* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Nov 28 2024 19:11:37

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_cry_5
T_18_20_wire_logic_cluster/lc_5/cout
T_18_20_wire_logic_cluster/lc_6/in_3

Net : U409_TRANSFER_ACK.N_41_i
T_18_19_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g1_5
T_18_20_input_2_0
T_18_20_wire_logic_cluster/lc_0/in_2

T_18_19_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g0_5
T_17_20_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK.N_41_4
T_17_20_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g3_1
T_18_19_wire_logic_cluster/lc_5/in_3

T_17_20_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g0_1
T_17_19_wire_logic_cluster/lc_2/in_1

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_0
T_17_20_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g0_0
T_17_20_wire_logic_cluster/lc_1/in_1

T_17_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g1_0
T_18_20_wire_logic_cluster/lc_0/in_1

T_17_20_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g0_0
T_17_20_wire_logic_cluster/lc_0/in_0

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_3
T_17_20_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g0_4
T_17_20_wire_logic_cluster/lc_1/in_3

T_17_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_3/in_1

T_17_20_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g0_4
T_17_19_wire_logic_cluster/lc_7/in_1

T_17_20_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g0_4
T_17_20_wire_logic_cluster/lc_4/in_0

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_cry_5_THRU_CO
T_18_20_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g3_6
T_17_20_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_cry_4
T_18_20_wire_logic_cluster/lc_4/cout
T_18_20_wire_logic_cluster/lc_5/in_3

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_cry_4_THRU_CO
T_18_20_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g3_5
T_17_20_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_7
T_18_20_wire_logic_cluster/lc_7/out
T_18_18_sp4_v_t_43
T_18_19_lc_trk_g3_3
T_18_19_input_2_4
T_18_19_wire_logic_cluster/lc_4/in_2

T_18_20_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_38
T_17_19_lc_trk_g0_3
T_17_19_wire_logic_cluster/lc_7/in_0

T_18_20_wire_logic_cluster/lc_7/out
T_18_18_sp4_v_t_43
T_18_20_lc_trk_g3_6
T_18_20_input_2_7
T_18_20_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER21_i_i_a4_0_cascade_
T_18_19_wire_logic_cluster/lc_4/ltout
T_18_19_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_cry_3
T_18_20_wire_logic_cluster/lc_3/cout
T_18_20_wire_logic_cluster/lc_4/in_3

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_cry_3_THRU_CO
T_18_20_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g0_4
T_18_19_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_cry_2
T_18_20_wire_logic_cluster/lc_2/cout
T_18_20_wire_logic_cluster/lc_3/in_3

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_cry_2_THRU_CO
T_18_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g2_3
T_17_20_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_cry_0
T_18_20_wire_logic_cluster/lc_0/cout
T_18_20_wire_logic_cluster/lc_1/in_3

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_cry_0_THRU_CO
T_18_20_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g1_1
T_18_19_input_2_6
T_18_19_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_4
T_18_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g3_7
T_18_19_wire_logic_cluster/lc_4/in_0

T_18_19_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g0_7
T_18_20_wire_logic_cluster/lc_4/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g2_7
T_17_19_wire_logic_cluster/lc_6/in_3

T_18_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g2_7
T_18_19_wire_logic_cluster/lc_7/in_0

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_1
T_18_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g1_6
T_18_19_wire_logic_cluster/lc_4/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g0_6
T_18_20_wire_logic_cluster/lc_1/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g2_6
T_17_19_wire_logic_cluster/lc_7/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g1_6
T_18_19_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_6
T_17_20_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g3_6
T_18_19_wire_logic_cluster/lc_4/in_3

T_17_20_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g1_6
T_17_19_wire_logic_cluster/lc_6/in_1

T_17_20_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g1_6
T_18_20_wire_logic_cluster/lc_6/in_1

T_17_20_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g0_6
T_17_20_input_2_6
T_17_20_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_cry_6
T_18_20_wire_logic_cluster/lc_6/cout
T_18_20_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_2
T_18_20_wire_logic_cluster/lc_2/out
T_18_19_lc_trk_g1_2
T_18_19_wire_logic_cluster/lc_5/in_0

T_18_20_wire_logic_cluster/lc_2/out
T_18_20_lc_trk_g1_2
T_18_20_wire_logic_cluster/lc_2/in_1

T_18_20_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g2_2
T_17_19_input_2_6
T_17_19_wire_logic_cluster/lc_6/in_2

T_18_20_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_2/in_1

T_18_20_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g3_2
T_17_19_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_5
T_17_20_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g3_5
T_18_19_wire_logic_cluster/lc_5/in_1

T_17_20_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g1_5
T_17_19_wire_logic_cluster/lc_6/in_0

T_17_20_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g0_5
T_18_20_input_2_5
T_18_20_wire_logic_cluster/lc_5/in_2

T_17_20_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g2_5
T_17_20_wire_logic_cluster/lc_2/in_3

T_17_20_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g1_5
T_17_19_wire_logic_cluster/lc_2/in_0

T_17_20_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g2_5
T_17_20_wire_logic_cluster/lc_5/in_0

End 

Net : U409_TRANSFER_ACK.N_22
T_13_19_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g1_5
T_13_18_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TRANSFER_ACK.N_22_0_0
T_13_18_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_46
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_0/cen

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_2
T_14_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g2_1
T_13_19_wire_logic_cluster/lc_4/in_3

T_14_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g2_1
T_13_19_wire_logic_cluster/lc_5/in_0

T_14_19_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_3/in_3

T_14_19_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_1/in_3

T_14_19_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g1_1
T_14_18_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TRANSFER_ACK.N_24_cascade_
T_13_19_wire_logic_cluster/lc_4/ltout
T_13_19_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_cry_1
T_18_20_wire_logic_cluster/lc_1/cout
T_18_20_wire_logic_cluster/lc_2/in_3

Net : U409_TRANSFER_ACK.N_44
T_17_20_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_7/in_1

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g0_3
T_17_20_wire_logic_cluster/lc_0/in_1

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g0_3
T_17_20_wire_logic_cluster/lc_6/in_1

T_17_20_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g2_3
T_18_19_wire_logic_cluster/lc_6/in_1

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g0_3
T_17_20_input_2_5
T_17_20_wire_logic_cluster/lc_5/in_2

T_17_20_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g2_3
T_18_19_input_2_7
T_18_19_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER21_i_i_a4_0
T_18_19_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g1_4
T_17_20_wire_logic_cluster/lc_3/in_0

T_18_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g2_4
T_17_19_input_2_2
T_17_19_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TRANSFER_ACK.N_41
T_17_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_1
T_14_19_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_5/in_1

T_14_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_3/in_0

T_14_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_1/in_0

T_14_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_5/in_0

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_0
T_14_19_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g3_5
T_13_19_wire_logic_cluster/lc_5/in_3

T_14_19_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g3_5
T_14_19_wire_logic_cluster/lc_3/in_1

T_14_19_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g3_5
T_14_19_wire_logic_cluster/lc_1/in_1

T_14_19_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g3_5
T_14_19_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_5_f0_0_a4_0_2_0_cascade_
T_17_20_wire_logic_cluster/lc_2/ltout
T_17_20_wire_logic_cluster/lc_3/in_2

End 

Net : U409_TRANSFER_ACK.N_41_4_cascade_
T_17_20_wire_logic_cluster/lc_1/ltout
T_17_20_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TRANSFER_ACK.TACK_COUNTERZ0Z_0
T_15_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_0/in_0

T_15_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_3/in_1

T_15_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TRANSFER_ACK.TACK_COUNTER_nss_en_0
T_15_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_0
T_15_18_sp4_v_t_43
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

End 

Net : U409_TRANSFER_ACK.N_44_cascade_
T_17_20_wire_logic_cluster/lc_3/ltout
T_17_20_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TRANSFER_ACK.TACK_COUNTERZ0Z_1
T_15_18_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g2_5
T_15_18_wire_logic_cluster/lc_0/in_3

T_15_18_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g2_5
T_15_18_wire_logic_cluster/lc_3/in_0

T_15_18_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g1_5
T_15_18_input_2_6
T_15_18_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TRANSFER_ACK.N_35
T_17_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g1_7
T_18_19_wire_logic_cluster/lc_6/in_0

T_17_19_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g1_7
T_17_20_wire_logic_cluster/lc_6/in_0

T_17_19_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g2_7
T_18_20_wire_logic_cluster/lc_7/in_0

T_17_19_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g0_7
T_17_20_wire_logic_cluster/lc_4/in_1

T_17_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g1_7
T_18_19_wire_logic_cluster/lc_7/in_1

T_17_19_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g1_7
T_17_20_wire_logic_cluster/lc_5/in_1

T_17_19_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g1_7
T_17_20_input_2_0
T_17_20_wire_logic_cluster/lc_0/in_2

T_17_19_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g3_7
T_16_19_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER23_i_0_o2_4_cascade_
T_17_19_wire_logic_cluster/lc_6/ltout
T_17_19_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TRANSFER_ACK.N_60
T_15_16_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g1_0
T_15_16_wire_logic_cluster/lc_5/in_0

T_15_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_44
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g0_0
T_15_17_wire_logic_cluster/lc_0/in_0

End 

Net : U409_TRANSFER_ACK.CIA_STATEZ0Z_0
T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g0_6
T_15_15_wire_logic_cluster/lc_4/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g0_6
T_15_15_wire_logic_cluster/lc_1/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g0_6
T_15_15_wire_logic_cluster/lc_3/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TRANSFER_ACK.m9_i_1_cascade_
T_15_16_wire_logic_cluster/lc_5/ltout
T_15_16_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TRANSFER_ACK.N_53
T_15_15_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g0_4
T_15_16_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TRANSFER_ACK.CIA_STATEZ0Z_1
T_15_15_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_0/in_1

T_15_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g2_6
T_15_15_input_2_4
T_15_15_wire_logic_cluster/lc_4/in_2

T_15_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g2_6
T_15_15_wire_logic_cluster/lc_1/in_1

T_15_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g2_6
T_15_15_wire_logic_cluster/lc_3/in_1

T_15_15_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_2/in_3

T_15_15_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_4/in_1

End 

Net : U409_TRANSFER_ACK.CIA_ENABLEDZ0Z_1
T_14_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g0_3
T_15_15_wire_logic_cluster/lc_4/in_1

T_14_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TRANSFER_ACK.CIA_STATE_d_2_cascade_
T_15_15_wire_logic_cluster/lc_1/ltout
T_15_15_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TRANSFER_ACK.TACK_COUNTER_ns_0
T_15_18_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_1/in_3

T_15_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TRANSFER_ACK.N_54
T_15_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g1_2
T_15_16_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TRANSFER_ACK.CIA_TACK_ENZ0
T_15_17_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g1_0
T_15_18_wire_logic_cluster/lc_2/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g1_0
T_15_17_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK.ROM_TACK_ENZ0
T_14_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_2/in_0

End 

Net : U409_TRANSFER_ACK.N_29
T_15_15_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TRANSFER_ACK.CIA_ENABLEDZ0Z_0
T_14_15_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g0_0
T_15_15_wire_logic_cluster/lc_5/in_1

T_14_15_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g1_0
T_15_15_wire_logic_cluster/lc_4/in_3

T_14_15_wire_logic_cluster/lc_0/out
T_14_15_lc_trk_g2_0
T_14_15_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TRANSFER_ACK.TACK_COUNTER5_0_cascade_
T_15_18_wire_logic_cluster/lc_2/ltout
T_15_18_wire_logic_cluster/lc_3/in_2

End 

Net : U409_TRANSFER_ACK.LASTCLKZ0Z_1
T_14_15_wire_logic_cluster/lc_6/out
T_14_15_sp4_h_l_1
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_2/in_0

T_14_15_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_input_2_2
T_15_16_wire_logic_cluster/lc_2/in_2

T_14_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g1_6
T_15_15_input_2_3
T_15_15_wire_logic_cluster/lc_3/in_2

T_14_15_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_input_2_4
T_15_16_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TRANSFER_ACK.N_49
T_15_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TRANSFER_ACK.LASTCLKZ0Z_0
T_14_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_3/in_0

T_14_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_2/in_1

T_14_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_2/in_1

T_14_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_4/in_0

T_14_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g3_2
T_14_15_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TRANSFER_ACK.N_55
T_15_16_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g1_2
T_15_17_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TRANSFER_ACK.N_24
T_13_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g0_4
T_14_19_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_ENZ0
T_16_19_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g3_7
T_15_18_wire_logic_cluster/lc_3/in_3

T_16_19_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g2_7
T_16_19_wire_logic_cluster/lc_7/in_0

End 

Net : U409_TRANSFER_ACK.N_52_cascade_
T_15_16_wire_logic_cluster/lc_4/ltout
T_15_16_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TRANSFER_ACK.TACK_COUNTER_ns_0_cascade_
T_15_18_wire_logic_cluster/lc_3/ltout
T_15_18_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TRANSFER_ACK.N_29_cascade_
T_15_15_wire_logic_cluster/lc_5/ltout
T_15_15_wire_logic_cluster/lc_6/in_2

End 

Net : TACK_OUTn
T_15_18_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_6/in_0

T_15_18_wire_logic_cluster/lc_6/out
T_14_18_sp12_h_l_0
T_25_18_sp12_v_t_23
T_25_26_sp4_v_t_37
T_25_30_sp4_v_t_37
T_25_33_span4_horz_r_2
T_28_33_lc_trk_g1_6
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_1
T_11_13_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g1_0
T_11_12_wire_logic_cluster/lc_0/in_1

T_11_13_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g1_0
T_11_12_wire_logic_cluster/lc_7/in_0

T_11_13_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g2_0
T_12_12_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g2_0
T_12_12_wire_logic_cluster/lc_3/in_3

T_11_13_wire_logic_cluster/lc_0/out
T_11_13_lc_trk_g1_0
T_11_13_wire_logic_cluster/lc_0/in_3

T_11_13_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g2_0
T_12_12_wire_logic_cluster/lc_7/in_3

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_2_THRU_CO
T_11_12_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g3_2
T_11_12_wire_logic_cluster/lc_6/in_1

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_2
T_11_12_wire_logic_cluster/lc_1/cout
T_11_12_wire_logic_cluster/lc_2/in_3

Net : U409_CIA.CIA_CLK_COUNTZ0Z_0
T_12_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g3_1
T_11_12_input_2_0
T_11_12_wire_logic_cluster/lc_0/in_2

T_12_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_3/in_1

T_12_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g3_1
T_11_12_wire_logic_cluster/lc_6/in_0

T_12_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_7/in_1

T_12_12_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g0_1
T_11_13_wire_logic_cluster/lc_0/in_1

T_12_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_1/in_3

T_12_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g3_1
T_11_12_wire_logic_cluster/lc_5/in_3

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_2
T_11_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g1_1
T_11_12_wire_logic_cluster/lc_1/in_1

T_11_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g0_1
T_12_12_wire_logic_cluster/lc_0/in_1

T_11_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g0_1
T_12_12_wire_logic_cluster/lc_2/in_1

T_11_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g1_1
T_11_12_wire_logic_cluster/lc_7/in_3

End 

Net : U409_CIA.CLKCIAZ0_cascade_
T_12_12_wire_logic_cluster/lc_6/ltout
T_12_12_wire_logic_cluster/lc_7/in_2

End 

Net : U409_CIA.CLKCIA8_0_a2_0
T_12_12_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g1_0
T_12_12_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g1_0
T_12_12_wire_logic_cluster/lc_4/in_3

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_5
T_11_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_0/in_0

T_11_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g1_5
T_12_12_input_2_2
T_12_12_wire_logic_cluster/lc_2/in_2

T_11_12_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g2_5
T_11_12_input_2_7
T_11_12_wire_logic_cluster/lc_7/in_2

T_11_12_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_4/in_1

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_4
T_11_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g0_3
T_12_12_wire_logic_cluster/lc_0/in_3

T_11_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_2/in_0

T_11_12_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g1_3
T_11_12_wire_logic_cluster/lc_7/in_1

T_11_12_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g1_3
T_11_12_wire_logic_cluster/lc_3/in_1

End 

Net : U409_CIA.CIA_CLK_COUNT_RNO_0Z0Z_5_cascade_
T_11_12_wire_logic_cluster/lc_4/ltout
T_11_12_wire_logic_cluster/lc_5/in_2

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_4
T_11_12_wire_logic_cluster/lc_3/cout
T_11_12_wire_logic_cluster/lc_4/in_3

End 

Net : U409_CIA.CLKCIA6_0_a2_1
T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g3_2
T_12_12_wire_logic_cluster/lc_7/in_0

End 

Net : U409_CIA.CIA_CLK_COUNT11_0_a2_2
T_11_12_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g3_7
T_11_12_wire_logic_cluster/lc_5/in_1

T_11_12_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g3_7
T_11_12_input_2_6
T_11_12_wire_logic_cluster/lc_6/in_2

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_3
T_11_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_2/in_3

T_11_12_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_2/in_1

T_11_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_5/in_0

T_11_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_3/in_0

T_11_12_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_5/in_0

T_11_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_4/in_1

T_11_12_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_6/in_3

End 

Net : U409_CIA.N_20_cascade_
T_12_12_wire_logic_cluster/lc_5/ltout
T_12_12_wire_logic_cluster/lc_6/in_2

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_3
T_11_12_wire_logic_cluster/lc_2/cout
T_11_12_wire_logic_cluster/lc_3/in_3

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_1
T_11_12_wire_logic_cluster/lc_0/cout
T_11_12_wire_logic_cluster/lc_1/in_3

Net : U409_CIA.VMAZ0
T_12_12_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_40
T_11_14_lc_trk_g3_0
T_11_14_wire_logic_cluster/lc_0/in_1

T_12_12_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g0_4
T_12_12_wire_logic_cluster/lc_4/in_0

T_12_12_wire_logic_cluster/lc_4/out
T_11_12_sp4_h_l_0
T_14_12_sp4_v_t_40
T_14_14_lc_trk_g2_5
T_14_14_wire_logic_cluster/lc_3/in_0

T_12_12_wire_logic_cluster/lc_4/out
T_11_12_sp4_h_l_0
T_14_12_sp4_v_t_40
T_14_15_lc_trk_g0_0
T_14_15_input_2_0
T_14_15_wire_logic_cluster/lc_0/in_2

End 

Net : U409_CIA.N_9_cascade_
T_12_12_wire_logic_cluster/lc_3/ltout
T_12_12_wire_logic_cluster/lc_4/in_2

End 

Net : CLKCIA_c
T_12_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g2_7
T_12_12_wire_logic_cluster/lc_6/in_1

T_12_12_wire_logic_cluster/lc_7/out
T_12_12_sp4_h_l_3
T_15_12_sp4_v_t_45
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_2/in_0

T_12_12_wire_logic_cluster/lc_7/out
T_12_7_sp12_v_t_22
T_12_19_sp12_v_t_22
T_13_31_sp12_h_l_1
T_17_31_sp4_h_l_4
T_20_31_sp4_v_t_41
T_20_33_lc_trk_g1_4
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_CIA.CIA_HOLDZ0
T_11_14_wire_logic_cluster/lc_0/out
T_11_14_lc_trk_g1_0
T_11_14_wire_logic_cluster/lc_0/in_3

T_11_14_wire_logic_cluster/lc_0/out
T_12_14_sp4_h_l_0
T_14_14_lc_trk_g3_5
T_14_14_wire_logic_cluster/lc_3/in_3

T_11_14_wire_logic_cluster/lc_0/out
T_12_14_sp4_h_l_0
T_15_14_sp4_v_t_37
T_14_15_lc_trk_g2_5
T_14_15_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TICK.un3_COUNTER60_1_cry_14
T_13_14_wire_logic_cluster/lc_5/cout
T_13_14_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_14
T_14_12_wire_logic_cluster/lc_5/cout
T_14_12_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.COUNTER60Z0Z_1
T_12_13_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g1_0
T_13_13_wire_logic_cluster/lc_0/in_1

T_12_13_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g0_0
T_12_14_wire_logic_cluster/lc_7/in_1

T_12_13_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_0
T_15_11_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g3_2
T_14_11_wire_logic_cluster/lc_0/in_1

T_15_11_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g1_2
T_15_12_wire_logic_cluster/lc_0/in_3

T_15_11_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g2_2
T_15_11_wire_logic_cluster/lc_6/in_0

T_15_11_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g2_2
T_15_11_input_2_2
T_15_11_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TICK.COUNTER60_RNO_0Z0Z_15
T_13_14_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g2_6
T_12_14_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_15
T_14_12_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g0_6
T_15_12_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_0
T_12_13_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g0_4
T_13_13_input_2_0
T_13_13_wire_logic_cluster/lc_0/in_2

T_12_13_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g1_4
T_12_14_wire_logic_cluster/lc_4/in_3

T_12_13_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_0/in_1

T_12_13_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_1
T_15_11_wire_logic_cluster/lc_6/out
T_14_11_lc_trk_g2_6
T_14_11_input_2_0
T_14_11_wire_logic_cluster/lc_0/in_2

T_15_11_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g3_6
T_15_11_input_2_5
T_15_11_wire_logic_cluster/lc_5/in_2

T_15_11_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g3_6
T_15_11_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TICK.COUNTER60Z0Z_2
T_13_13_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g3_1
T_13_13_wire_logic_cluster/lc_1/in_1

T_13_13_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g0_1
T_12_14_input_2_7
T_12_14_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TICK.un3_COUNTER60_1_cry_13
T_13_14_wire_logic_cluster/lc_4/cout
T_13_14_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_13
T_14_12_wire_logic_cluster/lc_4/cout
T_14_12_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.COUNTER60_RNO_0Z0Z_14
T_13_14_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g2_5
T_12_14_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_14
T_14_12_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g1_5
T_15_12_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_2
T_14_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_1/in_1

T_14_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g1_1
T_15_11_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_13
T_14_12_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_41
T_15_12_lc_trk_g3_1
T_15_12_input_2_4
T_15_12_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TICK.un2_COUNTER50_1_cry_12
T_14_12_wire_logic_cluster/lc_3/cout
T_14_12_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.COUNTER60Z0Z_3
T_13_13_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g1_2
T_13_13_wire_logic_cluster/lc_2/in_1

T_13_13_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g0_2
T_12_14_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_3
T_14_11_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g1_2
T_14_11_wire_logic_cluster/lc_2/in_1

T_14_11_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g3_2
T_15_12_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_11
T_14_12_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g0_2
T_15_12_wire_logic_cluster/lc_2/in_0

End 

Net : U409_TICK.un2_COUNTER50_1_cry_10
T_14_12_wire_logic_cluster/lc_1/cout
T_14_12_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.COUNTER50_RNO_0Z0Z_9
T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_15_12_lc_trk_g3_5
T_15_12_input_2_6
T_15_12_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_10_6_0_
T_14_12_wire_logic_cluster/carry_in_mux/cout
T_14_12_wire_logic_cluster/lc_0/in_3

Net : U409_TICK.COUNTER60Z0Z_4
T_12_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g0_6
T_13_13_wire_logic_cluster/lc_3/in_1

T_12_13_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g1_6
T_12_14_wire_logic_cluster/lc_4/in_1

End 

Net : U409_TICK.COUNTER50Z0Z_4
T_14_11_wire_logic_cluster/lc_3/out
T_14_11_lc_trk_g1_3
T_14_11_wire_logic_cluster/lc_3/in_1

T_14_11_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g1_3
T_15_11_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_5
T_15_11_wire_logic_cluster/lc_4/out
T_14_11_lc_trk_g3_4
T_14_11_wire_logic_cluster/lc_4/in_1

T_15_11_wire_logic_cluster/lc_4/out
T_15_12_lc_trk_g0_4
T_15_12_wire_logic_cluster/lc_0/in_0

End 

Net : U409_TICK.COUNTER60Z0Z_5
T_13_13_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g3_4
T_13_13_wire_logic_cluster/lc_4/in_1

T_13_13_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_4/in_0

End 

Net : U409_TICK.COUNTER50Z0Z_6
T_15_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g3_1
T_14_11_wire_logic_cluster/lc_5/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g2_1
T_15_11_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_6
T_12_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_5/in_1

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g0_3
T_12_13_input_2_5
T_12_13_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TICK.TICK503_14
T_15_12_wire_logic_cluster/lc_1/out
T_16_8_sp4_v_t_38
T_15_11_lc_trk_g2_6
T_15_11_wire_logic_cluster/lc_1/in_1

T_15_12_wire_logic_cluster/lc_1/out
T_16_8_sp4_v_t_38
T_15_11_lc_trk_g2_6
T_15_11_wire_logic_cluster/lc_7/in_3

T_15_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g0_1
T_15_12_wire_logic_cluster/lc_4/in_1

T_15_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g0_1
T_15_12_wire_logic_cluster/lc_6/in_1

T_15_12_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g0_1
T_15_11_wire_logic_cluster/lc_2/in_1

T_15_12_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g0_1
T_15_11_wire_logic_cluster/lc_4/in_1

T_15_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g0_1
T_15_12_input_2_3
T_15_12_wire_logic_cluster/lc_3/in_2

T_15_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g0_1
T_15_12_input_2_5
T_15_12_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TICK.COUNTER50Z0Z_8
T_14_11_wire_logic_cluster/lc_7/out
T_15_11_lc_trk_g0_7
T_15_11_wire_logic_cluster/lc_5/in_0

T_14_11_wire_logic_cluster/lc_7/out
T_14_11_lc_trk_g3_7
T_14_11_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.TICK503_11
T_15_11_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g0_5
T_15_12_wire_logic_cluster/lc_1/in_0

End 

Net : U409_TICK.COUNTER60Z0Z_7
T_13_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g1_6
T_13_13_wire_logic_cluster/lc_6/in_1

T_13_13_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g0_6
T_12_14_wire_logic_cluster/lc_2/in_0

End 

Net : U409_TICK.COUNTER60_RNO_0Z0Z_9
T_13_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g3_0
T_12_14_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_9_8_0_
T_13_14_wire_logic_cluster/carry_in_mux/cout
T_13_14_wire_logic_cluster/lc_0/in_3

Net : U409_TICK.COUNTER50Z0Z_7
T_14_11_wire_logic_cluster/lc_6/out
T_14_11_lc_trk_g1_6
T_14_11_wire_logic_cluster/lc_6/in_1

T_14_11_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g0_6
T_15_11_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TICK.un3_COUNTER60_1_cry_15
T_13_14_wire_logic_cluster/lc_6/cout
T_13_14_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.un2_COUNTER50_1_cry_15
T_14_12_wire_logic_cluster/lc_6/cout
T_14_12_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_16
T_14_12_wire_logic_cluster/lc_7/out
T_15_11_lc_trk_g3_7
T_15_11_wire_logic_cluster/lc_5/in_3

T_14_12_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g1_7
T_14_12_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.COUNTER60Z0Z_8
T_12_13_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g0_2
T_13_13_wire_logic_cluster/lc_7/in_1

T_12_13_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TICK.COUNTER60Z0Z_12
T_13_14_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g2_3
T_12_14_wire_logic_cluster/lc_7/in_0

T_13_14_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TICK.TICK603_11
T_12_14_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g2_7
T_12_14_wire_logic_cluster/lc_5/in_0

End 

Net : U409_TICK.TICK603_14
T_12_14_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_0/in_0

T_12_14_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_3/in_0

T_12_14_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_1/in_0

T_12_14_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_3/in_1

T_12_14_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_4/in_1

T_12_14_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_6/in_1

T_12_14_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_2/in_1

End 

Net : U409_TICK.COUNTER60_RNO_0Z0Z_8
T_13_13_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TICK.un3_COUNTER60_1_cry_7
T_13_13_wire_logic_cluster/lc_6/cout
T_13_13_wire_logic_cluster/lc_7/in_3

Net : U409_TICK.COUNTER60Z0Z_16
T_13_14_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g3_7
T_12_14_wire_logic_cluster/lc_7/in_3

T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g1_7
T_13_14_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.un3_COUNTER60_1_cry_12
T_13_14_wire_logic_cluster/lc_3/cout
T_13_14_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.COUNTER50Z0Z_9
T_15_12_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g3_6
T_14_12_wire_logic_cluster/lc_0/in_1

T_15_12_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g1_6
T_15_11_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TICK.COUNTER60Z0Z_9
T_12_14_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g1_0
T_13_14_wire_logic_cluster/lc_0/in_1

T_12_14_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g1_0
T_12_13_wire_logic_cluster/lc_5/in_0

End 

Net : U409_TICK.un2_COUNTER50_1_cry_11
T_14_12_wire_logic_cluster/lc_2/cout
T_14_12_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_11
T_13_14_wire_logic_cluster/lc_2/cout
T_13_14_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.COUNTER60Z0Z_10
T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_1/in_1

T_13_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_input_2_2
T_12_14_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TICK.COUNTER50Z0Z_10
T_14_12_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g3_1
T_14_12_wire_logic_cluster/lc_1/in_1

T_14_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g1_1
T_15_12_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TICK.un3_COUNTER60_1_cry_5
T_13_13_wire_logic_cluster/lc_4/cout
T_13_13_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.COUNTER60_RNO_0Z0Z_6
T_13_13_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g2_5
T_12_13_input_2_3
T_12_13_wire_logic_cluster/lc_3/in_2

End 

Net : U409_TICK.un2_COUNTER50_1_cry_5
T_14_11_wire_logic_cluster/lc_4/cout
T_14_11_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.COUNTER50_RNO_0Z0Z_6
T_14_11_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g1_5
T_15_11_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TICK.un3_COUNTER60_1_cry_10
T_13_14_wire_logic_cluster/lc_1/cout
T_13_14_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.TICK503_8_cascade_
T_15_12_wire_logic_cluster/lc_0/ltout
T_15_12_wire_logic_cluster/lc_1/in_2

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_5
T_14_11_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g1_4
T_15_11_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TICK.un2_COUNTER50_1_cry_4
T_14_11_wire_logic_cluster/lc_3/cout
T_14_11_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.COUNTER50Z0Z_11
T_15_12_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g3_2
T_14_12_wire_logic_cluster/lc_2/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g0_2
T_15_11_input_2_0
T_15_11_wire_logic_cluster/lc_0/in_2

End 

Net : U409_TICK.COUNTER60Z0Z_11
T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g1_2
T_13_14_wire_logic_cluster/lc_2/in_1

T_13_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TICK.un3_COUNTER60_1_cry_9
T_13_14_wire_logic_cluster/lc_0/cout
T_13_14_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_9
T_14_12_wire_logic_cluster/lc_0/cout
T_14_12_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_3
T_13_13_wire_logic_cluster/lc_2/cout
T_13_13_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.COUNTER50Z0Z_12
T_14_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g1_3
T_14_12_wire_logic_cluster/lc_3/in_1

T_14_12_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g1_3
T_15_12_wire_logic_cluster/lc_1/in_1

End 

Net : U409_TICK.COUNTER60_RNO_0Z0Z_4
T_13_13_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g2_3
T_12_13_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_13
T_13_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g3_4
T_13_14_wire_logic_cluster/lc_4/in_1

T_13_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_2/in_1

End 

Net : U409_TICK.COUNTER50Z0Z_13
T_15_12_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g3_4
T_14_12_wire_logic_cluster/lc_4/in_1

T_15_12_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_0/in_0

End 

Net : U409_TICK.TICK603_8_cascade_
T_12_14_wire_logic_cluster/lc_4/ltout
T_12_14_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TICK.TICK603_14_cascade_
T_12_14_wire_logic_cluster/lc_5/ltout
T_12_14_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TICK.TICK503_14_cascade_
T_15_12_wire_logic_cluster/lc_1/ltout
T_15_12_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TICK.COUNTER50Z0Z_14
T_15_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g3_3
T_14_12_wire_logic_cluster/lc_5/in_1

T_15_12_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g0_3
T_15_11_input_2_3
T_15_11_wire_logic_cluster/lc_3/in_2

End 

Net : U409_TICK.COUNTER60Z0Z_14
T_12_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g0_6
T_13_14_wire_logic_cluster/lc_5/in_1

T_12_14_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g0_6
T_12_13_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TICK.un2_COUNTER50_1_cry_7
T_14_11_wire_logic_cluster/lc_6/cout
T_14_11_wire_logic_cluster/lc_7/in_3

Net : U409_TICK.COUNTER50Z0Z_15
T_15_12_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g0_5
T_15_11_wire_logic_cluster/lc_3/in_0

T_15_12_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g2_5
T_14_12_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TICK.TICK503_9
T_15_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g0_0
T_15_11_wire_logic_cluster/lc_2/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g0_0
T_15_11_wire_logic_cluster/lc_4/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_15_12_lc_trk_g0_0
T_15_12_wire_logic_cluster/lc_4/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_15_12_lc_trk_g0_0
T_15_12_wire_logic_cluster/lc_6/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g0_0
T_15_11_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_0/out
T_15_12_lc_trk_g0_0
T_15_12_wire_logic_cluster/lc_3/in_1

T_15_11_wire_logic_cluster/lc_0/out
T_15_12_lc_trk_g0_0
T_15_12_wire_logic_cluster/lc_5/in_1

T_15_11_wire_logic_cluster/lc_0/out
T_15_12_lc_trk_g1_0
T_15_12_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TICK.TICK603_9
T_12_13_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_4/in_0

T_12_13_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g0_5
T_12_14_wire_logic_cluster/lc_3/in_0

T_12_13_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_6/in_0

T_12_13_wire_logic_cluster/lc_5/out
T_13_13_sp4_h_l_10
T_12_13_lc_trk_g1_2
T_12_13_input_2_1
T_12_13_wire_logic_cluster/lc_1/in_2

T_12_13_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g1_5
T_12_13_input_2_2
T_12_13_wire_logic_cluster/lc_2/in_2

T_12_13_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g1_5
T_12_14_input_2_0
T_12_14_wire_logic_cluster/lc_0/in_2

T_12_13_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TICK.TICK503_10
T_15_11_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g2_3
T_15_11_wire_logic_cluster/lc_1/in_0

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g2_3
T_15_11_wire_logic_cluster/lc_7/in_0

T_15_11_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g0_3
T_15_12_wire_logic_cluster/lc_3/in_0

T_15_11_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g0_3
T_15_12_wire_logic_cluster/lc_5/in_0

T_15_11_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g0_3
T_15_12_wire_logic_cluster/lc_2/in_1

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g2_3
T_15_11_wire_logic_cluster/lc_2/in_3

T_15_11_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g0_3
T_15_12_wire_logic_cluster/lc_4/in_3

T_15_11_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g0_3
T_15_12_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TICK.TICK603_10
T_12_14_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_6/in_0

T_12_14_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_2/in_0

T_12_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g3_2
T_12_14_wire_logic_cluster/lc_6/in_1

T_12_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g3_2
T_12_14_wire_logic_cluster/lc_0/in_1

T_12_14_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/in_1

T_12_14_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_1/in_1

T_12_14_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g0_2
T_12_13_input_2_4
T_12_13_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TICK.un3_COUNTER60_1_cry_6
T_13_13_wire_logic_cluster/lc_5/cout
T_13_13_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_6
T_14_11_wire_logic_cluster/lc_5/cout
T_14_11_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.COUNTER60Z0Z_15
T_12_14_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g0_3
T_12_14_wire_logic_cluster/lc_2/in_3

T_12_14_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g0_3
T_13_14_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TICK.un3_COUNTER60_1_cry_4
T_13_13_wire_logic_cluster/lc_3/cout
T_13_13_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_3
T_14_11_wire_logic_cluster/lc_2/cout
T_14_11_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_2
T_13_13_wire_logic_cluster/lc_1/cout
T_13_13_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_2
T_14_11_wire_logic_cluster/lc_1/cout
T_14_11_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_1
T_14_11_wire_logic_cluster/lc_0/cout
T_14_11_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_1
T_13_13_wire_logic_cluster/lc_0/cout
T_13_13_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.TICK603_9_cascade_
T_12_13_wire_logic_cluster/lc_5/ltout
T_12_13_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TICK.TICK503_9_cascade_
T_15_11_wire_logic_cluster/lc_0/ltout
T_15_11_wire_logic_cluster/lc_1/in_2

End 

Net : U409_TICK.TICK503_10_cascade_
T_15_11_wire_logic_cluster/lc_3/ltout
T_15_11_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TICK.TICK603_10_cascade_
T_12_14_wire_logic_cluster/lc_2/ltout
T_12_14_wire_logic_cluster/lc_3/in_2

End 

Net : TICK50_c
T_15_11_wire_logic_cluster/lc_7/out
T_15_11_lc_trk_g2_7
T_15_11_input_2_7
T_15_11_wire_logic_cluster/lc_7/in_2

T_15_11_wire_logic_cluster/lc_7/out
T_13_11_sp12_h_l_1
T_24_0_span12_vert_21
T_24_0_lc_trk_g1_5
T_24_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : TICK60_c
T_12_13_wire_logic_cluster/lc_1/out
T_12_13_lc_trk_g3_1
T_12_13_wire_logic_cluster/lc_1/in_3

T_12_13_wire_logic_cluster/lc_1/out
T_12_2_sp12_v_t_22
T_13_2_sp12_h_l_1
T_19_2_sp4_h_l_6
T_22_0_span4_vert_19
T_22_0_lc_trk_g0_3
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLK40_IN_c
T_16_33_wire_io_cluster/io_1/D_IN_0
T_16_31_sp12_v_t_23
T_16_19_sp12_v_t_23
T_16_19_sp4_v_t_45
T_13_19_sp4_h_l_2
T_13_19_lc_trk_g0_7
T_13_19_wire_logic_cluster/lc_4/in_1

T_16_33_wire_io_cluster/io_1/D_IN_0
T_16_23_sp12_v_t_23
T_17_23_sp12_h_l_0
T_18_23_sp4_h_l_3
T_17_19_sp4_v_t_38
T_17_20_lc_trk_g2_6
T_17_20_wire_logic_cluster/lc_3/in_3

T_16_33_wire_io_cluster/io_1/D_IN_0
T_16_31_sp12_v_t_23
T_16_19_sp12_v_t_23
T_16_19_sp4_v_t_45
T_16_15_sp4_v_t_45
T_15_16_lc_trk_g3_5
T_15_16_wire_logic_cluster/lc_2/in_0

T_16_33_wire_io_cluster/io_1/D_IN_0
T_16_31_sp12_v_t_23
T_16_19_sp12_v_t_23
T_16_19_sp4_v_t_45
T_16_15_sp4_v_t_45
T_13_15_sp4_h_l_8
T_15_15_lc_trk_g2_5
T_15_15_wire_logic_cluster/lc_2/in_3

T_16_33_wire_io_cluster/io_1/D_IN_0
T_16_27_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_3_sp12_v_t_23
T_16_1_sp4_v_t_47
T_16_0_span4_vert_1
T_12_0_span4_horz_r_0
T_13_0_lc_trk_g1_4
T_16_0_wire_pll/REFERENCECLK

End 

Net : OVL_c
T_33_5_wire_io_cluster/io_0/D_IN_0
T_29_5_sp12_h_l_0
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_5_17_sp12_h_l_0
T_6_17_sp4_h_l_3
T_5_17_sp4_v_t_44
T_5_18_lc_trk_g2_4
T_5_18_wire_logic_cluster/lc_6/in_0

T_33_5_wire_io_cluster/io_0/D_IN_0
T_29_5_sp12_h_l_0
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_5_17_sp12_h_l_0
T_6_17_sp4_h_l_3
T_5_17_sp4_v_t_44
T_5_19_lc_trk_g2_1
T_5_19_wire_logic_cluster/lc_4/in_3

End 

Net : PORTSIZE_0_i
T_5_21_wire_logic_cluster/lc_2/out
T_5_21_sp4_h_l_9
T_8_21_sp4_v_t_44
T_8_25_sp4_v_t_44
T_8_29_sp4_v_t_37
T_8_33_lc_trk_g0_0
T_8_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : RESETn_c
T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_16_9_sp12_v_t_23
T_16_13_sp4_v_t_41
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_6/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_16_9_sp12_v_t_23
T_16_13_sp4_v_t_41
T_15_16_lc_trk_g3_1
T_15_16_wire_logic_cluster/lc_6/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_28_9_sp12_v_t_23
T_17_21_sp12_h_l_0
T_18_21_lc_trk_g1_4
T_18_21_wire_logic_cluster/lc_4/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_16_9_sp12_v_t_23
T_16_15_sp4_v_t_39
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_4/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_16_9_sp12_v_t_23
T_16_15_sp4_v_t_39
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_5/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_16_9_sp12_v_t_23
T_16_15_sp4_v_t_39
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_0/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_16_9_sp12_v_t_23
T_16_15_sp4_v_t_39
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_6/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_16_9_sp12_v_t_23
T_16_13_sp4_v_t_41
T_13_17_sp4_h_l_9
T_13_17_lc_trk_g0_4
T_13_17_wire_logic_cluster/lc_3/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_16_9_sp12_v_t_23
T_16_15_sp4_v_t_39
T_15_19_lc_trk_g1_2
T_15_19_wire_logic_cluster/lc_1/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_16_9_sp12_v_t_23
T_16_15_sp4_v_t_39
T_13_19_sp4_h_l_7
T_9_19_sp4_h_l_10
T_9_19_lc_trk_g1_7
T_9_19_wire_logic_cluster/lc_7/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_16_9_sp12_v_t_23
T_5_21_sp12_h_l_0
T_10_21_sp4_h_l_7
T_9_21_sp4_v_t_42
T_9_22_lc_trk_g2_2
T_9_22_input_2_6
T_9_22_wire_logic_cluster/lc_6/in_2

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_16_9_sp12_v_t_23
T_5_21_sp12_h_l_0
T_5_21_lc_trk_g1_3
T_5_21_input_2_6
T_5_21_wire_logic_cluster/lc_6/in_2

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_16
T_17_9_sp12_h_l_0
T_16_9_sp12_v_t_23
T_5_21_sp12_h_l_0
T_10_21_sp4_h_l_7
T_6_21_sp4_h_l_7
T_5_21_sp4_v_t_42
T_5_22_lc_trk_g2_2
T_5_22_wire_logic_cluster/lc_1/in_3

End 

Net : RESETn_c_i
T_13_17_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_1/in_1

T_13_17_wire_logic_cluster/lc_3/out
T_13_17_sp4_h_l_11
T_16_13_sp4_v_t_40
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_11_17_sp4_h_l_3
T_14_17_sp4_v_t_45
T_14_18_lc_trk_g3_5
T_14_18_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_11_17_sp4_h_l_3
T_14_17_sp4_v_t_45
T_14_13_sp4_v_t_41
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_11_17_sp4_h_l_3
T_14_17_sp4_v_t_45
T_14_13_sp4_v_t_41
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_11_17_sp4_h_l_3
T_14_17_sp4_v_t_45
T_14_13_sp4_v_t_41
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_11_17_sp4_h_l_3
T_14_17_sp4_v_t_45
T_14_13_sp4_v_t_41
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_11_17_sp4_h_l_3
T_14_17_sp4_v_t_45
T_14_13_sp4_v_t_41
T_14_17_sp4_v_t_41
T_14_19_lc_trk_g2_4
T_14_19_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_11_17_sp4_h_l_3
T_14_17_sp4_v_t_45
T_14_13_sp4_v_t_41
T_14_17_sp4_v_t_41
T_14_19_lc_trk_g2_4
T_14_19_wire_logic_cluster/lc_5/s_r

T_13_17_wire_logic_cluster/lc_3/out
T_11_17_sp4_h_l_3
T_14_17_sp4_v_t_45
T_14_13_sp4_v_t_41
T_14_17_sp4_v_t_41
T_14_19_lc_trk_g2_4
T_14_19_wire_logic_cluster/lc_5/s_r

End 

Net : ROMENm
T_9_19_wire_logic_cluster/lc_7/out
T_7_19_sp12_h_l_1
T_13_19_lc_trk_g0_6
T_13_19_input_2_4
T_13_19_wire_logic_cluster/lc_4/in_2

End 

Net : ROMENm_i
T_9_22_wire_logic_cluster/lc_6/out
T_8_22_sp12_h_l_0
T_17_22_sp4_h_l_11
T_20_22_sp4_v_t_46
T_20_26_sp4_v_t_46
T_20_30_sp4_v_t_39
T_20_33_lc_trk_g1_7
T_20_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : TACK_EN_i
T_15_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_2
T_19_19_sp4_v_t_39
T_20_23_sp4_h_l_2
T_23_23_sp4_v_t_39
T_23_25_lc_trk_g2_2
T_23_25_wire_logic_cluster/lc_5/in_3

End 

Net : TACKn_in
T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_31_sp12_v_t_23
T_28_19_sp12_v_t_23
T_17_19_sp12_h_l_0
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_46
T_18_21_lc_trk_g0_0
T_18_21_wire_logic_cluster/lc_4/in_0

End 

Net : TSn_c
T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_31_sp12_v_t_23
T_8_19_sp12_v_t_23
T_9_19_sp12_h_l_0
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_4/in_0

T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_31_sp12_v_t_23
T_8_19_sp12_v_t_23
T_9_19_sp12_h_l_0
T_14_19_sp4_h_l_7
T_17_19_sp4_v_t_42
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_2/in_0

End 

Net : U409_ADDRESS_DECODE.CIA_SPACEZ0Z_3
T_5_21_wire_logic_cluster/lc_6/out
T_5_21_lc_trk_g3_6
T_5_21_wire_logic_cluster/lc_2/in_3

End 

Net : U409_ADDRESS_DECODE.CIA_SPACEZ0Z_4
T_5_20_wire_logic_cluster/lc_4/out
T_5_21_lc_trk_g0_4
T_5_21_wire_logic_cluster/lc_2/in_0

End 

Net : U409_ADDRESS_DECODE.CIA_SPACEm_6
T_5_15_wire_logic_cluster/lc_0/out
T_5_11_sp12_v_t_23
T_5_20_lc_trk_g2_7
T_5_20_wire_logic_cluster/lc_4/in_3

T_5_15_wire_logic_cluster/lc_0/out
T_5_11_sp12_v_t_23
T_5_20_lc_trk_g2_7
T_5_20_input_2_7
T_5_20_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_RST_0_iZ0
T_18_21_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_37
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_5/s_r

T_18_21_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_37
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_5/s_r

T_18_21_wire_logic_cluster/lc_4/out
T_18_13_sp12_v_t_23
T_18_19_lc_trk_g2_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_18_21_wire_logic_cluster/lc_4/out
T_18_13_sp12_v_t_23
T_18_19_lc_trk_g2_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_18_21_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_5/s_r

T_18_21_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_5/s_r

T_18_21_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_5/s_r

T_18_21_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_5/s_r

T_18_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_0
T_16_17_sp4_v_t_40
T_16_19_lc_trk_g3_5
T_16_19_wire_logic_cluster/lc_5/s_r

End 

Net : U409_ADDRESS_DECODE.N_23
T_5_18_wire_logic_cluster/lc_3/out
T_6_18_sp4_h_l_6
T_9_18_sp4_v_t_46
T_9_19_lc_trk_g3_6
T_9_19_input_2_7
T_9_19_wire_logic_cluster/lc_7/in_2

T_5_18_wire_logic_cluster/lc_3/out
T_6_18_sp4_h_l_6
T_9_18_sp4_v_t_46
T_9_22_lc_trk_g0_3
T_9_22_wire_logic_cluster/lc_6/in_3

End 

Net : U409_ADDRESS_DECODE.N_58
T_5_18_wire_logic_cluster/lc_6/out
T_5_18_lc_trk_g2_6
T_5_18_wire_logic_cluster/lc_3/in_3

End 

Net : U409_ADDRESS_DECODE.ROMEN_0_a2_0Z0Z_2_cascade_
T_5_18_wire_logic_cluster/lc_2/ltout
T_5_18_wire_logic_cluster/lc_3/in_2

End 

Net : U409_ADDRESS_DECODE.Z2_SPACEZ0Z_4
T_5_22_wire_logic_cluster/lc_4/out
T_5_21_lc_trk_g1_4
T_5_21_wire_logic_cluster/lc_6/in_3

T_5_22_wire_logic_cluster/lc_4/out
T_5_21_lc_trk_g1_4
T_5_21_input_2_1
T_5_21_wire_logic_cluster/lc_1/in_2

T_5_22_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_45
T_5_19_lc_trk_g3_5
T_5_19_input_2_4
T_5_19_wire_logic_cluster/lc_4/in_2

T_5_22_wire_logic_cluster/lc_4/out
T_5_21_sp4_v_t_40
T_6_21_sp4_h_l_5
T_7_21_lc_trk_g2_5
T_7_21_wire_logic_cluster/lc_4/in_3

T_5_22_wire_logic_cluster/lc_4/out
T_6_22_sp12_h_l_0
T_9_22_lc_trk_g1_0
T_9_22_wire_logic_cluster/lc_6/in_1

T_5_22_wire_logic_cluster/lc_4/out
T_5_21_sp4_v_t_40
T_6_21_sp4_h_l_5
T_9_17_sp4_v_t_40
T_9_19_lc_trk_g2_5
T_9_19_wire_logic_cluster/lc_7/in_0

End 

Net : U409_ADDRESS_DECODE.Z2_SPACEZ0Z_5
T_5_22_wire_logic_cluster/lc_7/out
T_5_21_lc_trk_g0_7
T_5_21_wire_logic_cluster/lc_6/in_1

T_5_22_wire_logic_cluster/lc_7/out
T_5_21_lc_trk_g0_7
T_5_21_wire_logic_cluster/lc_1/in_0

T_5_22_wire_logic_cluster/lc_7/out
T_5_17_sp12_v_t_22
T_5_19_lc_trk_g2_5
T_5_19_wire_logic_cluster/lc_4/in_1

T_5_22_wire_logic_cluster/lc_7/out
T_5_22_sp4_h_l_3
T_8_18_sp4_v_t_38
T_7_21_lc_trk_g2_6
T_7_21_wire_logic_cluster/lc_4/in_0

T_5_22_wire_logic_cluster/lc_7/out
T_5_22_sp4_h_l_3
T_9_22_sp4_h_l_6
T_9_22_lc_trk_g1_3
T_9_22_wire_logic_cluster/lc_6/in_0

T_5_22_wire_logic_cluster/lc_7/out
T_6_19_sp4_v_t_39
T_7_19_sp4_h_l_2
T_9_19_lc_trk_g3_7
T_9_19_wire_logic_cluster/lc_7/in_1

End 

Net : U409_ADDRESS_DECODE.un1_nRAMSPACEZ0Z_2
T_5_19_wire_logic_cluster/lc_4/out
T_6_18_lc_trk_g3_4
T_6_18_wire_logic_cluster/lc_2/in_3

T_5_19_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_41
T_6_21_lc_trk_g0_1
T_6_21_input_2_7
T_6_21_wire_logic_cluster/lc_7/in_2

End 

Net : U409_ADDRESS_DECODE.un1_nREGSPACEZ0
T_5_21_wire_logic_cluster/lc_1/out
T_6_21_lc_trk_g1_1
T_6_21_wire_logic_cluster/lc_7/in_3

End 

Net : U409_ADDRESS_DECODE.un1_nREGSPACEZ0Z_3
T_5_20_wire_logic_cluster/lc_7/out
T_5_21_lc_trk_g1_7
T_5_21_wire_logic_cluster/lc_1/in_3

T_5_20_wire_logic_cluster/lc_7/out
T_5_20_sp4_h_l_3
T_8_20_sp4_v_t_45
T_7_21_lc_trk_g3_5
T_7_21_input_2_4
T_7_21_wire_logic_cluster/lc_4/in_2

End 

Net : U409_ADDRESS_DECODE.un1_nREGSPACEZ0_cascade_
T_5_21_wire_logic_cluster/lc_1/ltout
T_5_21_wire_logic_cluster/lc_2/in_2

End 

Net : U409_ADDRESS_DECODE_un1_nCIACS0_i
T_13_12_wire_logic_cluster/lc_1/out
T_9_12_sp12_h_l_1
T_21_12_sp12_h_l_1
T_32_0_span12_vert_22
T_32_3_sp4_v_t_42
T_33_3_span4_horz_0
T_33_3_lc_trk_g1_0
T_33_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_ADDRESS_DECODE_un1_nCIACS1_i
T_13_10_wire_logic_cluster/lc_3/out
T_13_1_sp12_v_t_22
T_14_1_sp12_h_l_1
T_26_1_sp12_h_l_1
T_32_1_sp4_h_l_6
T_33_1_span4_vert_t_15
T_33_4_lc_trk_g1_7
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : U409_ADDRESS_DECODE_un1_nRAMSPACE_i
T_6_18_wire_logic_cluster/lc_2/out
T_0_18_span12_horz_0
T_12_6_sp12_v_t_23
T_12_4_sp4_v_t_47
T_13_4_sp4_h_l_3
T_16_0_span4_vert_44
T_16_0_lc_trk_g0_4
T_16_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : U409_ADDRESS_DECODE_un1_nREGSPACE_i
T_7_21_wire_logic_cluster/lc_4/out
T_8_21_sp12_h_l_0
T_19_21_sp12_v_t_23
T_19_25_sp4_v_t_41
T_20_29_sp4_h_l_4
T_24_29_sp4_h_l_7
T_27_29_sp4_v_t_37
T_27_33_lc_trk_g0_0
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_391_i
T_23_25_wire_logic_cluster/lc_5/out
T_23_25_sp12_h_l_1
T_25_25_sp4_h_l_2
T_28_25_sp4_v_t_42
T_28_29_sp4_v_t_47
T_28_33_lc_trk_g0_2
T_28_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : U409_CIA.g0Z0Z_10
T_5_22_wire_logic_cluster/lc_3/out
T_5_22_lc_trk_g1_3
T_5_22_wire_logic_cluster/lc_2/in_0

End 

Net : U409_CIA.g0Z0Z_11_cascade_
T_5_15_wire_logic_cluster/lc_1/ltout
T_5_15_wire_logic_cluster/lc_2/in_2

End 

Net : U409_CIA.g0Z0Z_13
T_5_22_wire_logic_cluster/lc_2/out
T_0_22_span12_horz_3
T_11_10_sp12_v_t_23
T_11_14_lc_trk_g2_0
T_11_14_input_2_0
T_11_14_wire_logic_cluster/lc_0/in_2

T_5_22_wire_logic_cluster/lc_2/out
T_6_18_sp4_v_t_40
T_7_18_sp4_h_l_5
T_11_18_sp4_h_l_8
T_14_14_sp4_v_t_39
T_14_15_lc_trk_g2_7
T_14_15_wire_logic_cluster/lc_0/in_1

T_5_22_wire_logic_cluster/lc_2/out
T_6_18_sp4_v_t_40
T_7_18_sp4_h_l_5
T_11_18_sp4_h_l_8
T_14_14_sp4_v_t_39
T_15_14_sp4_h_l_7
T_14_14_lc_trk_g0_7
T_14_14_input_2_3
T_14_14_wire_logic_cluster/lc_3/in_2

End 

Net : U409_CIA.g0Z0Z_14
T_5_15_wire_logic_cluster/lc_2/out
T_0_15_span12_horz_3
T_11_3_sp12_v_t_23
T_11_14_lc_trk_g3_3
T_11_14_wire_logic_cluster/lc_0/in_0

T_5_15_wire_logic_cluster/lc_2/out
T_0_15_span12_horz_3
T_12_15_sp12_h_l_0
T_14_15_lc_trk_g1_7
T_14_15_wire_logic_cluster/lc_0/in_0

T_5_15_wire_logic_cluster/lc_2/out
T_0_15_span12_horz_3
T_12_15_sp12_h_l_0
T_11_15_sp4_h_l_1
T_14_11_sp4_v_t_42
T_14_14_lc_trk_g0_2
T_14_14_wire_logic_cluster/lc_3/in_1

End 

Net : U409_CIA.g0Z0Z_2_cascade_
T_5_22_wire_logic_cluster/lc_1/ltout
T_5_22_wire_logic_cluster/lc_2/in_2

End 

Net : U409_CIA.g0Z0Z_8
T_5_18_wire_logic_cluster/lc_1/out
T_5_14_sp4_v_t_39
T_5_15_lc_trk_g2_7
T_5_15_wire_logic_cluster/lc_2/in_3

End 

Net : A_c_12
T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_0
T_10_11_sp4_h_l_11
T_13_11_sp4_v_t_41
T_13_12_lc_trk_g2_1
T_13_12_wire_logic_cluster/lc_1/in_0

End 

Net : A_c_13
T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_20
T_3_6_sp12_h_l_0
T_10_6_sp4_h_l_9
T_13_6_sp4_v_t_39
T_13_10_lc_trk_g0_2
T_13_10_wire_logic_cluster/lc_3/in_3

End 

Net : A_c_16
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_16
T_4_5_sp12_v_t_23
T_4_11_sp4_v_t_39
T_5_15_sp4_h_l_2
T_5_15_lc_trk_g1_7
T_5_15_input_2_0
T_5_15_wire_logic_cluster/lc_0/in_2

T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_16
T_4_5_sp12_v_t_23
T_4_11_sp4_v_t_39
T_5_15_sp4_h_l_2
T_5_15_lc_trk_g0_7
T_5_15_input_2_1
T_5_15_wire_logic_cluster/lc_1/in_2

End 

Net : A_c_17
T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_12
T_6_4_sp12_v_t_23
T_6_12_sp4_v_t_37
T_5_15_lc_trk_g2_5
T_5_15_wire_logic_cluster/lc_0/in_3

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_12
T_6_4_sp12_v_t_23
T_6_12_sp4_v_t_37
T_5_15_lc_trk_g2_5
T_5_15_wire_logic_cluster/lc_2/in_1

End 

Net : A_c_18
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span4_horz_40
T_1_4_sp4_v_t_40
T_1_8_sp4_v_t_45
T_2_12_sp4_h_l_8
T_5_12_sp4_v_t_36
T_5_15_lc_trk_g1_4
T_5_15_wire_logic_cluster/lc_0/in_1

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span4_horz_40
T_1_4_sp4_v_t_40
T_1_8_sp4_v_t_45
T_2_12_sp4_h_l_8
T_5_12_sp4_v_t_36
T_5_15_lc_trk_g1_4
T_5_15_wire_logic_cluster/lc_1/in_0

End 

Net : A_c_19
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_16
T_4_9_sp12_v_t_23
T_4_11_sp4_v_t_43
T_5_15_sp4_h_l_0
T_5_15_lc_trk_g1_5
T_5_15_wire_logic_cluster/lc_0/in_0

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_16
T_4_9_sp12_v_t_23
T_4_11_sp4_v_t_43
T_5_15_sp4_h_l_0
T_5_15_lc_trk_g1_5
T_5_15_wire_logic_cluster/lc_1/in_3

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_16
T_4_9_sp12_v_t_23
T_0_21_span12_horz_16
T_2_21_sp4_h_l_11
T_5_17_sp4_v_t_46
T_5_18_lc_trk_g3_6
T_5_18_wire_logic_cluster/lc_3/in_0

End 

Net : A_c_20
T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_5_18_lc_trk_g1_7
T_5_18_wire_logic_cluster/lc_2/in_0

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_2_18_sp4_h_l_5
T_5_18_sp4_v_t_47
T_5_20_lc_trk_g2_2
T_5_20_input_2_4
T_5_20_wire_logic_cluster/lc_4/in_2

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_2_18_sp4_h_l_5
T_5_18_sp4_v_t_47
T_5_20_lc_trk_g2_2
T_5_20_wire_logic_cluster/lc_7/in_3

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_2_18_sp4_h_l_5
T_5_14_sp4_v_t_46
T_5_15_lc_trk_g2_6
T_5_15_wire_logic_cluster/lc_2/in_0

End 

Net : A_c_21
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_5_20_lc_trk_g0_7
T_5_20_wire_logic_cluster/lc_4/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_5_20_lc_trk_g1_7
T_5_20_wire_logic_cluster/lc_7/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_12
T_6_20_sp12_v_t_23
T_6_21_lc_trk_g3_7
T_6_21_wire_logic_cluster/lc_7/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_2_20_sp4_h_l_5
T_5_16_sp4_v_t_46
T_5_18_lc_trk_g3_3
T_5_18_input_2_6
T_5_18_wire_logic_cluster/lc_6/in_2

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_2_20_sp4_h_l_5
T_5_16_sp4_v_t_46
T_5_18_lc_trk_g3_3
T_5_18_wire_logic_cluster/lc_3/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_2_20_sp4_h_l_5
T_5_16_sp4_v_t_46
T_5_18_lc_trk_g3_3
T_5_18_wire_logic_cluster/lc_1/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_12
T_6_8_sp12_v_t_23
T_6_18_lc_trk_g2_4
T_6_18_wire_logic_cluster/lc_2/in_0

End 

Net : A_c_22
T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_12
T_6_16_sp12_v_t_23
T_6_20_sp4_v_t_41
T_5_21_lc_trk_g3_1
T_5_21_wire_logic_cluster/lc_6/in_0

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_12
T_6_16_sp12_v_t_23
T_6_20_sp4_v_t_41
T_3_20_sp4_h_l_4
T_5_20_lc_trk_g2_1
T_5_20_wire_logic_cluster/lc_7/in_0

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_12
T_6_16_sp12_v_t_23
T_6_20_sp4_v_t_41
T_3_20_sp4_h_l_4
T_6_16_sp4_v_t_47
T_5_19_lc_trk_g3_7
T_5_19_wire_logic_cluster/lc_4/in_0

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_12
T_6_16_sp12_v_t_23
T_6_20_sp4_v_t_41
T_3_20_sp4_h_l_4
T_6_16_sp4_v_t_47
T_5_18_lc_trk_g0_1
T_5_18_wire_logic_cluster/lc_2/in_1

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_12
T_6_16_sp12_v_t_23
T_6_20_sp4_v_t_41
T_3_20_sp4_h_l_4
T_6_16_sp4_v_t_47
T_5_18_lc_trk_g0_1
T_5_18_wire_logic_cluster/lc_6/in_1

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_12
T_6_16_sp12_v_t_23
T_6_20_sp4_v_t_41
T_3_20_sp4_h_l_4
T_6_16_sp4_v_t_47
T_5_18_lc_trk_g0_1
T_5_18_wire_logic_cluster/lc_1/in_0

End 

Net : A_c_23
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_5_20_lc_trk_g1_3
T_5_20_wire_logic_cluster/lc_4/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_2_20_sp4_h_l_3
T_5_20_sp4_v_t_38
T_5_21_lc_trk_g2_6
T_5_21_wire_logic_cluster/lc_1/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_4_20_sp4_h_l_5
T_7_20_sp4_v_t_40
T_6_21_lc_trk_g3_0
T_6_21_wire_logic_cluster/lc_7/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_2_20_sp4_h_l_3
T_5_16_sp4_v_t_38
T_5_18_lc_trk_g2_3
T_5_18_wire_logic_cluster/lc_2/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_2_20_sp4_h_l_3
T_5_16_sp4_v_t_38
T_5_18_lc_trk_g2_3
T_5_18_wire_logic_cluster/lc_6/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_4_20_sp4_h_l_5
T_7_16_sp4_v_t_40
T_6_18_lc_trk_g0_5
T_6_18_wire_logic_cluster/lc_2/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_4_20_sp4_h_l_5
T_7_20_sp4_v_t_40
T_7_21_lc_trk_g3_0
T_7_21_wire_logic_cluster/lc_4/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_2_20_sp4_h_l_3
T_5_16_sp4_v_t_38
T_5_12_sp4_v_t_46
T_5_15_lc_trk_g0_6
T_5_15_wire_logic_cluster/lc_1/in_1

End 

Net : A_c_24
T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span4_horz_40
T_2_27_sp4_h_l_5
T_5_23_sp4_v_t_46
T_5_19_sp4_v_t_42
T_5_22_lc_trk_g1_2
T_5_22_wire_logic_cluster/lc_4/in_3

T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span4_horz_40
T_2_27_sp4_h_l_5
T_5_23_sp4_v_t_46
T_5_19_sp4_v_t_42
T_5_22_lc_trk_g1_2
T_5_22_input_2_3
T_5_22_wire_logic_cluster/lc_3/in_2

End 

Net : A_c_25
T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_5_22_lc_trk_g0_3
T_5_22_wire_logic_cluster/lc_4/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_5_22_lc_trk_g0_3
T_5_22_wire_logic_cluster/lc_3/in_0

End 

Net : A_c_26
T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_horz_40
T_2_28_sp4_h_l_5
T_5_24_sp4_v_t_46
T_5_20_sp4_v_t_46
T_5_22_lc_trk_g3_3
T_5_22_input_2_4
T_5_22_wire_logic_cluster/lc_4/in_2

T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_horz_40
T_2_28_sp4_h_l_5
T_5_24_sp4_v_t_46
T_5_20_sp4_v_t_46
T_5_22_lc_trk_g3_3
T_5_22_wire_logic_cluster/lc_3/in_3

End 

Net : A_c_27
T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_4
T_5_22_lc_trk_g1_7
T_5_22_wire_logic_cluster/lc_4/in_0

T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_4
T_5_22_lc_trk_g1_7
T_5_22_wire_logic_cluster/lc_3/in_1

End 

Net : A_c_28
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span4_horz_32
T_2_26_sp4_v_t_39
T_2_22_sp4_v_t_39
T_3_22_sp4_h_l_2
T_5_22_lc_trk_g3_7
T_5_22_wire_logic_cluster/lc_7/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span4_horz_32
T_2_26_sp4_v_t_39
T_2_22_sp4_v_t_39
T_3_22_sp4_h_l_2
T_5_22_lc_trk_g2_7
T_5_22_wire_logic_cluster/lc_2/in_3

End 

Net : A_c_29
T_0_27_wire_io_cluster/io_1/D_IN_0
T_0_27_span12_horz_12
T_6_15_sp12_v_t_23
T_6_19_sp4_v_t_41
T_5_22_lc_trk_g3_1
T_5_22_wire_logic_cluster/lc_7/in_1

T_0_27_wire_io_cluster/io_1/D_IN_0
T_0_27_span12_horz_12
T_6_15_sp12_v_t_23
T_6_19_sp4_v_t_41
T_5_22_lc_trk_g3_1
T_5_22_wire_logic_cluster/lc_1/in_1

End 

Net : A_c_30
T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span4_horz_36
T_2_25_sp4_h_l_9
T_5_21_sp4_v_t_38
T_5_22_lc_trk_g3_6
T_5_22_input_2_7
T_5_22_wire_logic_cluster/lc_7/in_2

T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span4_horz_36
T_2_25_sp4_h_l_9
T_5_21_sp4_v_t_38
T_6_21_sp4_h_l_3
T_5_17_sp4_v_t_45
T_5_18_lc_trk_g3_5
T_5_18_wire_logic_cluster/lc_1/in_3

End 

Net : A_c_31
T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_0
T_2_25_sp4_h_l_3
T_5_21_sp4_v_t_44
T_5_22_lc_trk_g3_4
T_5_22_wire_logic_cluster/lc_7/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_0
T_2_25_sp4_h_l_3
T_5_21_sp4_v_t_44
T_5_22_lc_trk_g3_4
T_5_22_wire_logic_cluster/lc_2/in_1

End 

Net : CIA_ENABLEm
T_14_14_wire_logic_cluster/lc_3/out
T_14_10_sp4_v_t_43
T_13_12_lc_trk_g0_6
T_13_12_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_3/out
T_14_10_sp4_v_t_43
T_11_10_sp4_h_l_0
T_13_10_lc_trk_g2_5
T_13_10_wire_logic_cluster/lc_3/in_0

End 

Net : CLK28_IN_c_g
T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_11_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_11_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_11_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_11_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_11_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_11_12_wire_logic_cluster/lc_3/clk

End 

Net : CLK6_c_g
T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_14_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_14_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_14_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_14_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_14_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_14_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_14_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_14_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_13_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_13_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_13_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_13_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_12_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_12_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_12_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_12_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_12_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_12_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_13_14_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_13_14_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_13_14_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_13_14_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_13_14_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_12_14_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_12_14_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_12_14_wire_logic_cluster/lc_3/clk

End 

Net : CLK80_OUT
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_16_7_wire_logic_cluster/lc_7/out
T_16_4_sp4_v_t_38
T_17_4_sp4_h_l_8
T_20_0_span4_vert_39
T_20_0_lc_trk_g0_7
T_16_0_wire_pll/RESET

End 

Net : nBUFEN_c
T_6_21_wire_logic_cluster/lc_7/out
T_4_21_sp12_h_l_1
T_16_21_sp12_h_l_1
T_27_21_sp12_v_t_22
T_27_28_sp4_v_t_38
T_27_32_sp4_v_t_43
T_23_33_span4_horz_r_3
T_26_33_lc_trk_g0_7
T_26_33_wire_io_cluster/io_1/D_OUT_0

End 

