$date
	Wed Jul 30 20:25:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple_alu_tb $end
$var wire 1 ! zero_flag $end
$var wire 4 " result [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 2 % op [1:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 2 ( op [1:0] $end
$var reg 4 ) result [3:0] $end
$var reg 1 ! zero_flag $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
1!
$end
#10
0!
b10 "
b10 )
b1 $
b1 '
b1 #
b1 &
#20
1!
b0 "
b0 )
b1 %
b1 (
b0 $
b0 '
b0 #
b0 &
#30
b1 $
b1 '
b1 #
b1 &
#40
b10 %
b10 (
b0 $
b0 '
b0 #
b0 &
#50
0!
b1 "
b1 )
b1 $
b1 '
b1 #
b1 &
#60
1!
b0 "
b0 )
b11 %
b11 (
b0 $
b0 '
b0 #
b0 &
#70
0!
b1 "
b1 )
b1 $
b1 '
b1 #
b1 &
#80
b1110 "
b1110 )
b0 %
b0 (
b111 $
b111 '
b111 #
b111 &
#90
b111 "
b111 )
b1 %
b1 (
b0 $
b0 '
#100
b1111 "
b1111 )
b10 %
b10 (
b1111 $
b1111 '
b1111 #
b1111 &
#110
b11 %
b11 (
#120
1!
b0 "
b0 )
b0 %
b0 (
b1000 $
b1000 '
b1000 #
b1000 &
#130
0!
b1000 "
b1000 )
b1 %
b1 (
b0 #
b0 &
#140
b0 %
b0 (
b11 $
b11 '
b101 #
b101 &
#150
b101 "
b101 )
b1 %
b1 (
b101 $
b101 '
b1010 #
b1010 &
#160
b1 "
b1 )
b10 %
b10 (
b11 #
b11 &
#170
b1101 "
b1101 )
b11 %
b11 (
b1101 $
b1101 '
b1100 #
b1100 &
#180
1!
b0 "
b0 )
b0 $
b0 '
b0 #
b0 &
#190
