{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 10:01:43 2019 " "Info: Processing started: Sat Dec 21 10:01:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Register_Cz:inst9\|C_OUT " "Warning: Node \"Register_Cz:inst9\|C_OUT\" is a latch" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Register_Cz:inst9\|z_out " "Warning: Node \"Register_Cz:inst9\|z_out\" is a latch" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|b0\[7\] " "Warning: Node \"gpr:inst10\|b0\[7\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|a0\[7\] " "Warning: Node \"gpr:inst10\|a0\[7\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|b0\[6\] " "Warning: Node \"gpr:inst10\|b0\[6\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|a0\[6\] " "Warning: Node \"gpr:inst10\|a0\[6\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|b0\[5\] " "Warning: Node \"gpr:inst10\|b0\[5\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|a0\[5\] " "Warning: Node \"gpr:inst10\|a0\[5\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|b0\[4\] " "Warning: Node \"gpr:inst10\|b0\[4\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|a0\[4\] " "Warning: Node \"gpr:inst10\|a0\[4\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|b0\[3\] " "Warning: Node \"gpr:inst10\|b0\[3\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|a0\[3\] " "Warning: Node \"gpr:inst10\|a0\[3\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|b0\[2\] " "Warning: Node \"gpr:inst10\|b0\[2\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|a0\[2\] " "Warning: Node \"gpr:inst10\|a0\[2\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|b0\[1\] " "Warning: Node \"gpr:inst10\|b0\[1\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|a0\[1\] " "Warning: Node \"gpr:inst10\|a0\[1\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|b0\[0\] " "Warning: Node \"gpr:inst10\|b0\[0\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|a0\[0\] " "Warning: Node \"gpr:inst10\|a0\[0\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[2\]\$latch " "Warning: Node \"ALU:inst\|t\[2\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[4\]\$latch " "Warning: Node \"ALU:inst\|t\[4\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[3\]\$latch " "Warning: Node \"ALU:inst\|t\[3\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[1\]\$latch " "Warning: Node \"ALU:inst\|t\[1\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[0\]\$latch " "Warning: Node \"ALU:inst\|t\[0\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[6\]\$latch " "Warning: Node \"ALU:inst\|t\[6\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[7\]\$latch " "Warning: Node \"ALU:inst\|t\[7\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[5\]\$latch " "Warning: Node \"ALU:inst\|t\[5\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|zf " "Warning: Node \"ALU:inst\|zf\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|cf " "Warning: Node \"ALU:inst\|cf\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|aa\[7\] " "Warning: Node \"gpr:inst10\|aa\[7\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|aa\[6\] " "Warning: Node \"gpr:inst10\|aa\[6\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|aa\[5\] " "Warning: Node \"gpr:inst10\|aa\[5\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|aa\[4\] " "Warning: Node \"gpr:inst10\|aa\[4\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|aa\[3\] " "Warning: Node \"gpr:inst10\|aa\[3\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|aa\[2\] " "Warning: Node \"gpr:inst10\|aa\[2\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|aa\[1\] " "Warning: Node \"gpr:inst10\|aa\[1\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|aa\[0\] " "Warning: Node \"gpr:inst10\|aa\[0\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|bb\[7\] " "Warning: Node \"gpr:inst10\|bb\[7\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|bb\[6\] " "Warning: Node \"gpr:inst10\|bb\[6\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|bb\[5\] " "Warning: Node \"gpr:inst10\|bb\[5\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|bb\[4\] " "Warning: Node \"gpr:inst10\|bb\[4\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|bb\[3\] " "Warning: Node \"gpr:inst10\|bb\[3\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|bb\[2\] " "Warning: Node \"gpr:inst10\|bb\[2\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|bb\[1\] " "Warning: Node \"gpr:inst10\|bb\[1\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|bb\[0\] " "Warning: Node \"gpr:inst10\|bb\[0\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|cc\[7\] " "Warning: Node \"gpr:inst10\|cc\[7\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|cc\[6\] " "Warning: Node \"gpr:inst10\|cc\[6\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|cc\[5\] " "Warning: Node \"gpr:inst10\|cc\[5\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|cc\[4\] " "Warning: Node \"gpr:inst10\|cc\[4\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|cc\[3\] " "Warning: Node \"gpr:inst10\|cc\[3\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|cc\[2\] " "Warning: Node \"gpr:inst10\|cc\[2\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|cc\[1\] " "Warning: Node \"gpr:inst10\|cc\[1\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst10\|cc\[0\] " "Warning: Node \"gpr:inst10\|cc\[0\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { -16 656 824 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 0 656 824 16 "reset" "" } { 296 648 682 312 "reset" "" } { -8 880 914 8 "reset" "" } { 416 1200 1224 432 "reset" "" } { 112 888 922 128 "reset" "" } { 424 648 682 440 "reset" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ALU:inst\|cf~4 " "Info: Detected gated clock \"ALU:inst\|cf~4\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 8 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|cf~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|Equal2~0 " "Info: Detected gated clock \"ALU:inst\|Equal2~0\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 47 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|t\[0\]~2 " "Info: Detected gated clock \"ALU:inst\|t\[0\]~2\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|t\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|cf~5 " "Info: Detected gated clock \"ALU:inst\|cf~5\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 8 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|cf~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sigcon:inst6\|m~4 " "Info: Detected gated clock \"sigcon:inst6\|m~4\" as buffer" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sigcon:inst6\|m~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|Equal1~0 " "Info: Detected gated clock \"ALU:inst\|Equal1~0\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 47 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|Equal6~0 " "Info: Detected gated clock \"ALU:inst\|Equal6~0\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 55 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Equal6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sigcon:inst6\|m~3 " "Info: Detected gated clock \"sigcon:inst6\|m~3\" as buffer" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sigcon:inst6\|m~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|Equal0~0 " "Info: Detected gated clock \"ALU:inst\|Equal0~0\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 46 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst2\|temp\[5\] " "Info: Detected ripple clock \"IR:inst2\|temp\[5\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst2\|temp\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst2\|temp\[7\] " "Info: Detected ripple clock \"IR:inst2\|temp\[7\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst2\|temp\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst2\|temp\[6\] " "Info: Detected ripple clock \"IR:inst2\|temp\[6\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst2\|temp\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst2\|temp\[4\] " "Info: Detected ripple clock \"IR:inst2\|temp\[4\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst2\|temp\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sm:inst7\|zout " "Info: Detected ripple clock \"sm:inst7\|zout\" as buffer" {  } { { "../ex4/sm/sm.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/sm/sm.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sm:inst7\|zout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Register_Cz:inst9\|C_OUT memory ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a3~porta_datain_reg3 33.31 MHz 30.022 ns Internal " "Info: Clock \"clk\" has Internal fmax of 33.31 MHz between source register \"Register_Cz:inst9\|C_OUT\" and destination memory \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a3~porta_datain_reg3\" (period= 30.022 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.108 ns + Longest register memory " "Info: + Longest register to memory delay is 6.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register_Cz:inst9\|C_OUT 1 REG LC_X38_Y16_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y16_N9; Fanout = 1; REG Node = 'Register_Cz:inst9\|C_OUT'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_Cz:inst9|C_OUT } "NODE_NAME" } } { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.258 ns) 0.666 ns sigcon:inst6\|ldpc~5 2 COMB LC_X38_Y16_N4 1 " "Info: 2: + IC(0.408 ns) + CELL(0.258 ns) = 0.666 ns; Loc. = LC_X38_Y16_N4; Fanout = 1; COMB Node = 'sigcon:inst6\|ldpc~5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { Register_Cz:inst9|C_OUT sigcon:inst6|ldpc~5 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.101 ns) 1.068 ns sigcon:inst6\|ldpc~7 3 COMB LC_X38_Y16_N5 4 " "Info: 3: + IC(0.301 ns) + CELL(0.101 ns) = 1.068 ns; Loc. = LC_X38_Y16_N5; Fanout = 4; COMB Node = 'sigcon:inst6\|ldpc~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { sigcon:inst6|ldpc~5 sigcon:inst6|ldpc~7 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.101 ns) 2.502 ns sigcon:inst6\|dl 4 COMB LC_X46_Y16_N2 10 " "Info: 4: + IC(1.333 ns) + CELL(0.101 ns) = 2.502 ns; Loc. = LC_X46_Y16_N2; Fanout = 10; COMB Node = 'sigcon:inst6\|dl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.434 ns" { sigcon:inst6|ldpc~7 sigcon:inst6|dl } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.101 ns) 3.268 ns inst1\[7\]~10 5 COMB LC_X47_Y16_N0 24 " "Info: 5: + IC(0.665 ns) + CELL(0.101 ns) = 3.268 ns; Loc. = LC_X47_Y16_N0; Fanout = 24; COMB Node = 'inst1\[7\]~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { sigcon:inst6|dl inst1[7]~10 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.258 ns) 4.572 ns inst1\[7\]~20 6 COMB LC_X45_Y16_N8 5 " "Info: 6: + IC(1.046 ns) + CELL(0.258 ns) = 4.572 ns; Loc. = LC_X45_Y16_N8; Fanout = 5; COMB Node = 'inst1\[7\]~20'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { inst1[7]~10 inst1[7]~20 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.315 ns) 6.108 ns ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a3~porta_datain_reg3 7 MEM M4K_X49_Y16 1 " "Info: 7: + IC(1.221 ns) + CELL(0.315 ns) = 6.108 ns; Loc. = M4K_X49_Y16; Fanout = 1; MEM Node = 'ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a3~porta_datain_reg3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { inst1[7]~20 ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a3~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu/db/altsyncram_4591.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.134 ns ( 18.57 % ) " "Info: Total cell delay = 1.134 ns ( 18.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.974 ns ( 81.43 % ) " "Info: Total interconnect delay = 4.974 ns ( 81.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.108 ns" { Register_Cz:inst9|C_OUT sigcon:inst6|ldpc~5 sigcon:inst6|ldpc~7 sigcon:inst6|dl inst1[7]~10 inst1[7]~20 ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a3~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.108 ns" { Register_Cz:inst9|C_OUT {} sigcon:inst6|ldpc~5 {} sigcon:inst6|ldpc~7 {} sigcon:inst6|dl {} inst1[7]~10 {} inst1[7]~20 {} ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a3~porta_datain_reg3 {} } { 0.000ns 0.408ns 0.301ns 1.333ns 0.665ns 1.046ns 1.221ns } { 0.000ns 0.258ns 0.101ns 0.101ns 0.101ns 0.258ns 0.315ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.821 ns - Smallest " "Info: - Smallest clock skew is -8.821 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.763 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_K6 66 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 66; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { -16 656 824 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.639 ns) 2.763 ns ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a3~porta_datain_reg3 2 MEM M4K_X49_Y16 1 " "Info: 2: + IC(0.825 ns) + CELL(0.639 ns) = 2.763 ns; Loc. = M4K_X49_Y16; Fanout = 1; MEM Node = 'ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a3~porta_datain_reg3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { clk ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a3~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu/db/altsyncram_4591.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.938 ns ( 70.14 % ) " "Info: Total cell delay = 1.938 ns ( 70.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.825 ns ( 29.86 % ) " "Info: Total interconnect delay = 0.825 ns ( 29.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clk ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a3~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clk {} clk~out0 {} ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a3~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.825ns } { 0.000ns 1.299ns 0.639ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.584 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 11.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_K6 66 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 66; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { -16 656 824 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.827 ns) 2.951 ns IR:inst2\|temp\[5\] 2 REG LC_X47_Y16_N9 14 " "Info: 2: + IC(0.825 ns) + CELL(0.827 ns) = 2.951 ns; Loc. = LC_X47_Y16_N9; Fanout = 14; REG Node = 'IR:inst2\|temp\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { clk IR:inst2|temp[5] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.653 ns) + CELL(0.101 ns) 4.705 ns sigcon:inst6\|m~3 3 COMB LC_X37_Y16_N9 10 " "Info: 3: + IC(1.653 ns) + CELL(0.101 ns) = 4.705 ns; Loc. = LC_X37_Y16_N9; Fanout = 10; COMB Node = 'sigcon:inst6\|m~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { IR:inst2|temp[5] sigcon:inst6|m~3 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.101 ns) 5.438 ns sigcon:inst6\|m~4 4 COMB LC_X36_Y16_N9 5 " "Info: 4: + IC(0.632 ns) + CELL(0.101 ns) = 5.438 ns; Loc. = LC_X36_Y16_N9; Fanout = 5; COMB Node = 'sigcon:inst6\|m~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { sigcon:inst6|m~3 sigcon:inst6|m~4 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.888 ns) + CELL(0.258 ns) 11.584 ns Register_Cz:inst9\|C_OUT 5 REG LC_X38_Y16_N9 1 " "Info: 5: + IC(5.888 ns) + CELL(0.258 ns) = 11.584 ns; Loc. = LC_X38_Y16_N9; Fanout = 1; REG Node = 'Register_Cz:inst9\|C_OUT'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.146 ns" { sigcon:inst6|m~4 Register_Cz:inst9|C_OUT } "NODE_NAME" } } { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.586 ns ( 22.32 % ) " "Info: Total cell delay = 2.586 ns ( 22.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.998 ns ( 77.68 % ) " "Info: Total interconnect delay = 8.998 ns ( 77.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.584 ns" { clk IR:inst2|temp[5] sigcon:inst6|m~3 sigcon:inst6|m~4 Register_Cz:inst9|C_OUT } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.584 ns" { clk {} clk~out0 {} IR:inst2|temp[5] {} sigcon:inst6|m~3 {} sigcon:inst6|m~4 {} Register_Cz:inst9|C_OUT {} } { 0.000ns 0.000ns 0.825ns 1.653ns 0.632ns 5.888ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.258ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clk ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a3~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clk {} clk~out0 {} ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a3~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.825ns } { 0.000ns 1.299ns 0.639ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.584 ns" { clk IR:inst2|temp[5] sigcon:inst6|m~3 sigcon:inst6|m~4 Register_Cz:inst9|C_OUT } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.584 ns" { clk {} clk~out0 {} IR:inst2|temp[5] {} sigcon:inst6|m~3 {} sigcon:inst6|m~4 {} Register_Cz:inst9|C_OUT {} } { 0.000ns 0.000ns 0.825ns 1.653ns 0.632ns 5.888ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.258ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.082 ns + " "Info: + Micro setup delay of destination is 0.082 ns" {  } { { "db/altsyncram_4591.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu/db/altsyncram_4591.tdf" 99 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } } { "db/altsyncram_4591.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu/db/altsyncram_4591.tdf" 99 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.108 ns" { Register_Cz:inst9|C_OUT sigcon:inst6|ldpc~5 sigcon:inst6|ldpc~7 sigcon:inst6|dl inst1[7]~10 inst1[7]~20 ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a3~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.108 ns" { Register_Cz:inst9|C_OUT {} sigcon:inst6|ldpc~5 {} sigcon:inst6|ldpc~7 {} sigcon:inst6|dl {} inst1[7]~10 {} inst1[7]~20 {} ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a3~porta_datain_reg3 {} } { 0.000ns 0.408ns 0.301ns 1.333ns 0.665ns 1.046ns 1.221ns } { 0.000ns 0.258ns 0.101ns 0.101ns 0.101ns 0.258ns 0.315ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clk ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a3~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clk {} clk~out0 {} ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a3~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.825ns } { 0.000ns 1.299ns 0.639ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.584 ns" { clk IR:inst2|temp[5] sigcon:inst6|m~3 sigcon:inst6|m~4 Register_Cz:inst9|C_OUT } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.584 ns" { clk {} clk~out0 {} IR:inst2|temp[5] {} sigcon:inst6|m~3 {} sigcon:inst6|m~4 {} Register_Cz:inst9|C_OUT {} } { 0.000ns 0.000ns 0.825ns 1.653ns 0.632ns 5.888ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.258ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 48 " "Warning: Circuit may not operate. Detected 48 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "sm:inst7\|zout ALU:inst\|t\[3\]\$latch clk 7.037 ns " "Info: Found hold time violation between source  pin or register \"sm:inst7\|zout\" and destination pin or register \"ALU:inst\|t\[3\]\$latch\" for clock \"clk\" (Hold time is 7.037 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.958 ns + Largest " "Info: + Largest clock skew is 9.958 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.711 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_K6 66 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 66; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { -16 656 824 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.827 ns) 2.951 ns IR:inst2\|temp\[5\] 2 REG LC_X47_Y16_N9 14 " "Info: 2: + IC(0.825 ns) + CELL(0.827 ns) = 2.951 ns; Loc. = LC_X47_Y16_N9; Fanout = 14; REG Node = 'IR:inst2\|temp\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { clk IR:inst2|temp[5] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.653 ns) + CELL(0.101 ns) 4.705 ns sigcon:inst6\|m~3 3 COMB LC_X37_Y16_N9 10 " "Info: 3: + IC(1.653 ns) + CELL(0.101 ns) = 4.705 ns; Loc. = LC_X37_Y16_N9; Fanout = 10; COMB Node = 'sigcon:inst6\|m~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { IR:inst2|temp[5] sigcon:inst6|m~3 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.101 ns) 5.438 ns sigcon:inst6\|m~4 4 COMB LC_X36_Y16_N9 5 " "Info: 4: + IC(0.632 ns) + CELL(0.101 ns) = 5.438 ns; Loc. = LC_X36_Y16_N9; Fanout = 5; COMB Node = 'sigcon:inst6\|m~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { sigcon:inst6|m~3 sigcon:inst6|m~4 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.522 ns) 7.012 ns ALU:inst\|t\[0\]~2 5 COMB LC_X39_Y16_N3 8 " "Info: 5: + IC(1.052 ns) + CELL(0.522 ns) = 7.012 ns; Loc. = LC_X39_Y16_N3; Fanout = 8; COMB Node = 'ALU:inst\|t\[0\]~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { sigcon:inst6|m~4 ALU:inst|t[0]~2 } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.598 ns) + CELL(0.101 ns) 12.711 ns ALU:inst\|t\[3\]\$latch 6 REG LC_X43_Y16_N8 4 " "Info: 6: + IC(5.598 ns) + CELL(0.101 ns) = 12.711 ns; Loc. = LC_X43_Y16_N8; Fanout = 4; REG Node = 'ALU:inst\|t\[3\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.699 ns" { ALU:inst|t[0]~2 ALU:inst|t[3]$latch } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.951 ns ( 23.22 % ) " "Info: Total cell delay = 2.951 ns ( 23.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.760 ns ( 76.78 % ) " "Info: Total interconnect delay = 9.760 ns ( 76.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.711 ns" { clk IR:inst2|temp[5] sigcon:inst6|m~3 sigcon:inst6|m~4 ALU:inst|t[0]~2 ALU:inst|t[3]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.711 ns" { clk {} clk~out0 {} IR:inst2|temp[5] {} sigcon:inst6|m~3 {} sigcon:inst6|m~4 {} ALU:inst|t[0]~2 {} ALU:inst|t[3]$latch {} } { 0.000ns 0.000ns 0.825ns 1.653ns 0.632ns 1.052ns 5.598ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.522ns 0.101ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.753 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_K6 66 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 66; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { -16 656 824 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.629 ns) 2.753 ns sm:inst7\|zout 2 REG LC_X37_Y16_N0 47 " "Info: 2: + IC(0.825 ns) + CELL(0.629 ns) = 2.753 ns; Loc. = LC_X37_Y16_N0; Fanout = 47; REG Node = 'sm:inst7\|zout'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { clk sm:inst7|zout } "NODE_NAME" } } { "../ex4/sm/sm.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/sm/sm.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 70.03 % ) " "Info: Total cell delay = 1.928 ns ( 70.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.825 ns ( 29.97 % ) " "Info: Total interconnect delay = 0.825 ns ( 29.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk sm:inst7|zout } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~out0 {} sm:inst7|zout {} } { 0.000ns 0.000ns 0.825ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.711 ns" { clk IR:inst2|temp[5] sigcon:inst6|m~3 sigcon:inst6|m~4 ALU:inst|t[0]~2 ALU:inst|t[3]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.711 ns" { clk {} clk~out0 {} IR:inst2|temp[5] {} sigcon:inst6|m~3 {} sigcon:inst6|m~4 {} ALU:inst|t[0]~2 {} ALU:inst|t[3]$latch {} } { 0.000ns 0.000ns 0.825ns 1.653ns 0.632ns 1.052ns 5.598ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.522ns 0.101ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk sm:inst7|zout } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~out0 {} sm:inst7|zout {} } { 0.000ns 0.000ns 0.825ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "../ex4/sm/sm.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/sm/sm.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.723 ns - Shortest register register " "Info: - Shortest register to register delay is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sm:inst7\|zout 1 REG LC_X37_Y16_N0 47 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X37_Y16_N0; Fanout = 47; REG Node = 'sm:inst7\|zout'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm:inst7|zout } "NODE_NAME" } } { "../ex4/sm/sm.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/sm/sm.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.522 ns) 1.975 ns ALU:inst\|t\[3\]~94 2 COMB LC_X43_Y16_N4 1 " "Info: 2: + IC(1.453 ns) + CELL(0.522 ns) = 1.975 ns; Loc. = LC_X43_Y16_N4; Fanout = 1; COMB Node = 'ALU:inst\|t\[3\]~94'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.975 ns" { sm:inst7|zout ALU:inst|t[3]~94 } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.390 ns) 2.723 ns ALU:inst\|t\[3\]\$latch 3 REG LC_X43_Y16_N8 4 " "Info: 3: + IC(0.358 ns) + CELL(0.390 ns) = 2.723 ns; Loc. = LC_X43_Y16_N8; Fanout = 4; REG Node = 'ALU:inst\|t\[3\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { ALU:inst|t[3]~94 ALU:inst|t[3]$latch } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.912 ns ( 33.49 % ) " "Info: Total cell delay = 0.912 ns ( 33.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.811 ns ( 66.51 % ) " "Info: Total interconnect delay = 1.811 ns ( 66.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { sm:inst7|zout ALU:inst|t[3]~94 ALU:inst|t[3]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { sm:inst7|zout {} ALU:inst|t[3]~94 {} ALU:inst|t[3]$latch {} } { 0.000ns 1.453ns 0.358ns } { 0.000ns 0.522ns 0.390ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.711 ns" { clk IR:inst2|temp[5] sigcon:inst6|m~3 sigcon:inst6|m~4 ALU:inst|t[0]~2 ALU:inst|t[3]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.711 ns" { clk {} clk~out0 {} IR:inst2|temp[5] {} sigcon:inst6|m~3 {} sigcon:inst6|m~4 {} ALU:inst|t[0]~2 {} ALU:inst|t[3]$latch {} } { 0.000ns 0.000ns 0.825ns 1.653ns 0.632ns 1.052ns 5.598ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.522ns 0.101ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk sm:inst7|zout } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~out0 {} sm:inst7|zout {} } { 0.000ns 0.000ns 0.825ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { sm:inst7|zout ALU:inst|t[3]~94 ALU:inst|t[3]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { sm:inst7|zout {} ALU:inst|t[3]~94 {} ALU:inst|t[3]$latch {} } { 0.000ns 1.453ns 0.358ns } { 0.000ns 0.522ns 0.390ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "gpr:inst10\|b\[6\] input\[6\] clk 11.127 ns register " "Info: tsu for register \"gpr:inst10\|b\[6\]\" (data pin = \"input\[6\]\", clock pin = \"clk\") is 11.127 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.763 ns + Longest pin register " "Info: + Longest pin to register delay is 13.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns input\[6\] 1 PIN PIN_J8 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J8; Fanout = 1; PIN Node = 'input\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[6] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 344 1432 1600 360 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(0.390 ns) 9.089 ns inst1\[6\]~27 2 COMB LC_X40_Y17_N4 1 " "Info: 2: + IC(7.400 ns) + CELL(0.390 ns) = 9.089 ns; Loc. = LC_X40_Y17_N4; Fanout = 1; COMB Node = 'inst1\[6\]~27'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.790 ns" { input[6] inst1[6]~27 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.050 ns) + CELL(0.522 ns) 11.661 ns inst1\[6\]~28 3 COMB LC_X48_Y16_N3 3 " "Info: 3: + IC(2.050 ns) + CELL(0.522 ns) = 11.661 ns; Loc. = LC_X48_Y16_N3; Fanout = 3; COMB Node = 'inst1\[6\]~28'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { inst1[6]~27 inst1[6]~28 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 11.923 ns inst1\[6\]~29 4 COMB LC_X48_Y16_N4 5 " "Info: 4: + IC(0.161 ns) + CELL(0.101 ns) = 11.923 ns; Loc. = LC_X48_Y16_N4; Fanout = 5; COMB Node = 'inst1\[6\]~29'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { inst1[6]~28 inst1[6]~29 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.102 ns) 13.763 ns gpr:inst10\|b\[6\] 5 REG LC_X43_Y15_N4 3 " "Info: 5: + IC(1.738 ns) + CELL(0.102 ns) = 13.763 ns; Loc. = LC_X43_Y15_N4; Fanout = 3; REG Node = 'gpr:inst10\|b\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { inst1[6]~29 gpr:inst10|b[6] } "NODE_NAME" } } { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.414 ns ( 17.54 % ) " "Info: Total cell delay = 2.414 ns ( 17.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.349 ns ( 82.46 % ) " "Info: Total interconnect delay = 11.349 ns ( 82.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.763 ns" { input[6] inst1[6]~27 inst1[6]~28 inst1[6]~29 gpr:inst10|b[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "13.763 ns" { input[6] {} input[6]~out0 {} inst1[6]~27 {} inst1[6]~28 {} inst1[6]~29 {} gpr:inst10|b[6] {} } { 0.000ns 0.000ns 7.400ns 2.050ns 0.161ns 1.738ns } { 0.000ns 1.299ns 0.390ns 0.522ns 0.101ns 0.102ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.669 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_K6 66 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 66; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { -16 656 824 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.629 ns) 2.669 ns gpr:inst10\|b\[6\] 2 REG LC_X43_Y15_N4 3 " "Info: 2: + IC(0.741 ns) + CELL(0.629 ns) = 2.669 ns; Loc. = LC_X43_Y15_N4; Fanout = 3; REG Node = 'gpr:inst10\|b\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { clk gpr:inst10|b[6] } "NODE_NAME" } } { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 72.24 % ) " "Info: Total cell delay = 1.928 ns ( 72.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.741 ns ( 27.76 % ) " "Info: Total interconnect delay = 0.741 ns ( 27.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk gpr:inst10|b[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clk {} clk~out0 {} gpr:inst10|b[6] {} } { 0.000ns 0.000ns 0.741ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.763 ns" { input[6] inst1[6]~27 inst1[6]~28 inst1[6]~29 gpr:inst10|b[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "13.763 ns" { input[6] {} input[6]~out0 {} inst1[6]~27 {} inst1[6]~28 {} inst1[6]~29 {} gpr:inst10|b[6] {} } { 0.000ns 0.000ns 7.400ns 2.050ns 0.161ns 1.738ns } { 0.000ns 1.299ns 0.390ns 0.522ns 0.101ns 0.102ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk gpr:inst10|b[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clk {} clk~out0 {} gpr:inst10|b[6] {} } { 0.000ns 0.000ns 0.741ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ldpc Register_Cz:inst9\|C_OUT 21.186 ns register " "Info: tco from clock \"clk\" to destination pin \"ldpc\" through register \"Register_Cz:inst9\|C_OUT\" is 21.186 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.584 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_K6 66 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 66; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { -16 656 824 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.827 ns) 2.951 ns IR:inst2\|temp\[5\] 2 REG LC_X47_Y16_N9 14 " "Info: 2: + IC(0.825 ns) + CELL(0.827 ns) = 2.951 ns; Loc. = LC_X47_Y16_N9; Fanout = 14; REG Node = 'IR:inst2\|temp\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { clk IR:inst2|temp[5] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.653 ns) + CELL(0.101 ns) 4.705 ns sigcon:inst6\|m~3 3 COMB LC_X37_Y16_N9 10 " "Info: 3: + IC(1.653 ns) + CELL(0.101 ns) = 4.705 ns; Loc. = LC_X37_Y16_N9; Fanout = 10; COMB Node = 'sigcon:inst6\|m~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { IR:inst2|temp[5] sigcon:inst6|m~3 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.101 ns) 5.438 ns sigcon:inst6\|m~4 4 COMB LC_X36_Y16_N9 5 " "Info: 4: + IC(0.632 ns) + CELL(0.101 ns) = 5.438 ns; Loc. = LC_X36_Y16_N9; Fanout = 5; COMB Node = 'sigcon:inst6\|m~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { sigcon:inst6|m~3 sigcon:inst6|m~4 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.888 ns) + CELL(0.258 ns) 11.584 ns Register_Cz:inst9\|C_OUT 5 REG LC_X38_Y16_N9 1 " "Info: 5: + IC(5.888 ns) + CELL(0.258 ns) = 11.584 ns; Loc. = LC_X38_Y16_N9; Fanout = 1; REG Node = 'Register_Cz:inst9\|C_OUT'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.146 ns" { sigcon:inst6|m~4 Register_Cz:inst9|C_OUT } "NODE_NAME" } } { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.586 ns ( 22.32 % ) " "Info: Total cell delay = 2.586 ns ( 22.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.998 ns ( 77.68 % ) " "Info: Total interconnect delay = 8.998 ns ( 77.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.584 ns" { clk IR:inst2|temp[5] sigcon:inst6|m~3 sigcon:inst6|m~4 Register_Cz:inst9|C_OUT } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.584 ns" { clk {} clk~out0 {} IR:inst2|temp[5] {} sigcon:inst6|m~3 {} sigcon:inst6|m~4 {} Register_Cz:inst9|C_OUT {} } { 0.000ns 0.000ns 0.825ns 1.653ns 0.632ns 5.888ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.258ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.602 ns + Longest register pin " "Info: + Longest register to pin delay is 9.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register_Cz:inst9\|C_OUT 1 REG LC_X38_Y16_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y16_N9; Fanout = 1; REG Node = 'Register_Cz:inst9\|C_OUT'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_Cz:inst9|C_OUT } "NODE_NAME" } } { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.258 ns) 0.666 ns sigcon:inst6\|ldpc~5 2 COMB LC_X38_Y16_N4 1 " "Info: 2: + IC(0.408 ns) + CELL(0.258 ns) = 0.666 ns; Loc. = LC_X38_Y16_N4; Fanout = 1; COMB Node = 'sigcon:inst6\|ldpc~5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { Register_Cz:inst9|C_OUT sigcon:inst6|ldpc~5 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.101 ns) 1.068 ns sigcon:inst6\|ldpc~7 3 COMB LC_X38_Y16_N5 4 " "Info: 3: + IC(0.301 ns) + CELL(0.101 ns) = 1.068 ns; Loc. = LC_X38_Y16_N5; Fanout = 4; COMB Node = 'sigcon:inst6\|ldpc~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { sigcon:inst6|ldpc~5 sigcon:inst6|ldpc~7 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.469 ns) + CELL(0.258 ns) 3.795 ns sigcon:inst6\|ldpc 4 COMB LC_X41_Y17_N3 1 " "Info: 4: + IC(2.469 ns) + CELL(0.258 ns) = 3.795 ns; Loc. = LC_X41_Y17_N3; Fanout = 1; COMB Node = 'sigcon:inst6\|ldpc'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { sigcon:inst6|ldpc~7 sigcon:inst6|ldpc } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.942 ns) + CELL(1.865 ns) 9.602 ns ldpc 5 PIN PIN_V9 0 " "Info: 5: + IC(3.942 ns) + CELL(1.865 ns) = 9.602 ns; Loc. = PIN_V9; Fanout = 0; PIN Node = 'ldpc'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.807 ns" { sigcon:inst6|ldpc ldpc } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 40 1440 1616 56 "ldpc" "" } { 264 648 678 280 "ldpc" "" } { 24 1360 1390 40 "ldpc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.482 ns ( 25.85 % ) " "Info: Total cell delay = 2.482 ns ( 25.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.120 ns ( 74.15 % ) " "Info: Total interconnect delay = 7.120 ns ( 74.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.602 ns" { Register_Cz:inst9|C_OUT sigcon:inst6|ldpc~5 sigcon:inst6|ldpc~7 sigcon:inst6|ldpc ldpc } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.602 ns" { Register_Cz:inst9|C_OUT {} sigcon:inst6|ldpc~5 {} sigcon:inst6|ldpc~7 {} sigcon:inst6|ldpc {} ldpc {} } { 0.000ns 0.408ns 0.301ns 2.469ns 3.942ns } { 0.000ns 0.258ns 0.101ns 0.258ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.584 ns" { clk IR:inst2|temp[5] sigcon:inst6|m~3 sigcon:inst6|m~4 Register_Cz:inst9|C_OUT } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.584 ns" { clk {} clk~out0 {} IR:inst2|temp[5] {} sigcon:inst6|m~3 {} sigcon:inst6|m~4 {} Register_Cz:inst9|C_OUT {} } { 0.000ns 0.000ns 0.825ns 1.653ns 0.632ns 5.888ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.258ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.602 ns" { Register_Cz:inst9|C_OUT sigcon:inst6|ldpc~5 sigcon:inst6|ldpc~7 sigcon:inst6|ldpc ldpc } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.602 ns" { Register_Cz:inst9|C_OUT {} sigcon:inst6|ldpc~5 {} sigcon:inst6|ldpc~7 {} sigcon:inst6|ldpc {} ldpc {} } { 0.000ns 0.408ns 0.301ns 2.469ns 3.942ns } { 0.000ns 0.258ns 0.101ns 0.258ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "input\[6\] bus\[6\] 15.907 ns Longest " "Info: Longest tpd from source pin \"input\[6\]\" to destination pin \"bus\[6\]\" is 15.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns input\[6\] 1 PIN PIN_J8 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J8; Fanout = 1; PIN Node = 'input\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[6] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 344 1432 1600 360 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(0.390 ns) 9.089 ns inst1\[6\]~27 2 COMB LC_X40_Y17_N4 1 " "Info: 2: + IC(7.400 ns) + CELL(0.390 ns) = 9.089 ns; Loc. = LC_X40_Y17_N4; Fanout = 1; COMB Node = 'inst1\[6\]~27'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.790 ns" { input[6] inst1[6]~27 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.050 ns) + CELL(0.522 ns) 11.661 ns inst1\[6\]~28 3 COMB LC_X48_Y16_N3 3 " "Info: 3: + IC(2.050 ns) + CELL(0.522 ns) = 11.661 ns; Loc. = LC_X48_Y16_N3; Fanout = 3; COMB Node = 'inst1\[6\]~28'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { inst1[6]~27 inst1[6]~28 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.381 ns) + CELL(1.865 ns) 15.907 ns bus\[6\] 4 PIN PIN_U13 0 " "Info: 4: + IC(2.381 ns) + CELL(1.865 ns) = 15.907 ns; Loc. = PIN_U13; Fanout = 0; PIN Node = 'bus\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.246 ns" { inst1[6]~28 bus[6] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 560 1160 1336 576 "bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.076 ns ( 25.62 % ) " "Info: Total cell delay = 4.076 ns ( 25.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.831 ns ( 74.38 % ) " "Info: Total interconnect delay = 11.831 ns ( 74.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.907 ns" { input[6] inst1[6]~27 inst1[6]~28 bus[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.907 ns" { input[6] {} input[6]~out0 {} inst1[6]~27 {} inst1[6]~28 {} bus[6] {} } { 0.000ns 0.000ns 7.400ns 2.050ns 2.381ns } { 0.000ns 1.299ns 0.390ns 0.522ns 1.865ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "gpr:inst10\|c\[7\] input\[7\] clk -6.629 ns register " "Info: th for register \"gpr:inst10\|c\[7\]\" (data pin = \"input\[7\]\", clock pin = \"clk\") is -6.629 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.753 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_K6 66 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 66; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { -16 656 824 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.629 ns) 2.753 ns gpr:inst10\|c\[7\] 2 REG LC_X45_Y16_N8 3 " "Info: 2: + IC(0.825 ns) + CELL(0.629 ns) = 2.753 ns; Loc. = LC_X45_Y16_N8; Fanout = 3; REG Node = 'gpr:inst10\|c\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { clk gpr:inst10|c[7] } "NODE_NAME" } } { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 70.03 % ) " "Info: Total cell delay = 1.928 ns ( 70.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.825 ns ( 29.97 % ) " "Info: Total interconnect delay = 0.825 ns ( 29.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk gpr:inst10|c[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~out0 {} gpr:inst10|c[7] {} } { 0.000ns 0.000ns 0.825ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.395 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns input\[7\] 1 PIN PIN_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 1; PIN Node = 'input\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[7] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 344 1432 1600 360 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.633 ns) + CELL(0.101 ns) 7.039 ns inst1\[7\]~18 2 COMB LC_X40_Y17_N3 1 " "Info: 2: + IC(5.633 ns) + CELL(0.101 ns) = 7.039 ns; Loc. = LC_X40_Y17_N3; Fanout = 1; COMB Node = 'inst1\[7\]~18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.734 ns" { input[7] inst1[7]~18 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.522 ns) 8.961 ns inst1\[7\]~19 3 COMB LC_X45_Y16_N7 3 " "Info: 3: + IC(1.400 ns) + CELL(0.522 ns) = 8.961 ns; Loc. = LC_X45_Y16_N7; Fanout = 3; COMB Node = 'inst1\[7\]~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { inst1[7]~18 inst1[7]~19 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.273 ns) 9.395 ns gpr:inst10\|c\[7\] 4 REG LC_X45_Y16_N8 3 " "Info: 4: + IC(0.161 ns) + CELL(0.273 ns) = 9.395 ns; Loc. = LC_X45_Y16_N8; Fanout = 3; REG Node = 'gpr:inst10\|c\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { inst1[7]~19 gpr:inst10|c[7] } "NODE_NAME" } } { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.201 ns ( 23.43 % ) " "Info: Total cell delay = 2.201 ns ( 23.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.194 ns ( 76.57 % ) " "Info: Total interconnect delay = 7.194 ns ( 76.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.395 ns" { input[7] inst1[7]~18 inst1[7]~19 gpr:inst10|c[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.395 ns" { input[7] {} input[7]~out0 {} inst1[7]~18 {} inst1[7]~19 {} gpr:inst10|c[7] {} } { 0.000ns 0.000ns 5.633ns 1.400ns 0.161ns } { 0.000ns 1.305ns 0.101ns 0.522ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk gpr:inst10|c[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~out0 {} gpr:inst10|c[7] {} } { 0.000ns 0.000ns 0.825ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.395 ns" { input[7] inst1[7]~18 inst1[7]~19 gpr:inst10|c[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.395 ns" { input[7] {} input[7]~out0 {} inst1[7]~18 {} inst1[7]~19 {} gpr:inst10|c[7] {} } { 0.000ns 0.000ns 5.633ns 1.400ns 0.161ns } { 0.000ns 1.305ns 0.101ns 0.522ns 0.273ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 56 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 10:01:43 2019 " "Info: Processing ended: Sat Dec 21 10:01:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
