
l2_v3_5_home.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08003800  08003800  00000800  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d4c  08003910  08003910  00000910  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  0800c65c  0800c65c  0000965c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c6cc  0800c6cc  0000a074  2**0
                  CONTENTS
  4 .ARM          00000008  0800c6cc  0800c6cc  000096cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c6d4  0800c6d4  0000a074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c6d4  0800c6d4  000096d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c6d8  0800c6d8  000096d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800c6dc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019ac  20000078  0800c750  0000a078  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001a24  0800c750  0000aa24  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028182  00000000  00000000  0000a09d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006b90  00000000  00000000  0003221f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000c1b9  00000000  00000000  00038daf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019f8  00000000  00000000  00044f68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000018ff  00000000  00000000  00046960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020183  00000000  00000000  0004825f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002d79f  00000000  00000000  000683e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009b3d1  00000000  00000000  00095b81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00130f52  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000521c  00000000  00000000  00130f98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  001361b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08003910 <__do_global_dtors_aux>:
 8003910:	b510      	push	{r4, lr}
 8003912:	4c05      	ldr	r4, [pc, #20]	@ (8003928 <__do_global_dtors_aux+0x18>)
 8003914:	7823      	ldrb	r3, [r4, #0]
 8003916:	b933      	cbnz	r3, 8003926 <__do_global_dtors_aux+0x16>
 8003918:	4b04      	ldr	r3, [pc, #16]	@ (800392c <__do_global_dtors_aux+0x1c>)
 800391a:	b113      	cbz	r3, 8003922 <__do_global_dtors_aux+0x12>
 800391c:	4804      	ldr	r0, [pc, #16]	@ (8003930 <__do_global_dtors_aux+0x20>)
 800391e:	f3af 8000 	nop.w
 8003922:	2301      	movs	r3, #1
 8003924:	7023      	strb	r3, [r4, #0]
 8003926:	bd10      	pop	{r4, pc}
 8003928:	20000078 	.word	0x20000078
 800392c:	00000000 	.word	0x00000000
 8003930:	0800c644 	.word	0x0800c644

08003934 <frame_dummy>:
 8003934:	b508      	push	{r3, lr}
 8003936:	4b03      	ldr	r3, [pc, #12]	@ (8003944 <frame_dummy+0x10>)
 8003938:	b11b      	cbz	r3, 8003942 <frame_dummy+0xe>
 800393a:	4903      	ldr	r1, [pc, #12]	@ (8003948 <frame_dummy+0x14>)
 800393c:	4803      	ldr	r0, [pc, #12]	@ (800394c <frame_dummy+0x18>)
 800393e:	f3af 8000 	nop.w
 8003942:	bd08      	pop	{r3, pc}
 8003944:	00000000 	.word	0x00000000
 8003948:	2000007c 	.word	0x2000007c
 800394c:	0800c644 	.word	0x0800c644

08003950 <__aeabi_drsub>:
 8003950:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8003954:	e002      	b.n	800395c <__adddf3>
 8003956:	bf00      	nop

08003958 <__aeabi_dsub>:
 8003958:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800395c <__adddf3>:
 800395c:	b530      	push	{r4, r5, lr}
 800395e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8003962:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8003966:	ea94 0f05 	teq	r4, r5
 800396a:	bf08      	it	eq
 800396c:	ea90 0f02 	teqeq	r0, r2
 8003970:	bf1f      	itttt	ne
 8003972:	ea54 0c00 	orrsne.w	ip, r4, r0
 8003976:	ea55 0c02 	orrsne.w	ip, r5, r2
 800397a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800397e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8003982:	f000 80e2 	beq.w	8003b4a <__adddf3+0x1ee>
 8003986:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800398a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800398e:	bfb8      	it	lt
 8003990:	426d      	neglt	r5, r5
 8003992:	dd0c      	ble.n	80039ae <__adddf3+0x52>
 8003994:	442c      	add	r4, r5
 8003996:	ea80 0202 	eor.w	r2, r0, r2
 800399a:	ea81 0303 	eor.w	r3, r1, r3
 800399e:	ea82 0000 	eor.w	r0, r2, r0
 80039a2:	ea83 0101 	eor.w	r1, r3, r1
 80039a6:	ea80 0202 	eor.w	r2, r0, r2
 80039aa:	ea81 0303 	eor.w	r3, r1, r3
 80039ae:	2d36      	cmp	r5, #54	@ 0x36
 80039b0:	bf88      	it	hi
 80039b2:	bd30      	pophi	{r4, r5, pc}
 80039b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80039b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80039bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80039c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80039c4:	d002      	beq.n	80039cc <__adddf3+0x70>
 80039c6:	4240      	negs	r0, r0
 80039c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80039cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80039d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80039d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80039d8:	d002      	beq.n	80039e0 <__adddf3+0x84>
 80039da:	4252      	negs	r2, r2
 80039dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80039e0:	ea94 0f05 	teq	r4, r5
 80039e4:	f000 80a7 	beq.w	8003b36 <__adddf3+0x1da>
 80039e8:	f1a4 0401 	sub.w	r4, r4, #1
 80039ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80039f0:	db0d      	blt.n	8003a0e <__adddf3+0xb2>
 80039f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80039f6:	fa22 f205 	lsr.w	r2, r2, r5
 80039fa:	1880      	adds	r0, r0, r2
 80039fc:	f141 0100 	adc.w	r1, r1, #0
 8003a00:	fa03 f20e 	lsl.w	r2, r3, lr
 8003a04:	1880      	adds	r0, r0, r2
 8003a06:	fa43 f305 	asr.w	r3, r3, r5
 8003a0a:	4159      	adcs	r1, r3
 8003a0c:	e00e      	b.n	8003a2c <__adddf3+0xd0>
 8003a0e:	f1a5 0520 	sub.w	r5, r5, #32
 8003a12:	f10e 0e20 	add.w	lr, lr, #32
 8003a16:	2a01      	cmp	r2, #1
 8003a18:	fa03 fc0e 	lsl.w	ip, r3, lr
 8003a1c:	bf28      	it	cs
 8003a1e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8003a22:	fa43 f305 	asr.w	r3, r3, r5
 8003a26:	18c0      	adds	r0, r0, r3
 8003a28:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8003a2c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8003a30:	d507      	bpl.n	8003a42 <__adddf3+0xe6>
 8003a32:	f04f 0e00 	mov.w	lr, #0
 8003a36:	f1dc 0c00 	rsbs	ip, ip, #0
 8003a3a:	eb7e 0000 	sbcs.w	r0, lr, r0
 8003a3e:	eb6e 0101 	sbc.w	r1, lr, r1
 8003a42:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8003a46:	d31b      	bcc.n	8003a80 <__adddf3+0x124>
 8003a48:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8003a4c:	d30c      	bcc.n	8003a68 <__adddf3+0x10c>
 8003a4e:	0849      	lsrs	r1, r1, #1
 8003a50:	ea5f 0030 	movs.w	r0, r0, rrx
 8003a54:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8003a58:	f104 0401 	add.w	r4, r4, #1
 8003a5c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8003a60:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8003a64:	f080 809a 	bcs.w	8003b9c <__adddf3+0x240>
 8003a68:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8003a6c:	bf08      	it	eq
 8003a6e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8003a72:	f150 0000 	adcs.w	r0, r0, #0
 8003a76:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003a7a:	ea41 0105 	orr.w	r1, r1, r5
 8003a7e:	bd30      	pop	{r4, r5, pc}
 8003a80:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8003a84:	4140      	adcs	r0, r0
 8003a86:	eb41 0101 	adc.w	r1, r1, r1
 8003a8a:	3c01      	subs	r4, #1
 8003a8c:	bf28      	it	cs
 8003a8e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8003a92:	d2e9      	bcs.n	8003a68 <__adddf3+0x10c>
 8003a94:	f091 0f00 	teq	r1, #0
 8003a98:	bf04      	itt	eq
 8003a9a:	4601      	moveq	r1, r0
 8003a9c:	2000      	moveq	r0, #0
 8003a9e:	fab1 f381 	clz	r3, r1
 8003aa2:	bf08      	it	eq
 8003aa4:	3320      	addeq	r3, #32
 8003aa6:	f1a3 030b 	sub.w	r3, r3, #11
 8003aaa:	f1b3 0220 	subs.w	r2, r3, #32
 8003aae:	da0c      	bge.n	8003aca <__adddf3+0x16e>
 8003ab0:	320c      	adds	r2, #12
 8003ab2:	dd08      	ble.n	8003ac6 <__adddf3+0x16a>
 8003ab4:	f102 0c14 	add.w	ip, r2, #20
 8003ab8:	f1c2 020c 	rsb	r2, r2, #12
 8003abc:	fa01 f00c 	lsl.w	r0, r1, ip
 8003ac0:	fa21 f102 	lsr.w	r1, r1, r2
 8003ac4:	e00c      	b.n	8003ae0 <__adddf3+0x184>
 8003ac6:	f102 0214 	add.w	r2, r2, #20
 8003aca:	bfd8      	it	le
 8003acc:	f1c2 0c20 	rsble	ip, r2, #32
 8003ad0:	fa01 f102 	lsl.w	r1, r1, r2
 8003ad4:	fa20 fc0c 	lsr.w	ip, r0, ip
 8003ad8:	bfdc      	itt	le
 8003ada:	ea41 010c 	orrle.w	r1, r1, ip
 8003ade:	4090      	lslle	r0, r2
 8003ae0:	1ae4      	subs	r4, r4, r3
 8003ae2:	bfa2      	ittt	ge
 8003ae4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8003ae8:	4329      	orrge	r1, r5
 8003aea:	bd30      	popge	{r4, r5, pc}
 8003aec:	ea6f 0404 	mvn.w	r4, r4
 8003af0:	3c1f      	subs	r4, #31
 8003af2:	da1c      	bge.n	8003b2e <__adddf3+0x1d2>
 8003af4:	340c      	adds	r4, #12
 8003af6:	dc0e      	bgt.n	8003b16 <__adddf3+0x1ba>
 8003af8:	f104 0414 	add.w	r4, r4, #20
 8003afc:	f1c4 0220 	rsb	r2, r4, #32
 8003b00:	fa20 f004 	lsr.w	r0, r0, r4
 8003b04:	fa01 f302 	lsl.w	r3, r1, r2
 8003b08:	ea40 0003 	orr.w	r0, r0, r3
 8003b0c:	fa21 f304 	lsr.w	r3, r1, r4
 8003b10:	ea45 0103 	orr.w	r1, r5, r3
 8003b14:	bd30      	pop	{r4, r5, pc}
 8003b16:	f1c4 040c 	rsb	r4, r4, #12
 8003b1a:	f1c4 0220 	rsb	r2, r4, #32
 8003b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8003b22:	fa01 f304 	lsl.w	r3, r1, r4
 8003b26:	ea40 0003 	orr.w	r0, r0, r3
 8003b2a:	4629      	mov	r1, r5
 8003b2c:	bd30      	pop	{r4, r5, pc}
 8003b2e:	fa21 f004 	lsr.w	r0, r1, r4
 8003b32:	4629      	mov	r1, r5
 8003b34:	bd30      	pop	{r4, r5, pc}
 8003b36:	f094 0f00 	teq	r4, #0
 8003b3a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8003b3e:	bf06      	itte	eq
 8003b40:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8003b44:	3401      	addeq	r4, #1
 8003b46:	3d01      	subne	r5, #1
 8003b48:	e74e      	b.n	80039e8 <__adddf3+0x8c>
 8003b4a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003b4e:	bf18      	it	ne
 8003b50:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8003b54:	d029      	beq.n	8003baa <__adddf3+0x24e>
 8003b56:	ea94 0f05 	teq	r4, r5
 8003b5a:	bf08      	it	eq
 8003b5c:	ea90 0f02 	teqeq	r0, r2
 8003b60:	d005      	beq.n	8003b6e <__adddf3+0x212>
 8003b62:	ea54 0c00 	orrs.w	ip, r4, r0
 8003b66:	bf04      	itt	eq
 8003b68:	4619      	moveq	r1, r3
 8003b6a:	4610      	moveq	r0, r2
 8003b6c:	bd30      	pop	{r4, r5, pc}
 8003b6e:	ea91 0f03 	teq	r1, r3
 8003b72:	bf1e      	ittt	ne
 8003b74:	2100      	movne	r1, #0
 8003b76:	2000      	movne	r0, #0
 8003b78:	bd30      	popne	{r4, r5, pc}
 8003b7a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8003b7e:	d105      	bne.n	8003b8c <__adddf3+0x230>
 8003b80:	0040      	lsls	r0, r0, #1
 8003b82:	4149      	adcs	r1, r1
 8003b84:	bf28      	it	cs
 8003b86:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8003b8a:	bd30      	pop	{r4, r5, pc}
 8003b8c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8003b90:	bf3c      	itt	cc
 8003b92:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8003b96:	bd30      	popcc	{r4, r5, pc}
 8003b98:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8003b9c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8003ba0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003ba4:	f04f 0000 	mov.w	r0, #0
 8003ba8:	bd30      	pop	{r4, r5, pc}
 8003baa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003bae:	bf1a      	itte	ne
 8003bb0:	4619      	movne	r1, r3
 8003bb2:	4610      	movne	r0, r2
 8003bb4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8003bb8:	bf1c      	itt	ne
 8003bba:	460b      	movne	r3, r1
 8003bbc:	4602      	movne	r2, r0
 8003bbe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8003bc2:	bf06      	itte	eq
 8003bc4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8003bc8:	ea91 0f03 	teqeq	r1, r3
 8003bcc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8003bd0:	bd30      	pop	{r4, r5, pc}
 8003bd2:	bf00      	nop

08003bd4 <__aeabi_ui2d>:
 8003bd4:	f090 0f00 	teq	r0, #0
 8003bd8:	bf04      	itt	eq
 8003bda:	2100      	moveq	r1, #0
 8003bdc:	4770      	bxeq	lr
 8003bde:	b530      	push	{r4, r5, lr}
 8003be0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8003be4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8003be8:	f04f 0500 	mov.w	r5, #0
 8003bec:	f04f 0100 	mov.w	r1, #0
 8003bf0:	e750      	b.n	8003a94 <__adddf3+0x138>
 8003bf2:	bf00      	nop

08003bf4 <__aeabi_i2d>:
 8003bf4:	f090 0f00 	teq	r0, #0
 8003bf8:	bf04      	itt	eq
 8003bfa:	2100      	moveq	r1, #0
 8003bfc:	4770      	bxeq	lr
 8003bfe:	b530      	push	{r4, r5, lr}
 8003c00:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8003c04:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8003c08:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8003c0c:	bf48      	it	mi
 8003c0e:	4240      	negmi	r0, r0
 8003c10:	f04f 0100 	mov.w	r1, #0
 8003c14:	e73e      	b.n	8003a94 <__adddf3+0x138>
 8003c16:	bf00      	nop

08003c18 <__aeabi_f2d>:
 8003c18:	0042      	lsls	r2, r0, #1
 8003c1a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8003c1e:	ea4f 0131 	mov.w	r1, r1, rrx
 8003c22:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8003c26:	bf1f      	itttt	ne
 8003c28:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8003c2c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8003c30:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8003c34:	4770      	bxne	lr
 8003c36:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8003c3a:	bf08      	it	eq
 8003c3c:	4770      	bxeq	lr
 8003c3e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8003c42:	bf04      	itt	eq
 8003c44:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8003c48:	4770      	bxeq	lr
 8003c4a:	b530      	push	{r4, r5, lr}
 8003c4c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8003c50:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8003c54:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8003c58:	e71c      	b.n	8003a94 <__adddf3+0x138>
 8003c5a:	bf00      	nop

08003c5c <__aeabi_ul2d>:
 8003c5c:	ea50 0201 	orrs.w	r2, r0, r1
 8003c60:	bf08      	it	eq
 8003c62:	4770      	bxeq	lr
 8003c64:	b530      	push	{r4, r5, lr}
 8003c66:	f04f 0500 	mov.w	r5, #0
 8003c6a:	e00a      	b.n	8003c82 <__aeabi_l2d+0x16>

08003c6c <__aeabi_l2d>:
 8003c6c:	ea50 0201 	orrs.w	r2, r0, r1
 8003c70:	bf08      	it	eq
 8003c72:	4770      	bxeq	lr
 8003c74:	b530      	push	{r4, r5, lr}
 8003c76:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8003c7a:	d502      	bpl.n	8003c82 <__aeabi_l2d+0x16>
 8003c7c:	4240      	negs	r0, r0
 8003c7e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003c82:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8003c86:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8003c8a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8003c8e:	f43f aed8 	beq.w	8003a42 <__adddf3+0xe6>
 8003c92:	f04f 0203 	mov.w	r2, #3
 8003c96:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003c9a:	bf18      	it	ne
 8003c9c:	3203      	addne	r2, #3
 8003c9e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003ca2:	bf18      	it	ne
 8003ca4:	3203      	addne	r2, #3
 8003ca6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8003caa:	f1c2 0320 	rsb	r3, r2, #32
 8003cae:	fa00 fc03 	lsl.w	ip, r0, r3
 8003cb2:	fa20 f002 	lsr.w	r0, r0, r2
 8003cb6:	fa01 fe03 	lsl.w	lr, r1, r3
 8003cba:	ea40 000e 	orr.w	r0, r0, lr
 8003cbe:	fa21 f102 	lsr.w	r1, r1, r2
 8003cc2:	4414      	add	r4, r2
 8003cc4:	e6bd      	b.n	8003a42 <__adddf3+0xe6>
 8003cc6:	bf00      	nop

08003cc8 <__aeabi_dmul>:
 8003cc8:	b570      	push	{r4, r5, r6, lr}
 8003cca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8003cce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8003cd2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003cd6:	bf1d      	ittte	ne
 8003cd8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003cdc:	ea94 0f0c 	teqne	r4, ip
 8003ce0:	ea95 0f0c 	teqne	r5, ip
 8003ce4:	f000 f8de 	bleq	8003ea4 <__aeabi_dmul+0x1dc>
 8003ce8:	442c      	add	r4, r5
 8003cea:	ea81 0603 	eor.w	r6, r1, r3
 8003cee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8003cf2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8003cf6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8003cfa:	bf18      	it	ne
 8003cfc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8003d00:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8003d04:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d08:	d038      	beq.n	8003d7c <__aeabi_dmul+0xb4>
 8003d0a:	fba0 ce02 	umull	ip, lr, r0, r2
 8003d0e:	f04f 0500 	mov.w	r5, #0
 8003d12:	fbe1 e502 	umlal	lr, r5, r1, r2
 8003d16:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8003d1a:	fbe0 e503 	umlal	lr, r5, r0, r3
 8003d1e:	f04f 0600 	mov.w	r6, #0
 8003d22:	fbe1 5603 	umlal	r5, r6, r1, r3
 8003d26:	f09c 0f00 	teq	ip, #0
 8003d2a:	bf18      	it	ne
 8003d2c:	f04e 0e01 	orrne.w	lr, lr, #1
 8003d30:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8003d34:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8003d38:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8003d3c:	d204      	bcs.n	8003d48 <__aeabi_dmul+0x80>
 8003d3e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8003d42:	416d      	adcs	r5, r5
 8003d44:	eb46 0606 	adc.w	r6, r6, r6
 8003d48:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8003d4c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8003d50:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8003d54:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8003d58:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8003d5c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8003d60:	bf88      	it	hi
 8003d62:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8003d66:	d81e      	bhi.n	8003da6 <__aeabi_dmul+0xde>
 8003d68:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8003d6c:	bf08      	it	eq
 8003d6e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8003d72:	f150 0000 	adcs.w	r0, r0, #0
 8003d76:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003d7a:	bd70      	pop	{r4, r5, r6, pc}
 8003d7c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8003d80:	ea46 0101 	orr.w	r1, r6, r1
 8003d84:	ea40 0002 	orr.w	r0, r0, r2
 8003d88:	ea81 0103 	eor.w	r1, r1, r3
 8003d8c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8003d90:	bfc2      	ittt	gt
 8003d92:	ebd4 050c 	rsbsgt	r5, r4, ip
 8003d96:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8003d9a:	bd70      	popgt	{r4, r5, r6, pc}
 8003d9c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8003da0:	f04f 0e00 	mov.w	lr, #0
 8003da4:	3c01      	subs	r4, #1
 8003da6:	f300 80ab 	bgt.w	8003f00 <__aeabi_dmul+0x238>
 8003daa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8003dae:	bfde      	ittt	le
 8003db0:	2000      	movle	r0, #0
 8003db2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8003db6:	bd70      	pople	{r4, r5, r6, pc}
 8003db8:	f1c4 0400 	rsb	r4, r4, #0
 8003dbc:	3c20      	subs	r4, #32
 8003dbe:	da35      	bge.n	8003e2c <__aeabi_dmul+0x164>
 8003dc0:	340c      	adds	r4, #12
 8003dc2:	dc1b      	bgt.n	8003dfc <__aeabi_dmul+0x134>
 8003dc4:	f104 0414 	add.w	r4, r4, #20
 8003dc8:	f1c4 0520 	rsb	r5, r4, #32
 8003dcc:	fa00 f305 	lsl.w	r3, r0, r5
 8003dd0:	fa20 f004 	lsr.w	r0, r0, r4
 8003dd4:	fa01 f205 	lsl.w	r2, r1, r5
 8003dd8:	ea40 0002 	orr.w	r0, r0, r2
 8003ddc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8003de0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8003de4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8003de8:	fa21 f604 	lsr.w	r6, r1, r4
 8003dec:	eb42 0106 	adc.w	r1, r2, r6
 8003df0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003df4:	bf08      	it	eq
 8003df6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003dfa:	bd70      	pop	{r4, r5, r6, pc}
 8003dfc:	f1c4 040c 	rsb	r4, r4, #12
 8003e00:	f1c4 0520 	rsb	r5, r4, #32
 8003e04:	fa00 f304 	lsl.w	r3, r0, r4
 8003e08:	fa20 f005 	lsr.w	r0, r0, r5
 8003e0c:	fa01 f204 	lsl.w	r2, r1, r4
 8003e10:	ea40 0002 	orr.w	r0, r0, r2
 8003e14:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8003e18:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8003e1c:	f141 0100 	adc.w	r1, r1, #0
 8003e20:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003e24:	bf08      	it	eq
 8003e26:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003e2a:	bd70      	pop	{r4, r5, r6, pc}
 8003e2c:	f1c4 0520 	rsb	r5, r4, #32
 8003e30:	fa00 f205 	lsl.w	r2, r0, r5
 8003e34:	ea4e 0e02 	orr.w	lr, lr, r2
 8003e38:	fa20 f304 	lsr.w	r3, r0, r4
 8003e3c:	fa01 f205 	lsl.w	r2, r1, r5
 8003e40:	ea43 0302 	orr.w	r3, r3, r2
 8003e44:	fa21 f004 	lsr.w	r0, r1, r4
 8003e48:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8003e4c:	fa21 f204 	lsr.w	r2, r1, r4
 8003e50:	ea20 0002 	bic.w	r0, r0, r2
 8003e54:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8003e58:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003e5c:	bf08      	it	eq
 8003e5e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003e62:	bd70      	pop	{r4, r5, r6, pc}
 8003e64:	f094 0f00 	teq	r4, #0
 8003e68:	d10f      	bne.n	8003e8a <__aeabi_dmul+0x1c2>
 8003e6a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8003e6e:	0040      	lsls	r0, r0, #1
 8003e70:	eb41 0101 	adc.w	r1, r1, r1
 8003e74:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8003e78:	bf08      	it	eq
 8003e7a:	3c01      	subeq	r4, #1
 8003e7c:	d0f7      	beq.n	8003e6e <__aeabi_dmul+0x1a6>
 8003e7e:	ea41 0106 	orr.w	r1, r1, r6
 8003e82:	f095 0f00 	teq	r5, #0
 8003e86:	bf18      	it	ne
 8003e88:	4770      	bxne	lr
 8003e8a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8003e8e:	0052      	lsls	r2, r2, #1
 8003e90:	eb43 0303 	adc.w	r3, r3, r3
 8003e94:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8003e98:	bf08      	it	eq
 8003e9a:	3d01      	subeq	r5, #1
 8003e9c:	d0f7      	beq.n	8003e8e <__aeabi_dmul+0x1c6>
 8003e9e:	ea43 0306 	orr.w	r3, r3, r6
 8003ea2:	4770      	bx	lr
 8003ea4:	ea94 0f0c 	teq	r4, ip
 8003ea8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8003eac:	bf18      	it	ne
 8003eae:	ea95 0f0c 	teqne	r5, ip
 8003eb2:	d00c      	beq.n	8003ece <__aeabi_dmul+0x206>
 8003eb4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003eb8:	bf18      	it	ne
 8003eba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003ebe:	d1d1      	bne.n	8003e64 <__aeabi_dmul+0x19c>
 8003ec0:	ea81 0103 	eor.w	r1, r1, r3
 8003ec4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8003ec8:	f04f 0000 	mov.w	r0, #0
 8003ecc:	bd70      	pop	{r4, r5, r6, pc}
 8003ece:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003ed2:	bf06      	itte	eq
 8003ed4:	4610      	moveq	r0, r2
 8003ed6:	4619      	moveq	r1, r3
 8003ed8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003edc:	d019      	beq.n	8003f12 <__aeabi_dmul+0x24a>
 8003ede:	ea94 0f0c 	teq	r4, ip
 8003ee2:	d102      	bne.n	8003eea <__aeabi_dmul+0x222>
 8003ee4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8003ee8:	d113      	bne.n	8003f12 <__aeabi_dmul+0x24a>
 8003eea:	ea95 0f0c 	teq	r5, ip
 8003eee:	d105      	bne.n	8003efc <__aeabi_dmul+0x234>
 8003ef0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8003ef4:	bf1c      	itt	ne
 8003ef6:	4610      	movne	r0, r2
 8003ef8:	4619      	movne	r1, r3
 8003efa:	d10a      	bne.n	8003f12 <__aeabi_dmul+0x24a>
 8003efc:	ea81 0103 	eor.w	r1, r1, r3
 8003f00:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8003f04:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8003f08:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003f0c:	f04f 0000 	mov.w	r0, #0
 8003f10:	bd70      	pop	{r4, r5, r6, pc}
 8003f12:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8003f16:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8003f1a:	bd70      	pop	{r4, r5, r6, pc}

08003f1c <__aeabi_ddiv>:
 8003f1c:	b570      	push	{r4, r5, r6, lr}
 8003f1e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8003f22:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8003f26:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003f2a:	bf1d      	ittte	ne
 8003f2c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003f30:	ea94 0f0c 	teqne	r4, ip
 8003f34:	ea95 0f0c 	teqne	r5, ip
 8003f38:	f000 f8a7 	bleq	800408a <__aeabi_ddiv+0x16e>
 8003f3c:	eba4 0405 	sub.w	r4, r4, r5
 8003f40:	ea81 0e03 	eor.w	lr, r1, r3
 8003f44:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8003f48:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8003f4c:	f000 8088 	beq.w	8004060 <__aeabi_ddiv+0x144>
 8003f50:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8003f54:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8003f58:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8003f5c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8003f60:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8003f64:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8003f68:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8003f6c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8003f70:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8003f74:	429d      	cmp	r5, r3
 8003f76:	bf08      	it	eq
 8003f78:	4296      	cmpeq	r6, r2
 8003f7a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8003f7e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8003f82:	d202      	bcs.n	8003f8a <__aeabi_ddiv+0x6e>
 8003f84:	085b      	lsrs	r3, r3, #1
 8003f86:	ea4f 0232 	mov.w	r2, r2, rrx
 8003f8a:	1ab6      	subs	r6, r6, r2
 8003f8c:	eb65 0503 	sbc.w	r5, r5, r3
 8003f90:	085b      	lsrs	r3, r3, #1
 8003f92:	ea4f 0232 	mov.w	r2, r2, rrx
 8003f96:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8003f9a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8003f9e:	ebb6 0e02 	subs.w	lr, r6, r2
 8003fa2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003fa6:	bf22      	ittt	cs
 8003fa8:	1ab6      	subcs	r6, r6, r2
 8003faa:	4675      	movcs	r5, lr
 8003fac:	ea40 000c 	orrcs.w	r0, r0, ip
 8003fb0:	085b      	lsrs	r3, r3, #1
 8003fb2:	ea4f 0232 	mov.w	r2, r2, rrx
 8003fb6:	ebb6 0e02 	subs.w	lr, r6, r2
 8003fba:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003fbe:	bf22      	ittt	cs
 8003fc0:	1ab6      	subcs	r6, r6, r2
 8003fc2:	4675      	movcs	r5, lr
 8003fc4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8003fc8:	085b      	lsrs	r3, r3, #1
 8003fca:	ea4f 0232 	mov.w	r2, r2, rrx
 8003fce:	ebb6 0e02 	subs.w	lr, r6, r2
 8003fd2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003fd6:	bf22      	ittt	cs
 8003fd8:	1ab6      	subcs	r6, r6, r2
 8003fda:	4675      	movcs	r5, lr
 8003fdc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8003fe0:	085b      	lsrs	r3, r3, #1
 8003fe2:	ea4f 0232 	mov.w	r2, r2, rrx
 8003fe6:	ebb6 0e02 	subs.w	lr, r6, r2
 8003fea:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003fee:	bf22      	ittt	cs
 8003ff0:	1ab6      	subcs	r6, r6, r2
 8003ff2:	4675      	movcs	r5, lr
 8003ff4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8003ff8:	ea55 0e06 	orrs.w	lr, r5, r6
 8003ffc:	d018      	beq.n	8004030 <__aeabi_ddiv+0x114>
 8003ffe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8004002:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8004006:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800400a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800400e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8004012:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004016:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800401a:	d1c0      	bne.n	8003f9e <__aeabi_ddiv+0x82>
 800401c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8004020:	d10b      	bne.n	800403a <__aeabi_ddiv+0x11e>
 8004022:	ea41 0100 	orr.w	r1, r1, r0
 8004026:	f04f 0000 	mov.w	r0, #0
 800402a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800402e:	e7b6      	b.n	8003f9e <__aeabi_ddiv+0x82>
 8004030:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8004034:	bf04      	itt	eq
 8004036:	4301      	orreq	r1, r0
 8004038:	2000      	moveq	r0, #0
 800403a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800403e:	bf88      	it	hi
 8004040:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8004044:	f63f aeaf 	bhi.w	8003da6 <__aeabi_dmul+0xde>
 8004048:	ebb5 0c03 	subs.w	ip, r5, r3
 800404c:	bf04      	itt	eq
 800404e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8004052:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004056:	f150 0000 	adcs.w	r0, r0, #0
 800405a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800405e:	bd70      	pop	{r4, r5, r6, pc}
 8004060:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8004064:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8004068:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800406c:	bfc2      	ittt	gt
 800406e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004072:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004076:	bd70      	popgt	{r4, r5, r6, pc}
 8004078:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800407c:	f04f 0e00 	mov.w	lr, #0
 8004080:	3c01      	subs	r4, #1
 8004082:	e690      	b.n	8003da6 <__aeabi_dmul+0xde>
 8004084:	ea45 0e06 	orr.w	lr, r5, r6
 8004088:	e68d      	b.n	8003da6 <__aeabi_dmul+0xde>
 800408a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800408e:	ea94 0f0c 	teq	r4, ip
 8004092:	bf08      	it	eq
 8004094:	ea95 0f0c 	teqeq	r5, ip
 8004098:	f43f af3b 	beq.w	8003f12 <__aeabi_dmul+0x24a>
 800409c:	ea94 0f0c 	teq	r4, ip
 80040a0:	d10a      	bne.n	80040b8 <__aeabi_ddiv+0x19c>
 80040a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80040a6:	f47f af34 	bne.w	8003f12 <__aeabi_dmul+0x24a>
 80040aa:	ea95 0f0c 	teq	r5, ip
 80040ae:	f47f af25 	bne.w	8003efc <__aeabi_dmul+0x234>
 80040b2:	4610      	mov	r0, r2
 80040b4:	4619      	mov	r1, r3
 80040b6:	e72c      	b.n	8003f12 <__aeabi_dmul+0x24a>
 80040b8:	ea95 0f0c 	teq	r5, ip
 80040bc:	d106      	bne.n	80040cc <__aeabi_ddiv+0x1b0>
 80040be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80040c2:	f43f aefd 	beq.w	8003ec0 <__aeabi_dmul+0x1f8>
 80040c6:	4610      	mov	r0, r2
 80040c8:	4619      	mov	r1, r3
 80040ca:	e722      	b.n	8003f12 <__aeabi_dmul+0x24a>
 80040cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80040d0:	bf18      	it	ne
 80040d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80040d6:	f47f aec5 	bne.w	8003e64 <__aeabi_dmul+0x19c>
 80040da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80040de:	f47f af0d 	bne.w	8003efc <__aeabi_dmul+0x234>
 80040e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80040e6:	f47f aeeb 	bne.w	8003ec0 <__aeabi_dmul+0x1f8>
 80040ea:	e712      	b.n	8003f12 <__aeabi_dmul+0x24a>

080040ec <__gedf2>:
 80040ec:	f04f 3cff 	mov.w	ip, #4294967295
 80040f0:	e006      	b.n	8004100 <__cmpdf2+0x4>
 80040f2:	bf00      	nop

080040f4 <__ledf2>:
 80040f4:	f04f 0c01 	mov.w	ip, #1
 80040f8:	e002      	b.n	8004100 <__cmpdf2+0x4>
 80040fa:	bf00      	nop

080040fc <__cmpdf2>:
 80040fc:	f04f 0c01 	mov.w	ip, #1
 8004100:	f84d cd04 	str.w	ip, [sp, #-4]!
 8004104:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004108:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800410c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004110:	bf18      	it	ne
 8004112:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8004116:	d01b      	beq.n	8004150 <__cmpdf2+0x54>
 8004118:	b001      	add	sp, #4
 800411a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800411e:	bf0c      	ite	eq
 8004120:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8004124:	ea91 0f03 	teqne	r1, r3
 8004128:	bf02      	ittt	eq
 800412a:	ea90 0f02 	teqeq	r0, r2
 800412e:	2000      	moveq	r0, #0
 8004130:	4770      	bxeq	lr
 8004132:	f110 0f00 	cmn.w	r0, #0
 8004136:	ea91 0f03 	teq	r1, r3
 800413a:	bf58      	it	pl
 800413c:	4299      	cmppl	r1, r3
 800413e:	bf08      	it	eq
 8004140:	4290      	cmpeq	r0, r2
 8004142:	bf2c      	ite	cs
 8004144:	17d8      	asrcs	r0, r3, #31
 8004146:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800414a:	f040 0001 	orr.w	r0, r0, #1
 800414e:	4770      	bx	lr
 8004150:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004154:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004158:	d102      	bne.n	8004160 <__cmpdf2+0x64>
 800415a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800415e:	d107      	bne.n	8004170 <__cmpdf2+0x74>
 8004160:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004164:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004168:	d1d6      	bne.n	8004118 <__cmpdf2+0x1c>
 800416a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800416e:	d0d3      	beq.n	8004118 <__cmpdf2+0x1c>
 8004170:	f85d 0b04 	ldr.w	r0, [sp], #4
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop

08004178 <__aeabi_cdrcmple>:
 8004178:	4684      	mov	ip, r0
 800417a:	4610      	mov	r0, r2
 800417c:	4662      	mov	r2, ip
 800417e:	468c      	mov	ip, r1
 8004180:	4619      	mov	r1, r3
 8004182:	4663      	mov	r3, ip
 8004184:	e000      	b.n	8004188 <__aeabi_cdcmpeq>
 8004186:	bf00      	nop

08004188 <__aeabi_cdcmpeq>:
 8004188:	b501      	push	{r0, lr}
 800418a:	f7ff ffb7 	bl	80040fc <__cmpdf2>
 800418e:	2800      	cmp	r0, #0
 8004190:	bf48      	it	mi
 8004192:	f110 0f00 	cmnmi.w	r0, #0
 8004196:	bd01      	pop	{r0, pc}

08004198 <__aeabi_dcmpeq>:
 8004198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800419c:	f7ff fff4 	bl	8004188 <__aeabi_cdcmpeq>
 80041a0:	bf0c      	ite	eq
 80041a2:	2001      	moveq	r0, #1
 80041a4:	2000      	movne	r0, #0
 80041a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80041aa:	bf00      	nop

080041ac <__aeabi_dcmplt>:
 80041ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80041b0:	f7ff ffea 	bl	8004188 <__aeabi_cdcmpeq>
 80041b4:	bf34      	ite	cc
 80041b6:	2001      	movcc	r0, #1
 80041b8:	2000      	movcs	r0, #0
 80041ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80041be:	bf00      	nop

080041c0 <__aeabi_dcmple>:
 80041c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80041c4:	f7ff ffe0 	bl	8004188 <__aeabi_cdcmpeq>
 80041c8:	bf94      	ite	ls
 80041ca:	2001      	movls	r0, #1
 80041cc:	2000      	movhi	r0, #0
 80041ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80041d2:	bf00      	nop

080041d4 <__aeabi_dcmpge>:
 80041d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80041d8:	f7ff ffce 	bl	8004178 <__aeabi_cdrcmple>
 80041dc:	bf94      	ite	ls
 80041de:	2001      	movls	r0, #1
 80041e0:	2000      	movhi	r0, #0
 80041e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80041e6:	bf00      	nop

080041e8 <__aeabi_dcmpgt>:
 80041e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80041ec:	f7ff ffc4 	bl	8004178 <__aeabi_cdrcmple>
 80041f0:	bf34      	ite	cc
 80041f2:	2001      	movcc	r0, #1
 80041f4:	2000      	movcs	r0, #0
 80041f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80041fa:	bf00      	nop

080041fc <__aeabi_dcmpun>:
 80041fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004200:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004204:	d102      	bne.n	800420c <__aeabi_dcmpun+0x10>
 8004206:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800420a:	d10a      	bne.n	8004222 <__aeabi_dcmpun+0x26>
 800420c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004210:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004214:	d102      	bne.n	800421c <__aeabi_dcmpun+0x20>
 8004216:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800421a:	d102      	bne.n	8004222 <__aeabi_dcmpun+0x26>
 800421c:	f04f 0000 	mov.w	r0, #0
 8004220:	4770      	bx	lr
 8004222:	f04f 0001 	mov.w	r0, #1
 8004226:	4770      	bx	lr

08004228 <__aeabi_d2iz>:
 8004228:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800422c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8004230:	d215      	bcs.n	800425e <__aeabi_d2iz+0x36>
 8004232:	d511      	bpl.n	8004258 <__aeabi_d2iz+0x30>
 8004234:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8004238:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800423c:	d912      	bls.n	8004264 <__aeabi_d2iz+0x3c>
 800423e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004242:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004246:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800424a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800424e:	fa23 f002 	lsr.w	r0, r3, r2
 8004252:	bf18      	it	ne
 8004254:	4240      	negne	r0, r0
 8004256:	4770      	bx	lr
 8004258:	f04f 0000 	mov.w	r0, #0
 800425c:	4770      	bx	lr
 800425e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8004262:	d105      	bne.n	8004270 <__aeabi_d2iz+0x48>
 8004264:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8004268:	bf08      	it	eq
 800426a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800426e:	4770      	bx	lr
 8004270:	f04f 0000 	mov.w	r0, #0
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop

08004278 <__aeabi_d2uiz>:
 8004278:	004a      	lsls	r2, r1, #1
 800427a:	d211      	bcs.n	80042a0 <__aeabi_d2uiz+0x28>
 800427c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8004280:	d211      	bcs.n	80042a6 <__aeabi_d2uiz+0x2e>
 8004282:	d50d      	bpl.n	80042a0 <__aeabi_d2uiz+0x28>
 8004284:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8004288:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800428c:	d40e      	bmi.n	80042ac <__aeabi_d2uiz+0x34>
 800428e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004292:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004296:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800429a:	fa23 f002 	lsr.w	r0, r3, r2
 800429e:	4770      	bx	lr
 80042a0:	f04f 0000 	mov.w	r0, #0
 80042a4:	4770      	bx	lr
 80042a6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80042aa:	d102      	bne.n	80042b2 <__aeabi_d2uiz+0x3a>
 80042ac:	f04f 30ff 	mov.w	r0, #4294967295
 80042b0:	4770      	bx	lr
 80042b2:	f04f 0000 	mov.w	r0, #0
 80042b6:	4770      	bx	lr

080042b8 <__aeabi_d2f>:
 80042b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80042bc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80042c0:	bf24      	itt	cs
 80042c2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80042c6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80042ca:	d90d      	bls.n	80042e8 <__aeabi_d2f+0x30>
 80042cc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80042d0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80042d4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80042d8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80042dc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80042e0:	bf08      	it	eq
 80042e2:	f020 0001 	biceq.w	r0, r0, #1
 80042e6:	4770      	bx	lr
 80042e8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80042ec:	d121      	bne.n	8004332 <__aeabi_d2f+0x7a>
 80042ee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80042f2:	bfbc      	itt	lt
 80042f4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80042f8:	4770      	bxlt	lr
 80042fa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80042fe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8004302:	f1c2 0218 	rsb	r2, r2, #24
 8004306:	f1c2 0c20 	rsb	ip, r2, #32
 800430a:	fa10 f30c 	lsls.w	r3, r0, ip
 800430e:	fa20 f002 	lsr.w	r0, r0, r2
 8004312:	bf18      	it	ne
 8004314:	f040 0001 	orrne.w	r0, r0, #1
 8004318:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800431c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8004320:	fa03 fc0c 	lsl.w	ip, r3, ip
 8004324:	ea40 000c 	orr.w	r0, r0, ip
 8004328:	fa23 f302 	lsr.w	r3, r3, r2
 800432c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004330:	e7cc      	b.n	80042cc <__aeabi_d2f+0x14>
 8004332:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8004336:	d107      	bne.n	8004348 <__aeabi_d2f+0x90>
 8004338:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800433c:	bf1e      	ittt	ne
 800433e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8004342:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8004346:	4770      	bxne	lr
 8004348:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 800434c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8004350:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop

08004358 <__aeabi_frsub>:
 8004358:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 800435c:	e002      	b.n	8004364 <__addsf3>
 800435e:	bf00      	nop

08004360 <__aeabi_fsub>:
 8004360:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08004364 <__addsf3>:
 8004364:	0042      	lsls	r2, r0, #1
 8004366:	bf1f      	itttt	ne
 8004368:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800436c:	ea92 0f03 	teqne	r2, r3
 8004370:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8004374:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8004378:	d06a      	beq.n	8004450 <__addsf3+0xec>
 800437a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800437e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8004382:	bfc1      	itttt	gt
 8004384:	18d2      	addgt	r2, r2, r3
 8004386:	4041      	eorgt	r1, r0
 8004388:	4048      	eorgt	r0, r1
 800438a:	4041      	eorgt	r1, r0
 800438c:	bfb8      	it	lt
 800438e:	425b      	neglt	r3, r3
 8004390:	2b19      	cmp	r3, #25
 8004392:	bf88      	it	hi
 8004394:	4770      	bxhi	lr
 8004396:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800439a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800439e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80043a2:	bf18      	it	ne
 80043a4:	4240      	negne	r0, r0
 80043a6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80043aa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80043ae:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80043b2:	bf18      	it	ne
 80043b4:	4249      	negne	r1, r1
 80043b6:	ea92 0f03 	teq	r2, r3
 80043ba:	d03f      	beq.n	800443c <__addsf3+0xd8>
 80043bc:	f1a2 0201 	sub.w	r2, r2, #1
 80043c0:	fa41 fc03 	asr.w	ip, r1, r3
 80043c4:	eb10 000c 	adds.w	r0, r0, ip
 80043c8:	f1c3 0320 	rsb	r3, r3, #32
 80043cc:	fa01 f103 	lsl.w	r1, r1, r3
 80043d0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80043d4:	d502      	bpl.n	80043dc <__addsf3+0x78>
 80043d6:	4249      	negs	r1, r1
 80043d8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80043dc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80043e0:	d313      	bcc.n	800440a <__addsf3+0xa6>
 80043e2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80043e6:	d306      	bcc.n	80043f6 <__addsf3+0x92>
 80043e8:	0840      	lsrs	r0, r0, #1
 80043ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80043ee:	f102 0201 	add.w	r2, r2, #1
 80043f2:	2afe      	cmp	r2, #254	@ 0xfe
 80043f4:	d251      	bcs.n	800449a <__addsf3+0x136>
 80043f6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80043fa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80043fe:	bf08      	it	eq
 8004400:	f020 0001 	biceq.w	r0, r0, #1
 8004404:	ea40 0003 	orr.w	r0, r0, r3
 8004408:	4770      	bx	lr
 800440a:	0049      	lsls	r1, r1, #1
 800440c:	eb40 0000 	adc.w	r0, r0, r0
 8004410:	3a01      	subs	r2, #1
 8004412:	bf28      	it	cs
 8004414:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8004418:	d2ed      	bcs.n	80043f6 <__addsf3+0x92>
 800441a:	fab0 fc80 	clz	ip, r0
 800441e:	f1ac 0c08 	sub.w	ip, ip, #8
 8004422:	ebb2 020c 	subs.w	r2, r2, ip
 8004426:	fa00 f00c 	lsl.w	r0, r0, ip
 800442a:	bfaa      	itet	ge
 800442c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8004430:	4252      	neglt	r2, r2
 8004432:	4318      	orrge	r0, r3
 8004434:	bfbc      	itt	lt
 8004436:	40d0      	lsrlt	r0, r2
 8004438:	4318      	orrlt	r0, r3
 800443a:	4770      	bx	lr
 800443c:	f092 0f00 	teq	r2, #0
 8004440:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8004444:	bf06      	itte	eq
 8004446:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800444a:	3201      	addeq	r2, #1
 800444c:	3b01      	subne	r3, #1
 800444e:	e7b5      	b.n	80043bc <__addsf3+0x58>
 8004450:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8004454:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8004458:	bf18      	it	ne
 800445a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800445e:	d021      	beq.n	80044a4 <__addsf3+0x140>
 8004460:	ea92 0f03 	teq	r2, r3
 8004464:	d004      	beq.n	8004470 <__addsf3+0x10c>
 8004466:	f092 0f00 	teq	r2, #0
 800446a:	bf08      	it	eq
 800446c:	4608      	moveq	r0, r1
 800446e:	4770      	bx	lr
 8004470:	ea90 0f01 	teq	r0, r1
 8004474:	bf1c      	itt	ne
 8004476:	2000      	movne	r0, #0
 8004478:	4770      	bxne	lr
 800447a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800447e:	d104      	bne.n	800448a <__addsf3+0x126>
 8004480:	0040      	lsls	r0, r0, #1
 8004482:	bf28      	it	cs
 8004484:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8004488:	4770      	bx	lr
 800448a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800448e:	bf3c      	itt	cc
 8004490:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8004494:	4770      	bxcc	lr
 8004496:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800449a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800449e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80044a2:	4770      	bx	lr
 80044a4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80044a8:	bf16      	itet	ne
 80044aa:	4608      	movne	r0, r1
 80044ac:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80044b0:	4601      	movne	r1, r0
 80044b2:	0242      	lsls	r2, r0, #9
 80044b4:	bf06      	itte	eq
 80044b6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80044ba:	ea90 0f01 	teqeq	r0, r1
 80044be:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80044c2:	4770      	bx	lr

080044c4 <__aeabi_ui2f>:
 80044c4:	f04f 0300 	mov.w	r3, #0
 80044c8:	e004      	b.n	80044d4 <__aeabi_i2f+0x8>
 80044ca:	bf00      	nop

080044cc <__aeabi_i2f>:
 80044cc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80044d0:	bf48      	it	mi
 80044d2:	4240      	negmi	r0, r0
 80044d4:	ea5f 0c00 	movs.w	ip, r0
 80044d8:	bf08      	it	eq
 80044da:	4770      	bxeq	lr
 80044dc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80044e0:	4601      	mov	r1, r0
 80044e2:	f04f 0000 	mov.w	r0, #0
 80044e6:	e01c      	b.n	8004522 <__aeabi_l2f+0x2a>

080044e8 <__aeabi_ul2f>:
 80044e8:	ea50 0201 	orrs.w	r2, r0, r1
 80044ec:	bf08      	it	eq
 80044ee:	4770      	bxeq	lr
 80044f0:	f04f 0300 	mov.w	r3, #0
 80044f4:	e00a      	b.n	800450c <__aeabi_l2f+0x14>
 80044f6:	bf00      	nop

080044f8 <__aeabi_l2f>:
 80044f8:	ea50 0201 	orrs.w	r2, r0, r1
 80044fc:	bf08      	it	eq
 80044fe:	4770      	bxeq	lr
 8004500:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8004504:	d502      	bpl.n	800450c <__aeabi_l2f+0x14>
 8004506:	4240      	negs	r0, r0
 8004508:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800450c:	ea5f 0c01 	movs.w	ip, r1
 8004510:	bf02      	ittt	eq
 8004512:	4684      	moveq	ip, r0
 8004514:	4601      	moveq	r1, r0
 8004516:	2000      	moveq	r0, #0
 8004518:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 800451c:	bf08      	it	eq
 800451e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8004522:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8004526:	fabc f28c 	clz	r2, ip
 800452a:	3a08      	subs	r2, #8
 800452c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8004530:	db10      	blt.n	8004554 <__aeabi_l2f+0x5c>
 8004532:	fa01 fc02 	lsl.w	ip, r1, r2
 8004536:	4463      	add	r3, ip
 8004538:	fa00 fc02 	lsl.w	ip, r0, r2
 800453c:	f1c2 0220 	rsb	r2, r2, #32
 8004540:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8004544:	fa20 f202 	lsr.w	r2, r0, r2
 8004548:	eb43 0002 	adc.w	r0, r3, r2
 800454c:	bf08      	it	eq
 800454e:	f020 0001 	biceq.w	r0, r0, #1
 8004552:	4770      	bx	lr
 8004554:	f102 0220 	add.w	r2, r2, #32
 8004558:	fa01 fc02 	lsl.w	ip, r1, r2
 800455c:	f1c2 0220 	rsb	r2, r2, #32
 8004560:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8004564:	fa21 f202 	lsr.w	r2, r1, r2
 8004568:	eb43 0002 	adc.w	r0, r3, r2
 800456c:	bf08      	it	eq
 800456e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8004572:	4770      	bx	lr

08004574 <__aeabi_fmul>:
 8004574:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8004578:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800457c:	bf1e      	ittt	ne
 800457e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8004582:	ea92 0f0c 	teqne	r2, ip
 8004586:	ea93 0f0c 	teqne	r3, ip
 800458a:	d06f      	beq.n	800466c <__aeabi_fmul+0xf8>
 800458c:	441a      	add	r2, r3
 800458e:	ea80 0c01 	eor.w	ip, r0, r1
 8004592:	0240      	lsls	r0, r0, #9
 8004594:	bf18      	it	ne
 8004596:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800459a:	d01e      	beq.n	80045da <__aeabi_fmul+0x66>
 800459c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80045a0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80045a4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80045a8:	fba0 3101 	umull	r3, r1, r0, r1
 80045ac:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80045b0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80045b4:	bf3e      	ittt	cc
 80045b6:	0049      	lslcc	r1, r1, #1
 80045b8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80045bc:	005b      	lslcc	r3, r3, #1
 80045be:	ea40 0001 	orr.w	r0, r0, r1
 80045c2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80045c6:	2afd      	cmp	r2, #253	@ 0xfd
 80045c8:	d81d      	bhi.n	8004606 <__aeabi_fmul+0x92>
 80045ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045ce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80045d2:	bf08      	it	eq
 80045d4:	f020 0001 	biceq.w	r0, r0, #1
 80045d8:	4770      	bx	lr
 80045da:	f090 0f00 	teq	r0, #0
 80045de:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80045e2:	bf08      	it	eq
 80045e4:	0249      	lsleq	r1, r1, #9
 80045e6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80045ea:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80045ee:	3a7f      	subs	r2, #127	@ 0x7f
 80045f0:	bfc2      	ittt	gt
 80045f2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80045f6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80045fa:	4770      	bxgt	lr
 80045fc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8004600:	f04f 0300 	mov.w	r3, #0
 8004604:	3a01      	subs	r2, #1
 8004606:	dc5d      	bgt.n	80046c4 <__aeabi_fmul+0x150>
 8004608:	f112 0f19 	cmn.w	r2, #25
 800460c:	bfdc      	itt	le
 800460e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8004612:	4770      	bxle	lr
 8004614:	f1c2 0200 	rsb	r2, r2, #0
 8004618:	0041      	lsls	r1, r0, #1
 800461a:	fa21 f102 	lsr.w	r1, r1, r2
 800461e:	f1c2 0220 	rsb	r2, r2, #32
 8004622:	fa00 fc02 	lsl.w	ip, r0, r2
 8004626:	ea5f 0031 	movs.w	r0, r1, rrx
 800462a:	f140 0000 	adc.w	r0, r0, #0
 800462e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8004632:	bf08      	it	eq
 8004634:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8004638:	4770      	bx	lr
 800463a:	f092 0f00 	teq	r2, #0
 800463e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8004642:	bf02      	ittt	eq
 8004644:	0040      	lsleq	r0, r0, #1
 8004646:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800464a:	3a01      	subeq	r2, #1
 800464c:	d0f9      	beq.n	8004642 <__aeabi_fmul+0xce>
 800464e:	ea40 000c 	orr.w	r0, r0, ip
 8004652:	f093 0f00 	teq	r3, #0
 8004656:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800465a:	bf02      	ittt	eq
 800465c:	0049      	lsleq	r1, r1, #1
 800465e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8004662:	3b01      	subeq	r3, #1
 8004664:	d0f9      	beq.n	800465a <__aeabi_fmul+0xe6>
 8004666:	ea41 010c 	orr.w	r1, r1, ip
 800466a:	e78f      	b.n	800458c <__aeabi_fmul+0x18>
 800466c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8004670:	ea92 0f0c 	teq	r2, ip
 8004674:	bf18      	it	ne
 8004676:	ea93 0f0c 	teqne	r3, ip
 800467a:	d00a      	beq.n	8004692 <__aeabi_fmul+0x11e>
 800467c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8004680:	bf18      	it	ne
 8004682:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8004686:	d1d8      	bne.n	800463a <__aeabi_fmul+0xc6>
 8004688:	ea80 0001 	eor.w	r0, r0, r1
 800468c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8004690:	4770      	bx	lr
 8004692:	f090 0f00 	teq	r0, #0
 8004696:	bf17      	itett	ne
 8004698:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 800469c:	4608      	moveq	r0, r1
 800469e:	f091 0f00 	teqne	r1, #0
 80046a2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80046a6:	d014      	beq.n	80046d2 <__aeabi_fmul+0x15e>
 80046a8:	ea92 0f0c 	teq	r2, ip
 80046ac:	d101      	bne.n	80046b2 <__aeabi_fmul+0x13e>
 80046ae:	0242      	lsls	r2, r0, #9
 80046b0:	d10f      	bne.n	80046d2 <__aeabi_fmul+0x15e>
 80046b2:	ea93 0f0c 	teq	r3, ip
 80046b6:	d103      	bne.n	80046c0 <__aeabi_fmul+0x14c>
 80046b8:	024b      	lsls	r3, r1, #9
 80046ba:	bf18      	it	ne
 80046bc:	4608      	movne	r0, r1
 80046be:	d108      	bne.n	80046d2 <__aeabi_fmul+0x15e>
 80046c0:	ea80 0001 	eor.w	r0, r0, r1
 80046c4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80046c8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80046cc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80046d0:	4770      	bx	lr
 80046d2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80046d6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80046da:	4770      	bx	lr

080046dc <__aeabi_fdiv>:
 80046dc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80046e0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80046e4:	bf1e      	ittt	ne
 80046e6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80046ea:	ea92 0f0c 	teqne	r2, ip
 80046ee:	ea93 0f0c 	teqne	r3, ip
 80046f2:	d069      	beq.n	80047c8 <__aeabi_fdiv+0xec>
 80046f4:	eba2 0203 	sub.w	r2, r2, r3
 80046f8:	ea80 0c01 	eor.w	ip, r0, r1
 80046fc:	0249      	lsls	r1, r1, #9
 80046fe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8004702:	d037      	beq.n	8004774 <__aeabi_fdiv+0x98>
 8004704:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004708:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 800470c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8004710:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8004714:	428b      	cmp	r3, r1
 8004716:	bf38      	it	cc
 8004718:	005b      	lslcc	r3, r3, #1
 800471a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 800471e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8004722:	428b      	cmp	r3, r1
 8004724:	bf24      	itt	cs
 8004726:	1a5b      	subcs	r3, r3, r1
 8004728:	ea40 000c 	orrcs.w	r0, r0, ip
 800472c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8004730:	bf24      	itt	cs
 8004732:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8004736:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800473a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800473e:	bf24      	itt	cs
 8004740:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8004744:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8004748:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800474c:	bf24      	itt	cs
 800474e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8004752:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8004756:	011b      	lsls	r3, r3, #4
 8004758:	bf18      	it	ne
 800475a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800475e:	d1e0      	bne.n	8004722 <__aeabi_fdiv+0x46>
 8004760:	2afd      	cmp	r2, #253	@ 0xfd
 8004762:	f63f af50 	bhi.w	8004606 <__aeabi_fmul+0x92>
 8004766:	428b      	cmp	r3, r1
 8004768:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800476c:	bf08      	it	eq
 800476e:	f020 0001 	biceq.w	r0, r0, #1
 8004772:	4770      	bx	lr
 8004774:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8004778:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800477c:	327f      	adds	r2, #127	@ 0x7f
 800477e:	bfc2      	ittt	gt
 8004780:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8004784:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8004788:	4770      	bxgt	lr
 800478a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800478e:	f04f 0300 	mov.w	r3, #0
 8004792:	3a01      	subs	r2, #1
 8004794:	e737      	b.n	8004606 <__aeabi_fmul+0x92>
 8004796:	f092 0f00 	teq	r2, #0
 800479a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800479e:	bf02      	ittt	eq
 80047a0:	0040      	lsleq	r0, r0, #1
 80047a2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80047a6:	3a01      	subeq	r2, #1
 80047a8:	d0f9      	beq.n	800479e <__aeabi_fdiv+0xc2>
 80047aa:	ea40 000c 	orr.w	r0, r0, ip
 80047ae:	f093 0f00 	teq	r3, #0
 80047b2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80047b6:	bf02      	ittt	eq
 80047b8:	0049      	lsleq	r1, r1, #1
 80047ba:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80047be:	3b01      	subeq	r3, #1
 80047c0:	d0f9      	beq.n	80047b6 <__aeabi_fdiv+0xda>
 80047c2:	ea41 010c 	orr.w	r1, r1, ip
 80047c6:	e795      	b.n	80046f4 <__aeabi_fdiv+0x18>
 80047c8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80047cc:	ea92 0f0c 	teq	r2, ip
 80047d0:	d108      	bne.n	80047e4 <__aeabi_fdiv+0x108>
 80047d2:	0242      	lsls	r2, r0, #9
 80047d4:	f47f af7d 	bne.w	80046d2 <__aeabi_fmul+0x15e>
 80047d8:	ea93 0f0c 	teq	r3, ip
 80047dc:	f47f af70 	bne.w	80046c0 <__aeabi_fmul+0x14c>
 80047e0:	4608      	mov	r0, r1
 80047e2:	e776      	b.n	80046d2 <__aeabi_fmul+0x15e>
 80047e4:	ea93 0f0c 	teq	r3, ip
 80047e8:	d104      	bne.n	80047f4 <__aeabi_fdiv+0x118>
 80047ea:	024b      	lsls	r3, r1, #9
 80047ec:	f43f af4c 	beq.w	8004688 <__aeabi_fmul+0x114>
 80047f0:	4608      	mov	r0, r1
 80047f2:	e76e      	b.n	80046d2 <__aeabi_fmul+0x15e>
 80047f4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80047f8:	bf18      	it	ne
 80047fa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80047fe:	d1ca      	bne.n	8004796 <__aeabi_fdiv+0xba>
 8004800:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8004804:	f47f af5c 	bne.w	80046c0 <__aeabi_fmul+0x14c>
 8004808:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800480c:	f47f af3c 	bne.w	8004688 <__aeabi_fmul+0x114>
 8004810:	e75f      	b.n	80046d2 <__aeabi_fmul+0x15e>
 8004812:	bf00      	nop

08004814 <__aeabi_f2iz>:
 8004814:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8004818:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800481c:	d30f      	bcc.n	800483e <__aeabi_f2iz+0x2a>
 800481e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8004822:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8004826:	d90d      	bls.n	8004844 <__aeabi_f2iz+0x30>
 8004828:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800482c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004830:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8004834:	fa23 f002 	lsr.w	r0, r3, r2
 8004838:	bf18      	it	ne
 800483a:	4240      	negne	r0, r0
 800483c:	4770      	bx	lr
 800483e:	f04f 0000 	mov.w	r0, #0
 8004842:	4770      	bx	lr
 8004844:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8004848:	d101      	bne.n	800484e <__aeabi_f2iz+0x3a>
 800484a:	0242      	lsls	r2, r0, #9
 800484c:	d105      	bne.n	800485a <__aeabi_f2iz+0x46>
 800484e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8004852:	bf08      	it	eq
 8004854:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8004858:	4770      	bx	lr
 800485a:	f04f 0000 	mov.w	r0, #0
 800485e:	4770      	bx	lr

08004860 <__aeabi_f2uiz>:
 8004860:	0042      	lsls	r2, r0, #1
 8004862:	d20e      	bcs.n	8004882 <__aeabi_f2uiz+0x22>
 8004864:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8004868:	d30b      	bcc.n	8004882 <__aeabi_f2uiz+0x22>
 800486a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800486e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8004872:	d409      	bmi.n	8004888 <__aeabi_f2uiz+0x28>
 8004874:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8004878:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800487c:	fa23 f002 	lsr.w	r0, r3, r2
 8004880:	4770      	bx	lr
 8004882:	f04f 0000 	mov.w	r0, #0
 8004886:	4770      	bx	lr
 8004888:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800488c:	d101      	bne.n	8004892 <__aeabi_f2uiz+0x32>
 800488e:	0242      	lsls	r2, r0, #9
 8004890:	d102      	bne.n	8004898 <__aeabi_f2uiz+0x38>
 8004892:	f04f 30ff 	mov.w	r0, #4294967295
 8004896:	4770      	bx	lr
 8004898:	f04f 0000 	mov.w	r0, #0
 800489c:	4770      	bx	lr
 800489e:	bf00      	nop

080048a0 <__aeabi_uldivmod>:
 80048a0:	b953      	cbnz	r3, 80048b8 <__aeabi_uldivmod+0x18>
 80048a2:	b94a      	cbnz	r2, 80048b8 <__aeabi_uldivmod+0x18>
 80048a4:	2900      	cmp	r1, #0
 80048a6:	bf08      	it	eq
 80048a8:	2800      	cmpeq	r0, #0
 80048aa:	bf1c      	itt	ne
 80048ac:	f04f 31ff 	movne.w	r1, #4294967295
 80048b0:	f04f 30ff 	movne.w	r0, #4294967295
 80048b4:	f000 b98c 	b.w	8004bd0 <__aeabi_idiv0>
 80048b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80048bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80048c0:	f000 f806 	bl	80048d0 <__udivmoddi4>
 80048c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80048c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80048cc:	b004      	add	sp, #16
 80048ce:	4770      	bx	lr

080048d0 <__udivmoddi4>:
 80048d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048d4:	9d08      	ldr	r5, [sp, #32]
 80048d6:	468e      	mov	lr, r1
 80048d8:	4604      	mov	r4, r0
 80048da:	4688      	mov	r8, r1
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d14a      	bne.n	8004976 <__udivmoddi4+0xa6>
 80048e0:	428a      	cmp	r2, r1
 80048e2:	4617      	mov	r7, r2
 80048e4:	d962      	bls.n	80049ac <__udivmoddi4+0xdc>
 80048e6:	fab2 f682 	clz	r6, r2
 80048ea:	b14e      	cbz	r6, 8004900 <__udivmoddi4+0x30>
 80048ec:	f1c6 0320 	rsb	r3, r6, #32
 80048f0:	fa01 f806 	lsl.w	r8, r1, r6
 80048f4:	fa20 f303 	lsr.w	r3, r0, r3
 80048f8:	40b7      	lsls	r7, r6
 80048fa:	ea43 0808 	orr.w	r8, r3, r8
 80048fe:	40b4      	lsls	r4, r6
 8004900:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8004904:	fbb8 f1fe 	udiv	r1, r8, lr
 8004908:	fa1f fc87 	uxth.w	ip, r7
 800490c:	fb0e 8811 	mls	r8, lr, r1, r8
 8004910:	fb01 f20c 	mul.w	r2, r1, ip
 8004914:	0c23      	lsrs	r3, r4, #16
 8004916:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800491a:	429a      	cmp	r2, r3
 800491c:	d909      	bls.n	8004932 <__udivmoddi4+0x62>
 800491e:	18fb      	adds	r3, r7, r3
 8004920:	f101 30ff 	add.w	r0, r1, #4294967295
 8004924:	f080 80eb 	bcs.w	8004afe <__udivmoddi4+0x22e>
 8004928:	429a      	cmp	r2, r3
 800492a:	f240 80e8 	bls.w	8004afe <__udivmoddi4+0x22e>
 800492e:	3902      	subs	r1, #2
 8004930:	443b      	add	r3, r7
 8004932:	1a9a      	subs	r2, r3, r2
 8004934:	fbb2 f0fe 	udiv	r0, r2, lr
 8004938:	fb0e 2210 	mls	r2, lr, r0, r2
 800493c:	fb00 fc0c 	mul.w	ip, r0, ip
 8004940:	b2a3      	uxth	r3, r4
 8004942:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004946:	459c      	cmp	ip, r3
 8004948:	d909      	bls.n	800495e <__udivmoddi4+0x8e>
 800494a:	18fb      	adds	r3, r7, r3
 800494c:	f100 32ff 	add.w	r2, r0, #4294967295
 8004950:	f080 80d7 	bcs.w	8004b02 <__udivmoddi4+0x232>
 8004954:	459c      	cmp	ip, r3
 8004956:	f240 80d4 	bls.w	8004b02 <__udivmoddi4+0x232>
 800495a:	443b      	add	r3, r7
 800495c:	3802      	subs	r0, #2
 800495e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8004962:	2100      	movs	r1, #0
 8004964:	eba3 030c 	sub.w	r3, r3, ip
 8004968:	b11d      	cbz	r5, 8004972 <__udivmoddi4+0xa2>
 800496a:	2200      	movs	r2, #0
 800496c:	40f3      	lsrs	r3, r6
 800496e:	e9c5 3200 	strd	r3, r2, [r5]
 8004972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004976:	428b      	cmp	r3, r1
 8004978:	d905      	bls.n	8004986 <__udivmoddi4+0xb6>
 800497a:	b10d      	cbz	r5, 8004980 <__udivmoddi4+0xb0>
 800497c:	e9c5 0100 	strd	r0, r1, [r5]
 8004980:	2100      	movs	r1, #0
 8004982:	4608      	mov	r0, r1
 8004984:	e7f5      	b.n	8004972 <__udivmoddi4+0xa2>
 8004986:	fab3 f183 	clz	r1, r3
 800498a:	2900      	cmp	r1, #0
 800498c:	d146      	bne.n	8004a1c <__udivmoddi4+0x14c>
 800498e:	4573      	cmp	r3, lr
 8004990:	d302      	bcc.n	8004998 <__udivmoddi4+0xc8>
 8004992:	4282      	cmp	r2, r0
 8004994:	f200 8108 	bhi.w	8004ba8 <__udivmoddi4+0x2d8>
 8004998:	1a84      	subs	r4, r0, r2
 800499a:	eb6e 0203 	sbc.w	r2, lr, r3
 800499e:	2001      	movs	r0, #1
 80049a0:	4690      	mov	r8, r2
 80049a2:	2d00      	cmp	r5, #0
 80049a4:	d0e5      	beq.n	8004972 <__udivmoddi4+0xa2>
 80049a6:	e9c5 4800 	strd	r4, r8, [r5]
 80049aa:	e7e2      	b.n	8004972 <__udivmoddi4+0xa2>
 80049ac:	2a00      	cmp	r2, #0
 80049ae:	f000 8091 	beq.w	8004ad4 <__udivmoddi4+0x204>
 80049b2:	fab2 f682 	clz	r6, r2
 80049b6:	2e00      	cmp	r6, #0
 80049b8:	f040 80a5 	bne.w	8004b06 <__udivmoddi4+0x236>
 80049bc:	1a8a      	subs	r2, r1, r2
 80049be:	2101      	movs	r1, #1
 80049c0:	0c03      	lsrs	r3, r0, #16
 80049c2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80049c6:	b280      	uxth	r0, r0
 80049c8:	b2bc      	uxth	r4, r7
 80049ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80049ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80049d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80049d6:	fb04 f20c 	mul.w	r2, r4, ip
 80049da:	429a      	cmp	r2, r3
 80049dc:	d907      	bls.n	80049ee <__udivmoddi4+0x11e>
 80049de:	18fb      	adds	r3, r7, r3
 80049e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80049e4:	d202      	bcs.n	80049ec <__udivmoddi4+0x11c>
 80049e6:	429a      	cmp	r2, r3
 80049e8:	f200 80e3 	bhi.w	8004bb2 <__udivmoddi4+0x2e2>
 80049ec:	46c4      	mov	ip, r8
 80049ee:	1a9b      	subs	r3, r3, r2
 80049f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80049f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80049f8:	fb02 f404 	mul.w	r4, r2, r4
 80049fc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8004a00:	429c      	cmp	r4, r3
 8004a02:	d907      	bls.n	8004a14 <__udivmoddi4+0x144>
 8004a04:	18fb      	adds	r3, r7, r3
 8004a06:	f102 30ff 	add.w	r0, r2, #4294967295
 8004a0a:	d202      	bcs.n	8004a12 <__udivmoddi4+0x142>
 8004a0c:	429c      	cmp	r4, r3
 8004a0e:	f200 80cd 	bhi.w	8004bac <__udivmoddi4+0x2dc>
 8004a12:	4602      	mov	r2, r0
 8004a14:	1b1b      	subs	r3, r3, r4
 8004a16:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8004a1a:	e7a5      	b.n	8004968 <__udivmoddi4+0x98>
 8004a1c:	f1c1 0620 	rsb	r6, r1, #32
 8004a20:	408b      	lsls	r3, r1
 8004a22:	fa22 f706 	lsr.w	r7, r2, r6
 8004a26:	431f      	orrs	r7, r3
 8004a28:	fa2e fa06 	lsr.w	sl, lr, r6
 8004a2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8004a30:	fbba f8f9 	udiv	r8, sl, r9
 8004a34:	fa0e fe01 	lsl.w	lr, lr, r1
 8004a38:	fa20 f306 	lsr.w	r3, r0, r6
 8004a3c:	fb09 aa18 	mls	sl, r9, r8, sl
 8004a40:	fa1f fc87 	uxth.w	ip, r7
 8004a44:	ea43 030e 	orr.w	r3, r3, lr
 8004a48:	fa00 fe01 	lsl.w	lr, r0, r1
 8004a4c:	fb08 f00c 	mul.w	r0, r8, ip
 8004a50:	0c1c      	lsrs	r4, r3, #16
 8004a52:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8004a56:	42a0      	cmp	r0, r4
 8004a58:	fa02 f201 	lsl.w	r2, r2, r1
 8004a5c:	d90a      	bls.n	8004a74 <__udivmoddi4+0x1a4>
 8004a5e:	193c      	adds	r4, r7, r4
 8004a60:	f108 3aff 	add.w	sl, r8, #4294967295
 8004a64:	f080 809e 	bcs.w	8004ba4 <__udivmoddi4+0x2d4>
 8004a68:	42a0      	cmp	r0, r4
 8004a6a:	f240 809b 	bls.w	8004ba4 <__udivmoddi4+0x2d4>
 8004a6e:	f1a8 0802 	sub.w	r8, r8, #2
 8004a72:	443c      	add	r4, r7
 8004a74:	1a24      	subs	r4, r4, r0
 8004a76:	b298      	uxth	r0, r3
 8004a78:	fbb4 f3f9 	udiv	r3, r4, r9
 8004a7c:	fb09 4413 	mls	r4, r9, r3, r4
 8004a80:	fb03 fc0c 	mul.w	ip, r3, ip
 8004a84:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8004a88:	45a4      	cmp	ip, r4
 8004a8a:	d909      	bls.n	8004aa0 <__udivmoddi4+0x1d0>
 8004a8c:	193c      	adds	r4, r7, r4
 8004a8e:	f103 30ff 	add.w	r0, r3, #4294967295
 8004a92:	f080 8085 	bcs.w	8004ba0 <__udivmoddi4+0x2d0>
 8004a96:	45a4      	cmp	ip, r4
 8004a98:	f240 8082 	bls.w	8004ba0 <__udivmoddi4+0x2d0>
 8004a9c:	3b02      	subs	r3, #2
 8004a9e:	443c      	add	r4, r7
 8004aa0:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8004aa4:	eba4 040c 	sub.w	r4, r4, ip
 8004aa8:	fba0 8c02 	umull	r8, ip, r0, r2
 8004aac:	4564      	cmp	r4, ip
 8004aae:	4643      	mov	r3, r8
 8004ab0:	46e1      	mov	r9, ip
 8004ab2:	d364      	bcc.n	8004b7e <__udivmoddi4+0x2ae>
 8004ab4:	d061      	beq.n	8004b7a <__udivmoddi4+0x2aa>
 8004ab6:	b15d      	cbz	r5, 8004ad0 <__udivmoddi4+0x200>
 8004ab8:	ebbe 0203 	subs.w	r2, lr, r3
 8004abc:	eb64 0409 	sbc.w	r4, r4, r9
 8004ac0:	fa04 f606 	lsl.w	r6, r4, r6
 8004ac4:	fa22 f301 	lsr.w	r3, r2, r1
 8004ac8:	431e      	orrs	r6, r3
 8004aca:	40cc      	lsrs	r4, r1
 8004acc:	e9c5 6400 	strd	r6, r4, [r5]
 8004ad0:	2100      	movs	r1, #0
 8004ad2:	e74e      	b.n	8004972 <__udivmoddi4+0xa2>
 8004ad4:	fbb1 fcf2 	udiv	ip, r1, r2
 8004ad8:	0c01      	lsrs	r1, r0, #16
 8004ada:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8004ade:	b280      	uxth	r0, r0
 8004ae0:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8004ae4:	463b      	mov	r3, r7
 8004ae6:	fbb1 f1f7 	udiv	r1, r1, r7
 8004aea:	4638      	mov	r0, r7
 8004aec:	463c      	mov	r4, r7
 8004aee:	46b8      	mov	r8, r7
 8004af0:	46be      	mov	lr, r7
 8004af2:	2620      	movs	r6, #32
 8004af4:	eba2 0208 	sub.w	r2, r2, r8
 8004af8:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8004afc:	e765      	b.n	80049ca <__udivmoddi4+0xfa>
 8004afe:	4601      	mov	r1, r0
 8004b00:	e717      	b.n	8004932 <__udivmoddi4+0x62>
 8004b02:	4610      	mov	r0, r2
 8004b04:	e72b      	b.n	800495e <__udivmoddi4+0x8e>
 8004b06:	f1c6 0120 	rsb	r1, r6, #32
 8004b0a:	fa2e fc01 	lsr.w	ip, lr, r1
 8004b0e:	40b7      	lsls	r7, r6
 8004b10:	fa0e fe06 	lsl.w	lr, lr, r6
 8004b14:	fa20 f101 	lsr.w	r1, r0, r1
 8004b18:	ea41 010e 	orr.w	r1, r1, lr
 8004b1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8004b20:	fbbc f8fe 	udiv	r8, ip, lr
 8004b24:	b2bc      	uxth	r4, r7
 8004b26:	fb0e cc18 	mls	ip, lr, r8, ip
 8004b2a:	fb08 f904 	mul.w	r9, r8, r4
 8004b2e:	0c0a      	lsrs	r2, r1, #16
 8004b30:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8004b34:	40b0      	lsls	r0, r6
 8004b36:	4591      	cmp	r9, r2
 8004b38:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8004b3c:	b280      	uxth	r0, r0
 8004b3e:	d93e      	bls.n	8004bbe <__udivmoddi4+0x2ee>
 8004b40:	18ba      	adds	r2, r7, r2
 8004b42:	f108 3cff 	add.w	ip, r8, #4294967295
 8004b46:	d201      	bcs.n	8004b4c <__udivmoddi4+0x27c>
 8004b48:	4591      	cmp	r9, r2
 8004b4a:	d81f      	bhi.n	8004b8c <__udivmoddi4+0x2bc>
 8004b4c:	eba2 0209 	sub.w	r2, r2, r9
 8004b50:	fbb2 f9fe 	udiv	r9, r2, lr
 8004b54:	fb09 f804 	mul.w	r8, r9, r4
 8004b58:	fb0e 2a19 	mls	sl, lr, r9, r2
 8004b5c:	b28a      	uxth	r2, r1
 8004b5e:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8004b62:	4542      	cmp	r2, r8
 8004b64:	d229      	bcs.n	8004bba <__udivmoddi4+0x2ea>
 8004b66:	18ba      	adds	r2, r7, r2
 8004b68:	f109 31ff 	add.w	r1, r9, #4294967295
 8004b6c:	d2c2      	bcs.n	8004af4 <__udivmoddi4+0x224>
 8004b6e:	4542      	cmp	r2, r8
 8004b70:	d2c0      	bcs.n	8004af4 <__udivmoddi4+0x224>
 8004b72:	f1a9 0102 	sub.w	r1, r9, #2
 8004b76:	443a      	add	r2, r7
 8004b78:	e7bc      	b.n	8004af4 <__udivmoddi4+0x224>
 8004b7a:	45c6      	cmp	lr, r8
 8004b7c:	d29b      	bcs.n	8004ab6 <__udivmoddi4+0x1e6>
 8004b7e:	ebb8 0302 	subs.w	r3, r8, r2
 8004b82:	eb6c 0c07 	sbc.w	ip, ip, r7
 8004b86:	3801      	subs	r0, #1
 8004b88:	46e1      	mov	r9, ip
 8004b8a:	e794      	b.n	8004ab6 <__udivmoddi4+0x1e6>
 8004b8c:	eba7 0909 	sub.w	r9, r7, r9
 8004b90:	444a      	add	r2, r9
 8004b92:	fbb2 f9fe 	udiv	r9, r2, lr
 8004b96:	f1a8 0c02 	sub.w	ip, r8, #2
 8004b9a:	fb09 f804 	mul.w	r8, r9, r4
 8004b9e:	e7db      	b.n	8004b58 <__udivmoddi4+0x288>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	e77d      	b.n	8004aa0 <__udivmoddi4+0x1d0>
 8004ba4:	46d0      	mov	r8, sl
 8004ba6:	e765      	b.n	8004a74 <__udivmoddi4+0x1a4>
 8004ba8:	4608      	mov	r0, r1
 8004baa:	e6fa      	b.n	80049a2 <__udivmoddi4+0xd2>
 8004bac:	443b      	add	r3, r7
 8004bae:	3a02      	subs	r2, #2
 8004bb0:	e730      	b.n	8004a14 <__udivmoddi4+0x144>
 8004bb2:	f1ac 0c02 	sub.w	ip, ip, #2
 8004bb6:	443b      	add	r3, r7
 8004bb8:	e719      	b.n	80049ee <__udivmoddi4+0x11e>
 8004bba:	4649      	mov	r1, r9
 8004bbc:	e79a      	b.n	8004af4 <__udivmoddi4+0x224>
 8004bbe:	eba2 0209 	sub.w	r2, r2, r9
 8004bc2:	fbb2 f9fe 	udiv	r9, r2, lr
 8004bc6:	46c4      	mov	ip, r8
 8004bc8:	fb09 f804 	mul.w	r8, r9, r4
 8004bcc:	e7c4      	b.n	8004b58 <__udivmoddi4+0x288>
 8004bce:	bf00      	nop

08004bd0 <__aeabi_idiv0>:
 8004bd0:	4770      	bx	lr
 8004bd2:	bf00      	nop

08004bd4 <adl_getData>:
 * Get / Set Handles
 *----------------------------------------------------------------------------*/

void adl_getData(uint8_t *slaveAddress, uint16_t *startAddress,
		uint16_t *result16, uint32_t *result32)
{
 8004bd4:	b530      	push	{r4, r5, lr}
	ADL_t *obj;

	switch (*slaveAddress)
 8004bd6:	7800      	ldrb	r0, [r0, #0]
 8004bd8:	2801      	cmp	r0, #1
 8004bda:	d127      	bne.n	8004c2c <adl_getData+0x58>

	default:
		return;
	}

	if (*startAddress == ADL_MODEL_NUMBER)
 8004bdc:	f24f 0409 	movw	r4, #61449	@ 0xf009
 8004be0:	8808      	ldrh	r0, [r1, #0]
 8004be2:	42a0      	cmp	r0, r4
 8004be4:	d105      	bne.n	8004bf2 <adl_getData+0x1e>
	{
		if ((*(((uint8_t*) result32) + 3) == 'A') && (result32 != NULL))
 8004be6:	78dc      	ldrb	r4, [r3, #3]
 8004be8:	2c41      	cmp	r4, #65	@ 0x41
		{
			obj->modelNumber = (*((uint8_t*) result32));
 8004bea:	bf02      	ittt	eq
 8004bec:	781d      	ldrbeq	r5, [r3, #0]
 8004bee:	4c2e      	ldreq	r4, [pc, #184]	@ (8004ca8 <adl_getData+0xd4>)
 8004bf0:	7065      	strbeq	r5, [r4, #1]
		}
	}

	if(singlePhaseMeter){
 8004bf2:	4c2e      	ldr	r4, [pc, #184]	@ (8004cac <adl_getData+0xd8>)
 8004bf4:	7824      	ldrb	r4, [r4, #0]
 8004bf6:	b17c      	cbz	r4, 8004c18 <adl_getData+0x44>
		switch (*startAddress)
 8004bf8:	b308      	cbz	r0, 8004c3e <adl_getData+0x6a>
 8004bfa:	380b      	subs	r0, #11
 8004bfc:	b284      	uxth	r4, r0
 8004bfe:	2c06      	cmp	r4, #6
 8004c00:	d80a      	bhi.n	8004c18 <adl_getData+0x44>
 8004c02:	2806      	cmp	r0, #6
 8004c04:	d808      	bhi.n	8004c18 <adl_getData+0x44>
 8004c06:	e8df f000 	tbb	[pc, r0]
 8004c0a:	1204      	.short	0x1204
 8004c0c:	0707071e 	.word	0x0707071e
 8004c10:	16          	.byte	0x16
 8004c11:	00          	.byte	0x00
		{
		case VOLTAGE_OF_A1_PHASE:
			obj->data.voltage_PhaseA = (*result16);
 8004c12:	8814      	ldrh	r4, [r2, #0]
 8004c14:	4824      	ldr	r0, [pc, #144]	@ (8004ca8 <adl_getData+0xd4>)
 8004c16:	8184      	strh	r4, [r0, #12]
		default:
			break;
		}
	}

	if (threePhaseMeter)
 8004c18:	4825      	ldr	r0, [pc, #148]	@ (8004cb0 <adl_getData+0xdc>)
 8004c1a:	7800      	ldrb	r0, [r0, #0]
 8004c1c:	b130      	cbz	r0, 8004c2c <adl_getData+0x58>
	{
		switch (*startAddress)
 8004c1e:	8809      	ldrh	r1, [r1, #0]
 8004c20:	2966      	cmp	r1, #102	@ 0x66
 8004c22:	d821      	bhi.n	8004c68 <adl_getData+0x94>
 8004c24:	2960      	cmp	r1, #96	@ 0x60
 8004c26:	d815      	bhi.n	8004c54 <adl_getData+0x80>
 8004c28:	2900      	cmp	r1, #0
 8004c2a:	d039      	beq.n	8004ca0 <adl_getData+0xcc>
			break;
		}
	}


}
 8004c2c:	bd30      	pop	{r4, r5, pc}
			obj->data.current_PhaseA = (*result16);
 8004c2e:	8814      	ldrh	r4, [r2, #0]
 8004c30:	481d      	ldr	r0, [pc, #116]	@ (8004ca8 <adl_getData+0xd4>)
 8004c32:	8244      	strh	r4, [r0, #18]
			break;
 8004c34:	e7f0      	b.n	8004c18 <adl_getData+0x44>
			obj->data.freqeuncy = (*result16);
 8004c36:	8814      	ldrh	r4, [r2, #0]
 8004c38:	481b      	ldr	r0, [pc, #108]	@ (8004ca8 <adl_getData+0xd4>)
 8004c3a:	8304      	strh	r4, [r0, #24]
			break;
 8004c3c:	e7ec      	b.n	8004c18 <adl_getData+0x44>
			obj->data.activeEnergy = (*result32);
 8004c3e:	681c      	ldr	r4, [r3, #0]
 8004c40:	4819      	ldr	r0, [pc, #100]	@ (8004ca8 <adl_getData+0xd4>)
 8004c42:	6204      	str	r4, [r0, #32]
			break;
 8004c44:	e7e8      	b.n	8004c18 <adl_getData+0x44>
			obj->data.activePower = *result16;
 8004c46:	8814      	ldrh	r4, [r2, #0]
 8004c48:	4817      	ldr	r0, [pc, #92]	@ (8004ca8 <adl_getData+0xd4>)
 8004c4a:	61c4      	str	r4, [r0, #28]
			emeter_bootup = true;
 8004c4c:	2401      	movs	r4, #1
 8004c4e:	4819      	ldr	r0, [pc, #100]	@ (8004cb4 <adl_getData+0xe0>)
 8004c50:	7004      	strb	r4, [r0, #0]
			break;
 8004c52:	e7e1      	b.n	8004c18 <adl_getData+0x44>
		switch (*startAddress)
 8004c54:	3962      	subs	r1, #98	@ 0x62
 8004c56:	4b14      	ldr	r3, [pc, #80]	@ (8004ca8 <adl_getData+0xd4>)
 8004c58:	8812      	ldrh	r2, [r2, #0]
 8004c5a:	2904      	cmp	r1, #4
 8004c5c:	d810      	bhi.n	8004c80 <adl_getData+0xac>
 8004c5e:	e8df f001 	tbb	[pc, r1]
 8004c62:	1311      	.short	0x1311
 8004c64:	1715      	.short	0x1715
 8004c66:	19          	.byte	0x19
 8004c67:	00          	.byte	0x00
 8004c68:	2977      	cmp	r1, #119	@ 0x77
 8004c6a:	d015      	beq.n	8004c98 <adl_getData+0xc4>
 8004c6c:	f5b1 7fb5 	cmp.w	r1, #362	@ 0x16a
 8004c70:	d1dc      	bne.n	8004c2c <adl_getData+0x58>
			obj->data.activePower = (*result32);
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	4b0c      	ldr	r3, [pc, #48]	@ (8004ca8 <adl_getData+0xd4>)
 8004c76:	61da      	str	r2, [r3, #28]
			emeter_bootup = true;
 8004c78:	2201      	movs	r2, #1
 8004c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8004cb4 <adl_getData+0xe0>)
 8004c7c:	701a      	strb	r2, [r3, #0]
			break;
 8004c7e:	e7d5      	b.n	8004c2c <adl_getData+0x58>
			obj->data.voltage_PhaseA = (*result16);
 8004c80:	819a      	strh	r2, [r3, #12]
			break;
 8004c82:	e7d3      	b.n	8004c2c <adl_getData+0x58>
			obj->data.voltage_PhaseB = (*result16);
 8004c84:	81da      	strh	r2, [r3, #14]
			break;
 8004c86:	e7d1      	b.n	8004c2c <adl_getData+0x58>
			obj->data.voltage_PhaseC = (*result16);
 8004c88:	821a      	strh	r2, [r3, #16]
			break;
 8004c8a:	e7cf      	b.n	8004c2c <adl_getData+0x58>
			obj->data.current_PhaseA = (*result16);
 8004c8c:	825a      	strh	r2, [r3, #18]
			break;
 8004c8e:	e7cd      	b.n	8004c2c <adl_getData+0x58>
			obj->data.current_PhaseB = (*result16);
 8004c90:	829a      	strh	r2, [r3, #20]
			break;
 8004c92:	e7cb      	b.n	8004c2c <adl_getData+0x58>
			obj->data.current_PhaseC = (*result16);
 8004c94:	82da      	strh	r2, [r3, #22]
			break;
 8004c96:	e7c9      	b.n	8004c2c <adl_getData+0x58>
			obj->data.freqeuncy = (*result16);
 8004c98:	8812      	ldrh	r2, [r2, #0]
 8004c9a:	4b03      	ldr	r3, [pc, #12]	@ (8004ca8 <adl_getData+0xd4>)
 8004c9c:	831a      	strh	r2, [r3, #24]
			break;
 8004c9e:	e7c5      	b.n	8004c2c <adl_getData+0x58>
			obj->data.activeEnergy = (*result32);
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	4b01      	ldr	r3, [pc, #4]	@ (8004ca8 <adl_getData+0xd4>)
 8004ca4:	621a      	str	r2, [r3, #32]
			break;
 8004ca6:	e7c1      	b.n	8004c2c <adl_getData+0x58>
 8004ca8:	20000098 	.word	0x20000098
 8004cac:	20000095 	.word	0x20000095
 8004cb0:	20000094 	.word	0x20000094
 8004cb4:	20000097 	.word	0x20000097

08004cb8 <adl_TotalActiveEnergy>:
/*----------------------------------------------------------------------------
 * Functions
 *----------------------------------------------------------------------------*/

void adl_TotalActiveEnergy(const ADL_t* restrict adl)
{
 8004cb8:	b510      	push	{r4, lr}
 8004cba:	4604      	mov	r4, r0
 8004cbc:	b0a0      	sub	sp, #128	@ 0x80
	Modbus_t obj = {0};
 8004cbe:	227e      	movs	r2, #126	@ 0x7e
 8004cc0:	2100      	movs	r1, #0
 8004cc2:	f10d 0002 	add.w	r0, sp, #2
 8004cc6:	f007 f825 	bl	800bd14 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004cca:	7823      	ldrb	r3, [r4, #0]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
	obj.adu.pdu.startAddress = CURRENT_TOTAL_ACTIVE_ENERGY;
	obj.adu.pdu.numberOfRegisters = HWORD_2;
	ModbusRTU_queueSerial(&obj);
 8004ccc:	4668      	mov	r0, sp
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004cce:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004cd2:	2303      	movs	r3, #3
 8004cd4:	f88d 3001 	strb.w	r3, [sp, #1]
	obj.adu.pdu.numberOfRegisters = HWORD_2;
 8004cd8:	2302      	movs	r3, #2
 8004cda:	f8ad 3004 	strh.w	r3, [sp, #4]
	ModbusRTU_queueSerial(&obj);
 8004cde:	f000 f99f 	bl	8005020 <ModbusRTU_queueSerial>
}
 8004ce2:	b020      	add	sp, #128	@ 0x80
 8004ce4:	bd10      	pop	{r4, pc}
	...

08004ce8 <adl_VoltagePhaseA>:
	obj.adu.pdu.numberOfRegisters = HWORD_1;
	ModbusRTU_queueSerial(&obj);
}

void adl_VoltagePhaseA(const ADL_t* restrict adl)
{
 8004ce8:	b510      	push	{r4, lr}
 8004cea:	4604      	mov	r4, r0
 8004cec:	b0a0      	sub	sp, #128	@ 0x80
	Modbus_t obj = {0};
 8004cee:	227e      	movs	r2, #126	@ 0x7e
 8004cf0:	2100      	movs	r1, #0
 8004cf2:	f10d 0002 	add.w	r0, sp, #2
 8004cf6:	f007 f80d 	bl	800bd14 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004cfa:	7823      	ldrb	r3, [r4, #0]
 8004cfc:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004d00:	2303      	movs	r3, #3
 8004d02:	f88d 3001 	strb.w	r3, [sp, #1]

	if (singlePhaseMeter)
 8004d06:	4b0a      	ldr	r3, [pc, #40]	@ (8004d30 <adl_VoltagePhaseA+0x48>)
 8004d08:	781b      	ldrb	r3, [r3, #0]
 8004d0a:	b113      	cbz	r3, 8004d12 <adl_VoltagePhaseA+0x2a>
	{
		obj.adu.pdu.startAddress = VOLTAGE_OF_A1_PHASE;
 8004d0c:	230b      	movs	r3, #11
 8004d0e:	f8ad 3002 	strh.w	r3, [sp, #2]
	}

	if (threePhaseMeter)
 8004d12:	4b08      	ldr	r3, [pc, #32]	@ (8004d34 <adl_VoltagePhaseA+0x4c>)
 8004d14:	781b      	ldrb	r3, [r3, #0]
 8004d16:	b113      	cbz	r3, 8004d1e <adl_VoltagePhaseA+0x36>
	{
		obj.adu.pdu.startAddress = VOLTAGE_OF_A_PHASE;
 8004d18:	2361      	movs	r3, #97	@ 0x61
 8004d1a:	f8ad 3002 	strh.w	r3, [sp, #2]
	}

	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004d1e:	2301      	movs	r3, #1
	ModbusRTU_queueSerial(&obj);
 8004d20:	4668      	mov	r0, sp
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004d22:	f8ad 3004 	strh.w	r3, [sp, #4]
	ModbusRTU_queueSerial(&obj);
 8004d26:	f000 f97b 	bl	8005020 <ModbusRTU_queueSerial>
}
 8004d2a:	b020      	add	sp, #128	@ 0x80
 8004d2c:	bd10      	pop	{r4, pc}
 8004d2e:	bf00      	nop
 8004d30:	20000095 	.word	0x20000095
 8004d34:	20000094 	.word	0x20000094

08004d38 <adl_VoltagePhaseB>:

void adl_VoltagePhaseB(const ADL_t* restrict adl)
{
 8004d38:	b510      	push	{r4, lr}
 8004d3a:	4604      	mov	r4, r0
 8004d3c:	b0a0      	sub	sp, #128	@ 0x80
	Modbus_t obj = {0};
 8004d3e:	227a      	movs	r2, #122	@ 0x7a
 8004d40:	2100      	movs	r1, #0
 8004d42:	f10d 0006 	add.w	r0, sp, #6
 8004d46:	f006 ffe5 	bl	800bd14 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004d4a:	7823      	ldrb	r3, [r4, #0]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
	obj.adu.pdu.startAddress = VOLTAGE_OF_B_PHASE;
	obj.adu.pdu.numberOfRegisters = HWORD_1;
	ModbusRTU_queueSerial(&obj);
 8004d4c:	4668      	mov	r0, sp
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004d4e:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004d52:	2303      	movs	r3, #3
 8004d54:	f88d 3001 	strb.w	r3, [sp, #1]
	obj.adu.pdu.startAddress = VOLTAGE_OF_B_PHASE;
 8004d58:	2362      	movs	r3, #98	@ 0x62
 8004d5a:	f8ad 3002 	strh.w	r3, [sp, #2]
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	f8ad 3004 	strh.w	r3, [sp, #4]
	ModbusRTU_queueSerial(&obj);
 8004d64:	f000 f95c 	bl	8005020 <ModbusRTU_queueSerial>
}
 8004d68:	b020      	add	sp, #128	@ 0x80
 8004d6a:	bd10      	pop	{r4, pc}

08004d6c <adl_VoltagePhaseC>:

void adl_VoltagePhaseC(const ADL_t* restrict adl)
{
 8004d6c:	b510      	push	{r4, lr}
 8004d6e:	4604      	mov	r4, r0
 8004d70:	b0a0      	sub	sp, #128	@ 0x80
	Modbus_t obj = {0};
 8004d72:	227a      	movs	r2, #122	@ 0x7a
 8004d74:	2100      	movs	r1, #0
 8004d76:	f10d 0006 	add.w	r0, sp, #6
 8004d7a:	f006 ffcb 	bl	800bd14 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004d7e:	7823      	ldrb	r3, [r4, #0]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
	obj.adu.pdu.startAddress = VOLTAGE_OF_C_PHASE;
	obj.adu.pdu.numberOfRegisters = HWORD_1;
	ModbusRTU_queueSerial(&obj);
 8004d80:	4668      	mov	r0, sp
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004d82:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004d86:	2303      	movs	r3, #3
 8004d88:	f88d 3001 	strb.w	r3, [sp, #1]
	obj.adu.pdu.startAddress = VOLTAGE_OF_C_PHASE;
 8004d8c:	2363      	movs	r3, #99	@ 0x63
 8004d8e:	f8ad 3002 	strh.w	r3, [sp, #2]
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004d92:	2301      	movs	r3, #1
 8004d94:	f8ad 3004 	strh.w	r3, [sp, #4]
	ModbusRTU_queueSerial(&obj);
 8004d98:	f000 f942 	bl	8005020 <ModbusRTU_queueSerial>
}
 8004d9c:	b020      	add	sp, #128	@ 0x80
 8004d9e:	bd10      	pop	{r4, pc}

08004da0 <adl_CurrentPhaseA>:

void adl_CurrentPhaseA(const ADL_t* restrict adl)
{
 8004da0:	b510      	push	{r4, lr}
 8004da2:	4604      	mov	r4, r0
 8004da4:	b0a0      	sub	sp, #128	@ 0x80
	Modbus_t obj = {0};
 8004da6:	227e      	movs	r2, #126	@ 0x7e
 8004da8:	2100      	movs	r1, #0
 8004daa:	f10d 0002 	add.w	r0, sp, #2
 8004dae:	f006 ffb1 	bl	800bd14 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004db2:	7823      	ldrb	r3, [r4, #0]
 8004db4:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004db8:	2303      	movs	r3, #3
 8004dba:	f88d 3001 	strb.w	r3, [sp, #1]

	if (singlePhaseMeter)
 8004dbe:	4b0a      	ldr	r3, [pc, #40]	@ (8004de8 <adl_CurrentPhaseA+0x48>)
 8004dc0:	781b      	ldrb	r3, [r3, #0]
 8004dc2:	b113      	cbz	r3, 8004dca <adl_CurrentPhaseA+0x2a>
	{
		obj.adu.pdu.startAddress = CURRENT_OF_A1_PHASE;
 8004dc4:	230c      	movs	r3, #12
 8004dc6:	f8ad 3002 	strh.w	r3, [sp, #2]
	}

	if (threePhaseMeter)
 8004dca:	4b08      	ldr	r3, [pc, #32]	@ (8004dec <adl_CurrentPhaseA+0x4c>)
 8004dcc:	781b      	ldrb	r3, [r3, #0]
 8004dce:	b113      	cbz	r3, 8004dd6 <adl_CurrentPhaseA+0x36>
	{
		obj.adu.pdu.startAddress = CURRENT_OF_A_PHASE;
 8004dd0:	2364      	movs	r3, #100	@ 0x64
 8004dd2:	f8ad 3002 	strh.w	r3, [sp, #2]
	}

	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004dd6:	2301      	movs	r3, #1
	ModbusRTU_queueSerial(&obj);
 8004dd8:	4668      	mov	r0, sp
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004dda:	f8ad 3004 	strh.w	r3, [sp, #4]
	ModbusRTU_queueSerial(&obj);
 8004dde:	f000 f91f 	bl	8005020 <ModbusRTU_queueSerial>
}
 8004de2:	b020      	add	sp, #128	@ 0x80
 8004de4:	bd10      	pop	{r4, pc}
 8004de6:	bf00      	nop
 8004de8:	20000095 	.word	0x20000095
 8004dec:	20000094 	.word	0x20000094

08004df0 <adl_CurrentPhaseB>:

void adl_CurrentPhaseB(const ADL_t* restrict adl)
{
 8004df0:	b510      	push	{r4, lr}
 8004df2:	4604      	mov	r4, r0
 8004df4:	b0a0      	sub	sp, #128	@ 0x80
	Modbus_t obj = {0};
 8004df6:	227a      	movs	r2, #122	@ 0x7a
 8004df8:	2100      	movs	r1, #0
 8004dfa:	f10d 0006 	add.w	r0, sp, #6
 8004dfe:	f006 ff89 	bl	800bd14 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004e02:	7823      	ldrb	r3, [r4, #0]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
	obj.adu.pdu.startAddress = CURRENT_OF_B_PHASE;
	obj.adu.pdu.numberOfRegisters = HWORD_1;
	ModbusRTU_queueSerial(&obj);
 8004e04:	4668      	mov	r0, sp
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004e06:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004e0a:	2303      	movs	r3, #3
 8004e0c:	f88d 3001 	strb.w	r3, [sp, #1]
	obj.adu.pdu.startAddress = CURRENT_OF_B_PHASE;
 8004e10:	2365      	movs	r3, #101	@ 0x65
 8004e12:	f8ad 3002 	strh.w	r3, [sp, #2]
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004e16:	2301      	movs	r3, #1
 8004e18:	f8ad 3004 	strh.w	r3, [sp, #4]
	ModbusRTU_queueSerial(&obj);
 8004e1c:	f000 f900 	bl	8005020 <ModbusRTU_queueSerial>
}
 8004e20:	b020      	add	sp, #128	@ 0x80
 8004e22:	bd10      	pop	{r4, pc}

08004e24 <adl_CurrentPhaseC>:

void adl_CurrentPhaseC(const ADL_t* restrict adl)
{
 8004e24:	b510      	push	{r4, lr}
 8004e26:	4604      	mov	r4, r0
 8004e28:	b0a0      	sub	sp, #128	@ 0x80
	Modbus_t obj = {0};
 8004e2a:	227a      	movs	r2, #122	@ 0x7a
 8004e2c:	2100      	movs	r1, #0
 8004e2e:	f10d 0006 	add.w	r0, sp, #6
 8004e32:	f006 ff6f 	bl	800bd14 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004e36:	7823      	ldrb	r3, [r4, #0]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
	obj.adu.pdu.startAddress = CURRENT_OF_C_PHASE;
	obj.adu.pdu.numberOfRegisters = HWORD_1;
	ModbusRTU_queueSerial(&obj);
 8004e38:	4668      	mov	r0, sp
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004e3a:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	f88d 3001 	strb.w	r3, [sp, #1]
	obj.adu.pdu.startAddress = CURRENT_OF_C_PHASE;
 8004e44:	2366      	movs	r3, #102	@ 0x66
 8004e46:	f8ad 3002 	strh.w	r3, [sp, #2]
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	f8ad 3004 	strh.w	r3, [sp, #4]
	ModbusRTU_queueSerial(&obj);
 8004e50:	f000 f8e6 	bl	8005020 <ModbusRTU_queueSerial>
}
 8004e54:	b020      	add	sp, #128	@ 0x80
 8004e56:	bd10      	pop	{r4, pc}

08004e58 <adl_Frequency>:

void adl_Frequency(const ADL_t* restrict adl)
{
 8004e58:	b510      	push	{r4, lr}
 8004e5a:	4604      	mov	r4, r0
 8004e5c:	b0a0      	sub	sp, #128	@ 0x80
	Modbus_t obj = {0};
 8004e5e:	227e      	movs	r2, #126	@ 0x7e
 8004e60:	2100      	movs	r1, #0
 8004e62:	f10d 0002 	add.w	r0, sp, #2
 8004e66:	f006 ff55 	bl	800bd14 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004e6a:	7823      	ldrb	r3, [r4, #0]
 8004e6c:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004e70:	2303      	movs	r3, #3
 8004e72:	f88d 3001 	strb.w	r3, [sp, #1]

	if (singlePhaseMeter)
 8004e76:	4b0a      	ldr	r3, [pc, #40]	@ (8004ea0 <adl_Frequency+0x48>)
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	b113      	cbz	r3, 8004e82 <adl_Frequency+0x2a>
	{
		obj.adu.pdu.startAddress = FREQUENCY1;
 8004e7c:	2311      	movs	r3, #17
 8004e7e:	f8ad 3002 	strh.w	r3, [sp, #2]
	}

	if (threePhaseMeter)
 8004e82:	4b08      	ldr	r3, [pc, #32]	@ (8004ea4 <adl_Frequency+0x4c>)
 8004e84:	781b      	ldrb	r3, [r3, #0]
 8004e86:	b113      	cbz	r3, 8004e8e <adl_Frequency+0x36>
	{
		obj.adu.pdu.startAddress = FREQUENCY;
 8004e88:	2377      	movs	r3, #119	@ 0x77
 8004e8a:	f8ad 3002 	strh.w	r3, [sp, #2]
	}

	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004e8e:	2301      	movs	r3, #1
	ModbusRTU_queueSerial(&obj);
 8004e90:	4668      	mov	r0, sp
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004e92:	f8ad 3004 	strh.w	r3, [sp, #4]
	ModbusRTU_queueSerial(&obj);
 8004e96:	f000 f8c3 	bl	8005020 <ModbusRTU_queueSerial>
}
 8004e9a:	b020      	add	sp, #128	@ 0x80
 8004e9c:	bd10      	pop	{r4, pc}
 8004e9e:	bf00      	nop
 8004ea0:	20000095 	.word	0x20000095
 8004ea4:	20000094 	.word	0x20000094

08004ea8 <adl_TotalActivePower>:
	obj.adu.pdu.numberOfRegisters = HWORD_2;
	ModbusRTU_queueSerial(&obj);
}

void adl_TotalActivePower(const ADL_t* restrict adl)
{
 8004ea8:	b510      	push	{r4, lr}
 8004eaa:	4604      	mov	r4, r0
 8004eac:	b0a0      	sub	sp, #128	@ 0x80
	Modbus_t obj = {0};
 8004eae:	227c      	movs	r2, #124	@ 0x7c
 8004eb0:	2100      	movs	r1, #0
 8004eb2:	a801      	add	r0, sp, #4
 8004eb4:	f006 ff2e 	bl	800bd14 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004eb8:	7823      	ldrb	r3, [r4, #0]
 8004eba:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	f88d 3001 	strb.w	r3, [sp, #1]
	obj.adu.pdu.startAddress = TOTAL_ACTIVE_POWER;
 8004ec4:	f44f 73b5 	mov.w	r3, #362	@ 0x16a
 8004ec8:	f8ad 3002 	strh.w	r3, [sp, #2]

	if (singlePhaseMeter)
 8004ecc:	4b0b      	ldr	r3, [pc, #44]	@ (8004efc <adl_TotalActivePower+0x54>)
 8004ece:	781b      	ldrb	r3, [r3, #0]
 8004ed0:	b12b      	cbz	r3, 8004ede <adl_TotalActivePower+0x36>
	{
		obj.adu.pdu.startAddress = TOTAL_ACTIVE1_POWER;
 8004ed2:	230d      	movs	r3, #13
 8004ed4:	f8ad 3002 	strh.w	r3, [sp, #2]
		obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	f8ad 3004 	strh.w	r3, [sp, #4]
	}

	if (threePhaseMeter)
 8004ede:	4b08      	ldr	r3, [pc, #32]	@ (8004f00 <adl_TotalActivePower+0x58>)
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	b133      	cbz	r3, 8004ef2 <adl_TotalActivePower+0x4a>
	{
		obj.adu.pdu.startAddress = TOTAL_ACTIVE_POWER;
 8004ee4:	f44f 73b5 	mov.w	r3, #362	@ 0x16a
 8004ee8:	f8ad 3002 	strh.w	r3, [sp, #2]
		obj.adu.pdu.numberOfRegisters = HWORD_2;
 8004eec:	2302      	movs	r3, #2
 8004eee:	f8ad 3004 	strh.w	r3, [sp, #4]
	}

	ModbusRTU_queueSerial(&obj);
 8004ef2:	4668      	mov	r0, sp
 8004ef4:	f000 f894 	bl	8005020 <ModbusRTU_queueSerial>
}
 8004ef8:	b020      	add	sp, #128	@ 0x80
 8004efa:	bd10      	pop	{r4, pc}
 8004efc:	20000095 	.word	0x20000095
 8004f00:	20000094 	.word	0x20000094

08004f04 <adl_IdentifyEnergyMeter>:

/*----------------------------------------------------------------------------
 * Support Functions
 *----------------------------------------------------------------------------*/
void adl_IdentifyEnergyMeter(const ADL_t* restrict adl)
{
 8004f04:	b530      	push	{r4, r5, lr}
 8004f06:	4604      	mov	r4, r0
 8004f08:	b0a1      	sub	sp, #132	@ 0x84
	Modbus_t obj = {0};
 8004f0a:	227a      	movs	r2, #122	@ 0x7a
 8004f0c:	2100      	movs	r1, #0
 8004f0e:	f10d 0006 	add.w	r0, sp, #6
 8004f12:	f006 feff 	bl	800bd14 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004f16:	7823      	ldrb	r3, [r4, #0]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
	obj.adu.pdu.startAddress = ADL_MODEL_NUMBER;
	obj.adu.pdu.numberOfRegisters = HWORD_2;
 8004f18:	2502      	movs	r5, #2
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004f1a:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	f88d 3001 	strb.w	r3, [sp, #1]
	obj.adu.pdu.startAddress = ADL_MODEL_NUMBER;
 8004f24:	f24f 0309 	movw	r3, #61449	@ 0xf009
	ModbusRTU_queueSerial(&obj);
 8004f28:	4668      	mov	r0, sp
	obj.adu.pdu.startAddress = ADL_MODEL_NUMBER;
 8004f2a:	f8ad 3002 	strh.w	r3, [sp, #2]
	obj.adu.pdu.numberOfRegisters = HWORD_2;
 8004f2e:	f8ad 5004 	strh.w	r5, [sp, #4]
	ModbusRTU_queueSerial(&obj);
 8004f32:	f000 f875 	bl	8005020 <ModbusRTU_queueSerial>

	switch (adl->modelNumber)
 8004f36:	7863      	ldrb	r3, [r4, #1]
 8004f38:	480d      	ldr	r0, [pc, #52]	@ (8004f70 <adl_IdentifyEnergyMeter+0x6c>)
 8004f3a:	2b32      	cmp	r3, #50	@ 0x32
 8004f3c:	4c0d      	ldr	r4, [pc, #52]	@ (8004f74 <adl_IdentifyEnergyMeter+0x70>)
 8004f3e:	490e      	ldr	r1, [pc, #56]	@ (8004f78 <adl_IdentifyEnergyMeter+0x74>)
 8004f40:	4a0e      	ldr	r2, [pc, #56]	@ (8004f7c <adl_IdentifyEnergyMeter+0x78>)
 8004f42:	d006      	beq.n	8004f52 <adl_IdentifyEnergyMeter+0x4e>
 8004f44:	2b34      	cmp	r3, #52	@ 0x34
 8004f46:	d00b      	beq.n	8004f60 <adl_IdentifyEnergyMeter+0x5c>
		singlePhaseMeter = false;
		threePhaseMeter = true;
		charger_configGet.energyMeterModel = 2;
		break;
	default:
		identifyMeter = false;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	7023      	strb	r3, [r4, #0]
		singlePhaseMeter = false;
 8004f4c:	7003      	strb	r3, [r0, #0]
		threePhaseMeter = false;
 8004f4e:	700b      	strb	r3, [r1, #0]
 8004f50:	e004      	b.n	8004f5c <adl_IdentifyEnergyMeter+0x58>
		identifyMeter = true;
 8004f52:	2301      	movs	r3, #1
 8004f54:	7023      	strb	r3, [r4, #0]
		singlePhaseMeter = true;
 8004f56:	7003      	strb	r3, [r0, #0]
		threePhaseMeter = false;
 8004f58:	2000      	movs	r0, #0
 8004f5a:	7008      	strb	r0, [r1, #0]
		charger_configGet.energyMeterModel = 0;
 8004f5c:	7513      	strb	r3, [r2, #20]
		break;
	}
}
 8004f5e:	e005      	b.n	8004f6c <adl_IdentifyEnergyMeter+0x68>
		identifyMeter = true;
 8004f60:	2301      	movs	r3, #1
 8004f62:	7023      	strb	r3, [r4, #0]
		singlePhaseMeter = false;
 8004f64:	2400      	movs	r4, #0
 8004f66:	7004      	strb	r4, [r0, #0]
		threePhaseMeter = true;
 8004f68:	700b      	strb	r3, [r1, #0]
		charger_configGet.energyMeterModel = 2;
 8004f6a:	7515      	strb	r5, [r2, #20]
}
 8004f6c:	b021      	add	sp, #132	@ 0x84
 8004f6e:	bd30      	pop	{r4, r5, pc}
 8004f70:	20000095 	.word	0x20000095
 8004f74:	20000096 	.word	0x20000096
 8004f78:	20000094 	.word	0x20000094
 8004f7c:	200011b4 	.word	0x200011b4

08004f80 <ModbusRTU_CRC>:
 *----------------------------------------------------------------------------*/

#ifndef INC_TABLES_H_

static uint16_t ModbusRTU_CRC(const uint8_t *data, size_t length)
{
 8004f80:	4602      	mov	r2, r0
    uint16_t crc = 0xFFFF;

    while (length--)
 8004f82:	4401      	add	r1, r0
    uint16_t crc = 0xFFFF;
 8004f84:	f64f 70ff 	movw	r0, #65535	@ 0xffff
{
 8004f88:	b530      	push	{r4, r5, lr}
    {
        crc ^= *data++;

        for (int i = 0; i < 8; ++i)
        {
            if (crc & 0x0001)
 8004f8a:	4d08      	ldr	r5, [pc, #32]	@ (8004fac <ModbusRTU_CRC+0x2c>)
    while (length--)
 8004f8c:	4291      	cmp	r1, r2
 8004f8e:	d100      	bne.n	8004f92 <ModbusRTU_CRC+0x12>
            else
                crc >>= 1;
        }
    }
    return crc;
}
 8004f90:	bd30      	pop	{r4, r5, pc}
        crc ^= *data++;
 8004f92:	2408      	movs	r4, #8
 8004f94:	f812 3b01 	ldrb.w	r3, [r2], #1
 8004f98:	4058      	eors	r0, r3
            if (crc & 0x0001)
 8004f9a:	f340 0300 	sbfx	r3, r0, #0, #1
 8004f9e:	402b      	ands	r3, r5
 8004fa0:	ea83 0350 	eor.w	r3, r3, r0, lsr #1
        for (int i = 0; i < 8; ++i)
 8004fa4:	3c01      	subs	r4, #1
            if (crc & 0x0001)
 8004fa6:	b298      	uxth	r0, r3
        for (int i = 0; i < 8; ++i)
 8004fa8:	d1f7      	bne.n	8004f9a <ModbusRTU_CRC+0x1a>
 8004faa:	e7ef      	b.n	8004f8c <ModbusRTU_CRC+0xc>
 8004fac:	ffffa001 	.word	0xffffa001

08004fb0 <ModbusRTU_checksum>:

#endif


static bool ModbusRTU_checksum(const uint8_t* restrict data, uint8_t length)
{
 8004fb0:	b538      	push	{r3, r4, r5, lr}
 8004fb2:	4604      	mov	r4, r0
 8004fb4:	460d      	mov	r5, r1
	uint16_t crc_calc = ModbusRTU_CRC(data, (length - 2));
 8004fb6:	3902      	subs	r1, #2
 8004fb8:	f7ff ffe2 	bl	8004f80 <ModbusRTU_CRC>
	uint16_t crc_rx = (data[length - 1] << 8) | (data[length - 2]);
 8004fbc:	1961      	adds	r1, r4, r5
 8004fbe:	f811 2c01 	ldrb.w	r2, [r1, #-1]
 8004fc2:	f811 3c02 	ldrb.w	r3, [r1, #-2]
	if (crc_calc == crc_rx && crc_calc != 0 && crc_rx != 0)
 8004fc6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004fca:	4298      	cmp	r0, r3
 8004fcc:	d103      	bne.n	8004fd6 <ModbusRTU_checksum+0x26>
 8004fce:	3800      	subs	r0, #0
 8004fd0:	bf18      	it	ne
 8004fd2:	2001      	movne	r0, #1
	}
	else
	{
		return false;
	}
}
 8004fd4:	bd38      	pop	{r3, r4, r5, pc}
		return false;
 8004fd6:	2000      	movs	r0, #0
 8004fd8:	e7fc      	b.n	8004fd4 <ModbusRTU_checksum+0x24>
	...

08004fdc <ModbusRTU_Intick>:
			RxBusTimeout++;
 8004fdc:	4a0b      	ldr	r2, [pc, #44]	@ (800500c <ModbusRTU_Intick+0x30>)
 8004fde:	6813      	ldr	r3, [r2, #0]
 8004fe0:	3301      	adds	r3, #1
 8004fe2:	6013      	str	r3, [r2, #0]
			sniffTxInterval++;
 8004fe4:	4a0a      	ldr	r2, [pc, #40]	@ (8005010 <ModbusRTU_Intick+0x34>)
 8004fe6:	6813      	ldr	r3, [r2, #0]
 8004fe8:	3301      	adds	r3, #1
 8004fea:	6013      	str	r3, [r2, #0]
			TxCycleInterval++;
 8004fec:	4a09      	ldr	r2, [pc, #36]	@ (8005014 <ModbusRTU_Intick+0x38>)
 8004fee:	8813      	ldrh	r3, [r2, #0]
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	b29b      	uxth	r3, r3
 8004ff4:	8013      	strh	r3, [r2, #0]
			TxInterval++;
 8004ff6:	4a08      	ldr	r2, [pc, #32]	@ (8005018 <ModbusRTU_Intick+0x3c>)
 8004ff8:	8813      	ldrh	r3, [r2, #0]
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	8013      	strh	r3, [r2, #0]
			RxTimeoutInterval++;
 8005000:	4a06      	ldr	r2, [pc, #24]	@ (800501c <ModbusRTU_Intick+0x40>)
 8005002:	8813      	ldrh	r3, [r2, #0]
 8005004:	3301      	adds	r3, #1
 8005006:	b29b      	uxth	r3, r3
 8005008:	8013      	strh	r3, [r2, #0]
}
 800500a:	4770      	bx	lr
 800500c:	20000134 	.word	0x20000134
 8005010:	20000138 	.word	0x20000138
 8005014:	2000013e 	.word	0x2000013e
 8005018:	20000140 	.word	0x20000140
 800501c:	2000013c 	.word	0x2000013c

08005020 <ModbusRTU_queueSerial>:
		if((Modbus_Queue.ID[i] == modbusDevice.ID.all) && (((Modbus_Queue.ActiveMask >> i) & 0x0001) == 1))
 8005020:	2200      	movs	r2, #0
{
 8005022:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	modbusDevice.ID.bits.slaveAddress = obj->adu.pdu.slaveAddress;
 8005026:	2400      	movs	r4, #0
		if((Modbus_Queue.ID[i] == modbusDevice.ID.all) && (((Modbus_Queue.ActiveMask >> i) & 0x0001) == 1))
 8005028:	4616      	mov	r6, r2
	modbusDevice.ID.bits.slaveAddress = obj->adu.pdu.slaveAddress;
 800502a:	f890 c000 	ldrb.w	ip, [r0]
	modbusDevice.ID.bits.functionCode = obj->adu.pdu.functionCode;
 800502e:	7843      	ldrb	r3, [r0, #1]
	modbusDevice.ID.bits.startAddress = obj->adu.pdu.startAddress;
 8005030:	8841      	ldrh	r1, [r0, #2]
	modbusDevice.ID.bits.slaveAddress = obj->adu.pdu.slaveAddress;
 8005032:	f36c 0407 	bfi	r4, ip, #0, #8
	modbusDevice.ID.bits.functionCode = obj->adu.pdu.functionCode;
 8005036:	f363 240f 	bfi	r4, r3, #8, #8
		if((Modbus_Queue.ID[i] == modbusDevice.ID.all) && (((Modbus_Queue.ActiveMask >> i) & 0x0001) == 1))
 800503a:	4d46      	ldr	r5, [pc, #280]	@ (8005154 <ModbusRTU_queueSerial+0x134>)
	modbusDevice.ID.bits.startAddress = obj->adu.pdu.startAddress;
 800503c:	f361 441f 	bfi	r4, r1, #16, #16
		if((Modbus_Queue.ID[i] == modbusDevice.ID.all) && (((Modbus_Queue.ActiveMask >> i) & 0x0001) == 1))
 8005040:	f102 0708 	add.w	r7, r2, #8
 8005044:	eb05 0787 	add.w	r7, r5, r7, lsl #2
 8005048:	687f      	ldr	r7, [r7, #4]
 800504a:	42a7      	cmp	r7, r4
 800504c:	d109      	bne.n	8005062 <ModbusRTU_queueSerial+0x42>
 800504e:	682f      	ldr	r7, [r5, #0]
 8005050:	40d7      	lsrs	r7, r2
 8005052:	07ff      	lsls	r7, r7, #31
 8005054:	d505      	bpl.n	8005062 <ModbusRTU_queueSerial+0x42>
 8005056:	b116      	cbz	r6, 800505e <ModbusRTU_queueSerial+0x3e>
 8005058:	2200      	movs	r2, #0
 800505a:	4b3f      	ldr	r3, [pc, #252]	@ (8005158 <ModbusRTU_queueSerial+0x138>)
 800505c:	701a      	strb	r2, [r3, #0]
}
 800505e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if(Modbus_Queue.ActiveMask == 0)
 8005062:	682f      	ldr	r7, [r5, #0]
	for(uint8_t i = 0; i < MODBUS_QUEUE_SIZE; i++) // fills vacant slots in queue
 8005064:	3201      	adds	r2, #1
 8005066:	2f00      	cmp	r7, #0
 8005068:	bf08      	it	eq
 800506a:	2601      	moveq	r6, #1
 800506c:	2a20      	cmp	r2, #32
 800506e:	d1e7      	bne.n	8005040 <ModbusRTU_queueSerial+0x20>
 8005070:	f8df 80e4 	ldr.w	r8, [pc, #228]	@ 8005158 <ModbusRTU_queueSerial+0x138>
 8005074:	b116      	cbz	r6, 800507c <ModbusRTU_queueSerial+0x5c>
 8005076:	2200      	movs	r2, #0
 8005078:	f888 2000 	strb.w	r2, [r8]
	Modbus_Queue.ActiveMask |= (1 << index);
 800507c:	2201      	movs	r2, #1
 800507e:	f898 6000 	ldrb.w	r6, [r8]
 8005082:	682f      	ldr	r7, [r5, #0]
 8005084:	40b2      	lsls	r2, r6
 8005086:	433a      	orrs	r2, r7
 8005088:	602a      	str	r2, [r5, #0]
	Modbus_Queue.ID[index] = modbusDevice.ID.all;
 800508a:	f106 0208 	add.w	r2, r6, #8
 800508e:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 8005092:	6054      	str	r4, [r2, #4]
	Modbus_Queue.TxData[index][i++] = modbusDevice.ID.bits.slaveAddress;
 8005094:	eb05 1286 	add.w	r2, r5, r6, lsl #6
	Modbus_Queue.TxData[index][i++] = ((obj->adu.pdu.startAddress >> 8) & 0xFF);
 8005098:	0a0c      	lsrs	r4, r1, #8
	Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.startAddress & 0xFF);
 800509a:	b2c9      	uxtb	r1, r1
	Modbus_Queue.TxData[index][i++] = modbusDevice.ID.bits.slaveAddress;
 800509c:	f882 c0a4 	strb.w	ip, [r2, #164]	@ 0xa4
	Modbus_Queue.TxData[index][i++] = obj->adu.pdu.functionCode;
 80050a0:	f882 30a5 	strb.w	r3, [r2, #165]	@ 0xa5
	Modbus_Queue.TxData[index][i++] = ((obj->adu.pdu.startAddress >> 8) & 0xFF);
 80050a4:	f882 40a6 	strb.w	r4, [r2, #166]	@ 0xa6
	Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.startAddress & 0xFF);
 80050a8:	f882 10a7 	strb.w	r1, [r2, #167]	@ 0xa7
	if(obj->adu.pdu.functionCode == READ_HOLDING_REGISTERS || obj->adu.pdu.functionCode == READ_INPUT_REGISTERS
 80050ac:	1eda      	subs	r2, r3, #3
 80050ae:	2a01      	cmp	r2, #1
	Modbus_Queue.TxData[index][i++] = modbusDevice.ID.bits.slaveAddress;
 80050b0:	ea4f 1786 	mov.w	r7, r6, lsl #6
	if(obj->adu.pdu.functionCode == READ_HOLDING_REGISTERS || obj->adu.pdu.functionCode == READ_INPUT_REGISTERS
 80050b4:	d903      	bls.n	80050be <ModbusRTU_queueSerial+0x9e>
			|| obj->adu.pdu.functionCode == MULTIPLE_COIL_WRITE || obj->adu.pdu.functionCode == MULTIPLE_REGISTER_WRITE)
 80050b6:	f1a3 020f 	sub.w	r2, r3, #15
 80050ba:	2a01      	cmp	r2, #1
 80050bc:	d846      	bhi.n	800514c <ModbusRTU_queueSerial+0x12c>
		Modbus_Queue.TxData[index][i++] = ((obj->adu.pdu.numberOfRegisters >> 8) & 0xFF);
 80050be:	8882      	ldrh	r2, [r0, #4]
 80050c0:	19e9      	adds	r1, r5, r7
 80050c2:	0a14      	lsrs	r4, r2, #8
 80050c4:	f881 40a8 	strb.w	r4, [r1, #168]	@ 0xa8
		Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.numberOfRegisters & 0xFF);
 80050c8:	2406      	movs	r4, #6
 80050ca:	b2d2      	uxtb	r2, r2
 80050cc:	f881 20a9 	strb.w	r2, [r1, #169]	@ 0xa9
	if(obj->adu.pdu.functionCode == MULTIPLE_COIL_WRITE || obj->adu.pdu.functionCode == MULTIPLE_REGISTER_WRITE ||
 80050d0:	2b06      	cmp	r3, #6
 80050d2:	d90b      	bls.n	80050ec <ModbusRTU_queueSerial+0xcc>
		for (uint8_t j = 0; j < obj->adu.pdu.numberOfRegisters; j++)
 80050d4:	2300      	movs	r3, #0
 80050d6:	f8b0 e004 	ldrh.w	lr, [r0, #4]
			Modbus_Queue.TxData[index][i++] = ((obj->adu.pdu.writeData[j] >> 8) & 0xFF);
 80050da:	eb05 0c07 	add.w	ip, r5, r7
 80050de:	1c62      	adds	r2, r4, #1
			Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.writeData[j] & 0xFF);
 80050e0:	1ca1      	adds	r1, r4, #2
		for (uint8_t j = 0; j < obj->adu.pdu.numberOfRegisters; j++)
 80050e2:	4573      	cmp	r3, lr
			Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.writeData[j] & 0xFF);
 80050e4:	b2d2      	uxtb	r2, r2
 80050e6:	fa5f f981 	uxtb.w	r9, r1
		for (uint8_t j = 0; j < obj->adu.pdu.numberOfRegisters; j++)
 80050ea:	d31f      	bcc.n	800512c <ModbusRTU_queueSerial+0x10c>
	uint16_t crc = ModbusRTU_CRC((uint8_t*)Modbus_Queue.TxData[index], i);
 80050ec:	f107 00a4 	add.w	r0, r7, #164	@ 0xa4
 80050f0:	4621      	mov	r1, r4
 80050f2:	4428      	add	r0, r5
 80050f4:	f7ff ff44 	bl	8004f80 <ModbusRTU_CRC>
	Modbus_Queue.TxData[index][i++] = (crc & 0xFF);
 80050f8:	442f      	add	r7, r5
 80050fa:	193b      	adds	r3, r7, r4
 80050fc:	b2c2      	uxtb	r2, r0
 80050fe:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	Modbus_Queue.Length[index] = i;
 8005102:	4435      	add	r5, r6
	Modbus_Queue.TxData[index][i++] = ((crc >> 8) & 0xFF);
 8005104:	1ca3      	adds	r3, r4, #2
	index++;
 8005106:	3601      	adds	r6, #1
	Modbus_Queue.TxData[index][i++] = (crc & 0xFF);
 8005108:	3401      	adds	r4, #1
	index++;
 800510a:	b2f6      	uxtb	r6, r6
	Modbus_Queue.TxData[index][i++] = ((crc >> 8) & 0xFF);
 800510c:	b2e4      	uxtb	r4, r4
 800510e:	b2db      	uxtb	r3, r3
 8005110:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8005114:	4427      	add	r7, r4
	if((index >= MODBUS_QUEUE_SIZE))
 8005116:	2e1f      	cmp	r6, #31
	Modbus_Queue.TxData[index][i++] = ((crc >> 8) & 0xFF);
 8005118:	f887 00a4 	strb.w	r0, [r7, #164]	@ 0xa4
	index++;
 800511c:	f888 6000 	strb.w	r6, [r8]
	Modbus_Queue.Length[index] = i;
 8005120:	712b      	strb	r3, [r5, #4]
	if((index >= MODBUS_QUEUE_SIZE))
 8005122:	d899      	bhi.n	8005058 <ModbusRTU_queueSerial+0x38>
 8005124:	e79b      	b.n	800505e <ModbusRTU_queueSerial+0x3e>
	Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.startAddress & 0xFF);
 8005126:	2404      	movs	r4, #4
 8005128:	2b04      	cmp	r3, #4
 800512a:	e7d2      	b.n	80050d2 <ModbusRTU_queueSerial+0xb2>
			Modbus_Queue.TxData[index][i++] = ((obj->adu.pdu.writeData[j] >> 8) & 0xFF);
 800512c:	eb00 0143 	add.w	r1, r0, r3, lsl #1
 8005130:	88c9      	ldrh	r1, [r1, #6]
 8005132:	4464      	add	r4, ip
 8005134:	ea4f 2a11 	mov.w	sl, r1, lsr #8
			Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.writeData[j] & 0xFF);
 8005138:	4462      	add	r2, ip
 800513a:	b2c9      	uxtb	r1, r1
		for (uint8_t j = 0; j < obj->adu.pdu.numberOfRegisters; j++)
 800513c:	3301      	adds	r3, #1
			Modbus_Queue.TxData[index][i++] = ((obj->adu.pdu.writeData[j] >> 8) & 0xFF);
 800513e:	f884 a0a4 	strb.w	sl, [r4, #164]	@ 0xa4
		for (uint8_t j = 0; j < obj->adu.pdu.numberOfRegisters; j++)
 8005142:	b2db      	uxtb	r3, r3
			Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.writeData[j] & 0xFF);
 8005144:	464c      	mov	r4, r9
 8005146:	f882 10a4 	strb.w	r1, [r2, #164]	@ 0xa4
		for (uint8_t j = 0; j < obj->adu.pdu.numberOfRegisters; j++)
 800514a:	e7c8      	b.n	80050de <ModbusRTU_queueSerial+0xbe>
	if(obj->adu.pdu.functionCode == MULTIPLE_COIL_WRITE || obj->adu.pdu.functionCode == MULTIPLE_REGISTER_WRITE ||
 800514c:	2b06      	cmp	r3, #6
 800514e:	d9ea      	bls.n	8005126 <ModbusRTU_queueSerial+0x106>
	Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.startAddress & 0xFF);
 8005150:	2404      	movs	r4, #4
 8005152:	e7cb      	b.n	80050ec <ModbusRTU_queueSerial+0xcc>
 8005154:	20000148 	.word	0x20000148
 8005158:	200000cb 	.word	0x200000cb

0800515c <ModbusRTU_transmitSerial>:
	if(TxInterval >= MODBUS_TRANSMIT_INTERVAL)
 800515c:	4a28      	ldr	r2, [pc, #160]	@ (8005200 <ModbusRTU_transmitSerial+0xa4>)
{
 800515e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if(TxInterval >= MODBUS_TRANSMIT_INTERVAL)
 8005162:	8813      	ldrh	r3, [r2, #0]
{
 8005164:	4680      	mov	r8, r0
	if(TxInterval >= MODBUS_TRANSMIT_INTERVAL)
 8005166:	b29b      	uxth	r3, r3
 8005168:	2b09      	cmp	r3, #9
 800516a:	d940      	bls.n	80051ee <ModbusRTU_transmitSerial+0x92>
		TxInterval = 0;
 800516c:	2300      	movs	r3, #0
 800516e:	8013      	strh	r3, [r2, #0]
		if ((Modbus_Queue.ActiveMask & (1 << instruction)) != 0x0) // check whether activation mask not zero
 8005170:	2201      	movs	r2, #1
 8005172:	4d24      	ldr	r5, [pc, #144]	@ (8005204 <ModbusRTU_transmitSerial+0xa8>)
 8005174:	4c24      	ldr	r4, [pc, #144]	@ (8005208 <ModbusRTU_transmitSerial+0xac>)
 8005176:	782b      	ldrb	r3, [r5, #0]
 8005178:	6821      	ldr	r1, [r4, #0]
 800517a:	409a      	lsls	r2, r3
 800517c:	420a      	tst	r2, r1
 800517e:	d036      	beq.n	80051ee <ModbusRTU_transmitSerial+0x92>
	if((rxFlag) || (RxTimeoutInterval >= MODBUS_RX_TIMEOUT_INTERVAL))
 8005180:	4e22      	ldr	r6, [pc, #136]	@ (800520c <ModbusRTU_transmitSerial+0xb0>)
 8005182:	4f23      	ldr	r7, [pc, #140]	@ (8005210 <ModbusRTU_transmitSerial+0xb4>)
 8005184:	7832      	ldrb	r2, [r6, #0]
 8005186:	b922      	cbnz	r2, 8005192 <ModbusRTU_transmitSerial+0x36>
 8005188:	883a      	ldrh	r2, [r7, #0]
 800518a:	b292      	uxth	r2, r2
 800518c:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 8005190:	d32d      	bcc.n	80051ee <ModbusRTU_transmitSerial+0x92>
		if(RxTimeoutInterval >= MODBUS_RX_TIMEOUT_INTERVAL)
 8005192:	883a      	ldrh	r2, [r7, #0]
 8005194:	b292      	uxth	r2, r2
 8005196:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 800519a:	d32a      	bcc.n	80051f2 <ModbusRTU_transmitSerial+0x96>
			RxRetryCount++;
 800519c:	491d      	ldr	r1, [pc, #116]	@ (8005214 <ModbusRTU_transmitSerial+0xb8>)
 800519e:	780a      	ldrb	r2, [r1, #0]
 80051a0:	3201      	adds	r2, #1
 80051a2:	b2d2      	uxtb	r2, r2
 80051a4:	700a      	strb	r2, [r1, #0]
				TransmitFunction((uint8_t*)Modbus_Queue.TxData[instruction], Modbus_Queue.Length[instruction]);
 80051a6:	18e2      	adds	r2, r4, r3
 80051a8:	eb04 1383 	add.w	r3, r4, r3, lsl #6
 80051ac:	7911      	ldrb	r1, [r2, #4]
 80051ae:	f103 00a4 	add.w	r0, r3, #164	@ 0xa4
 80051b2:	47c0      	blx	r8
				Modbus_Queue.ActiveMask &= ~(1 << instruction); // reset activation for instruction
 80051b4:	2101      	movs	r1, #1
 80051b6:	782b      	ldrb	r3, [r5, #0]
 80051b8:	6822      	ldr	r2, [r4, #0]
 80051ba:	fa01 f003 	lsl.w	r0, r1, r3
 80051be:	ea22 0200 	bic.w	r2, r2, r0
 80051c2:	6022      	str	r2, [r4, #0]
	txID = Modbus_Queue.ID[*index];
 80051c4:	f103 0208 	add.w	r2, r3, #8
 80051c8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80051cc:	6850      	ldr	r0, [r2, #4]
 80051ce:	4a12      	ldr	r2, [pc, #72]	@ (8005218 <ModbusRTU_transmitSerial+0xbc>)
				instruction++; // update instruction starting point
 80051d0:	440b      	add	r3, r1
	txID = Modbus_Queue.ID[*index];
 80051d2:	6010      	str	r0, [r2, #0]
	RxTimeoutInterval = 0;
 80051d4:	2200      	movs	r2, #0
				instruction++; // update instruction starting point
 80051d6:	b2db      	uxtb	r3, r3
	txFlag = true;
 80051d8:	4810      	ldr	r0, [pc, #64]	@ (800521c <ModbusRTU_transmitSerial+0xc0>)
				if((instruction == MODBUS_QUEUE_SIZE) || (Modbus_Queue.ActiveMask == 0))
 80051da:	2b20      	cmp	r3, #32
	RxTimeoutInterval = 0;
 80051dc:	803a      	strh	r2, [r7, #0]
				instruction++; // update instruction starting point
 80051de:	702b      	strb	r3, [r5, #0]
	txFlag = true;
 80051e0:	7001      	strb	r1, [r0, #0]
	rxFlag = false;
 80051e2:	7032      	strb	r2, [r6, #0]
				if((instruction == MODBUS_QUEUE_SIZE) || (Modbus_Queue.ActiveMask == 0))
 80051e4:	d001      	beq.n	80051ea <ModbusRTU_transmitSerial+0x8e>
 80051e6:	6823      	ldr	r3, [r4, #0]
 80051e8:	b90b      	cbnz	r3, 80051ee <ModbusRTU_transmitSerial+0x92>
					instruction = 0;
 80051ea:	2300      	movs	r3, #0
 80051ec:	702b      	strb	r3, [r5, #0]
}
 80051ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		else if(rxFlag)
 80051f2:	7832      	ldrb	r2, [r6, #0]
 80051f4:	2a00      	cmp	r2, #0
 80051f6:	d0d6      	beq.n	80051a6 <ModbusRTU_transmitSerial+0x4a>
			RxRetryCount = 0;
 80051f8:	2100      	movs	r1, #0
 80051fa:	4a06      	ldr	r2, [pc, #24]	@ (8005214 <ModbusRTU_transmitSerial+0xb8>)
 80051fc:	7011      	strb	r1, [r2, #0]
 80051fe:	e7d2      	b.n	80051a6 <ModbusRTU_transmitSerial+0x4a>
 8005200:	20000140 	.word	0x20000140
 8005204:	200000ca 	.word	0x200000ca
 8005208:	20000148 	.word	0x20000148
 800520c:	20000142 	.word	0x20000142
 8005210:	2000013c 	.word	0x2000013c
 8005214:	200000cd 	.word	0x200000cd
 8005218:	20000144 	.word	0x20000144
 800521c:	20000143 	.word	0x20000143

08005220 <ModbusRTU_receiveSerial>:
{
 8005220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	obj.ID.all = txID;
 8005224:	4b46      	ldr	r3, [pc, #280]	@ (8005340 <ModbusRTU_receiveSerial+0x120>)
    if(RxBusTimeout >= MODBUS_RX_DEAD_TIME_INTERVAL) // dead time monitor
 8005226:	f8df 811c 	ldr.w	r8, [pc, #284]	@ 8005344 <ModbusRTU_receiveSerial+0x124>
	obj.ID.all = txID;
 800522a:	681f      	ldr	r7, [r3, #0]
    if(RxBusTimeout >= MODBUS_RX_DEAD_TIME_INTERVAL) // dead time monitor
 800522c:	f8d8 3000 	ldr.w	r3, [r8]
{
 8005230:	4606      	mov	r6, r0
    if(RxBusTimeout >= MODBUS_RX_DEAD_TIME_INTERVAL) // dead time monitor
 8005232:	2b04      	cmp	r3, #4
 8005234:	4d44      	ldr	r5, [pc, #272]	@ (8005348 <ModbusRTU_receiveSerial+0x128>)
 8005236:	4c45      	ldr	r4, [pc, #276]	@ (800534c <ModbusRTU_receiveSerial+0x12c>)
 8005238:	d90f      	bls.n	800525a <ModbusRTU_receiveSerial+0x3a>
        if(Modbus_RxSerialState != M_RxIdle)
 800523a:	782b      	ldrb	r3, [r5, #0]
 800523c:	2b01      	cmp	r3, #1
 800523e:	d00c      	beq.n	800525a <ModbusRTU_receiveSerial+0x3a>
			memset((uint8_t*) RxBuffer, 0,
 8005240:	2264      	movs	r2, #100	@ 0x64
 8005242:	2100      	movs	r1, #0
 8005244:	4842      	ldr	r0, [pc, #264]	@ (8005350 <ModbusRTU_receiveSerial+0x130>)
 8005246:	f006 fd65 	bl	800bd14 <memset>
			RxBufferPos = 0;
 800524a:	2300      	movs	r3, #0
 800524c:	4a41      	ldr	r2, [pc, #260]	@ (8005354 <ModbusRTU_receiveSerial+0x134>)
			RxCount = 0;
 800524e:	7023      	strb	r3, [r4, #0]
			RxBufferPos = 0;
 8005250:	7013      	strb	r3, [r2, #0]
			length = 0;
 8005252:	4a41      	ldr	r2, [pc, #260]	@ (8005358 <ModbusRTU_receiveSerial+0x138>)
 8005254:	7013      	strb	r3, [r2, #0]
			Modbus_RxSerialState = M_RxSoF;
 8005256:	2202      	movs	r2, #2
 8005258:	702a      	strb	r2, [r5, #0]
    RxBusTimeout = 0;
 800525a:	2200      	movs	r2, #0
 800525c:	f8c8 2000 	str.w	r2, [r8]
	switch(Modbus_RxSerialState)
 8005260:	782b      	ldrb	r3, [r5, #0]
 8005262:	3b01      	subs	r3, #1
 8005264:	2b03      	cmp	r3, #3
 8005266:	d804      	bhi.n	8005272 <ModbusRTU_receiveSerial+0x52>
 8005268:	e8df f003 	tbb	[pc, r3]
 800526c:	513f1702 	.word	0x513f1702
			RxCount = 0;
 8005270:	7022      	strb	r2, [r4, #0]
{
 8005272:	2300      	movs	r3, #0
	RxCount++;
 8005274:	7822      	ldrb	r2, [r4, #0]
 8005276:	3201      	adds	r2, #1
 8005278:	7022      	strb	r2, [r4, #0]
	if(RxBufferFlush)
 800527a:	b163      	cbz	r3, 8005296 <ModbusRTU_receiveSerial+0x76>
		memset((uint8_t*)RxBuffer,0,(sizeof(RxBuffer)/sizeof(RxBuffer[0])));
 800527c:	2264      	movs	r2, #100	@ 0x64
 800527e:	2100      	movs	r1, #0
 8005280:	4833      	ldr	r0, [pc, #204]	@ (8005350 <ModbusRTU_receiveSerial+0x130>)
 8005282:	f006 fd47 	bl	800bd14 <memset>
		RxBufferPos = 0;
 8005286:	2300      	movs	r3, #0
 8005288:	4a32      	ldr	r2, [pc, #200]	@ (8005354 <ModbusRTU_receiveSerial+0x134>)
		RxCount = 0;
 800528a:	7023      	strb	r3, [r4, #0]
		RxBufferPos = 0;
 800528c:	7013      	strb	r3, [r2, #0]
		Modbus_RxSerialState = M_RxSoF;
 800528e:	2202      	movs	r2, #2
 8005290:	702a      	strb	r2, [r5, #0]
		length = 0;
 8005292:	4a31      	ldr	r2, [pc, #196]	@ (8005358 <ModbusRTU_receiveSerial+0x138>)
 8005294:	7013      	strb	r3, [r2, #0]
}
 8005296:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if((*data == obj.ID.bits.slaveAddress) && (RxCount == 0))
 800529a:	7833      	ldrb	r3, [r6, #0]
 800529c:	b2f9      	uxtb	r1, r7
 800529e:	428b      	cmp	r3, r1
 80052a0:	7822      	ldrb	r2, [r4, #0]
 80052a2:	d109      	bne.n	80052b8 <ModbusRTU_receiveSerial+0x98>
 80052a4:	b942      	cbnz	r2, 80052b8 <ModbusRTU_receiveSerial+0x98>
				RxBuffer[RxBufferPos++] = *data;
 80052a6:	492b      	ldr	r1, [pc, #172]	@ (8005354 <ModbusRTU_receiveSerial+0x134>)
 80052a8:	780a      	ldrb	r2, [r1, #0]
 80052aa:	b2d0      	uxtb	r0, r2
 80052ac:	3201      	adds	r2, #1
 80052ae:	b2d2      	uxtb	r2, r2
 80052b0:	700a      	strb	r2, [r1, #0]
 80052b2:	4a27      	ldr	r2, [pc, #156]	@ (8005350 <ModbusRTU_receiveSerial+0x130>)
 80052b4:	5413      	strb	r3, [r2, r0]
 80052b6:	e7dc      	b.n	8005272 <ModbusRTU_receiveSerial+0x52>
			else if((*data == obj.ID.bits.functionCode) && (RxCount == 1))
 80052b8:	f3c7 2707 	ubfx	r7, r7, #8, #8
 80052bc:	429f      	cmp	r7, r3
 80052be:	d101      	bne.n	80052c4 <ModbusRTU_receiveSerial+0xa4>
 80052c0:	2a01      	cmp	r2, #1
 80052c2:	d0f0      	beq.n	80052a6 <ModbusRTU_receiveSerial+0x86>
			else if((*data < 100) && (RxCount == 2)) // 100 = (sizeof(RxBuffer)/sizeof(uint8_t))
 80052c4:	2b63      	cmp	r3, #99	@ 0x63
 80052c6:	d838      	bhi.n	800533a <ModbusRTU_receiveSerial+0x11a>
 80052c8:	2a02      	cmp	r2, #2
 80052ca:	d136      	bne.n	800533a <ModbusRTU_receiveSerial+0x11a>
				RxBuffer[RxBufferPos++] = *data;
 80052cc:	4921      	ldr	r1, [pc, #132]	@ (8005354 <ModbusRTU_receiveSerial+0x134>)
 80052ce:	780a      	ldrb	r2, [r1, #0]
 80052d0:	b2d0      	uxtb	r0, r2
 80052d2:	3201      	adds	r2, #1
 80052d4:	b2d2      	uxtb	r2, r2
 80052d6:	700a      	strb	r2, [r1, #0]
 80052d8:	4a1d      	ldr	r2, [pc, #116]	@ (8005350 <ModbusRTU_receiveSerial+0x130>)
 80052da:	5413      	strb	r3, [r2, r0]
				length = (2 + RxBuffer[2]); // slave address + function code + number of registers + data
 80052dc:	7893      	ldrb	r3, [r2, #2]
 80052de:	4a1e      	ldr	r2, [pc, #120]	@ (8005358 <ModbusRTU_receiveSerial+0x138>)
 80052e0:	3302      	adds	r3, #2
 80052e2:	7013      	strb	r3, [r2, #0]
				Modbus_RxSerialState = M_RxData;
 80052e4:	2303      	movs	r3, #3
				Modbus_RxSerialState = M_RxIdle;
 80052e6:	702b      	strb	r3, [r5, #0]
 80052e8:	e7c3      	b.n	8005272 <ModbusRTU_receiveSerial+0x52>
			RxBuffer[RxBufferPos++] = *data;
 80052ea:	4a1a      	ldr	r2, [pc, #104]	@ (8005354 <ModbusRTU_receiveSerial+0x134>)
 80052ec:	7813      	ldrb	r3, [r2, #0]
 80052ee:	b2d9      	uxtb	r1, r3
 80052f0:	3301      	adds	r3, #1
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	7013      	strb	r3, [r2, #0]
 80052f6:	7832      	ldrb	r2, [r6, #0]
 80052f8:	4b15      	ldr	r3, [pc, #84]	@ (8005350 <ModbusRTU_receiveSerial+0x130>)
 80052fa:	545a      	strb	r2, [r3, r1]
			if(RxCount >= length)
 80052fc:	4a16      	ldr	r2, [pc, #88]	@ (8005358 <ModbusRTU_receiveSerial+0x138>)
 80052fe:	7821      	ldrb	r1, [r4, #0]
 8005300:	7813      	ldrb	r3, [r2, #0]
 8005302:	4299      	cmp	r1, r3
 8005304:	d3b5      	bcc.n	8005272 <ModbusRTU_receiveSerial+0x52>
				length += 2; // add CRC bytes
 8005306:	3302      	adds	r3, #2
 8005308:	7013      	strb	r3, [r2, #0]
				Modbus_RxSerialState = M_RxEoF;
 800530a:	2304      	movs	r3, #4
 800530c:	e7eb      	b.n	80052e6 <ModbusRTU_receiveSerial+0xc6>
			RxBuffer[RxBufferPos++] = *data;
 800530e:	4a11      	ldr	r2, [pc, #68]	@ (8005354 <ModbusRTU_receiveSerial+0x134>)
 8005310:	7813      	ldrb	r3, [r2, #0]
 8005312:	b2d9      	uxtb	r1, r3
 8005314:	3301      	adds	r3, #1
 8005316:	b2db      	uxtb	r3, r3
 8005318:	7013      	strb	r3, [r2, #0]
 800531a:	7832      	ldrb	r2, [r6, #0]
 800531c:	4b0c      	ldr	r3, [pc, #48]	@ (8005350 <ModbusRTU_receiveSerial+0x130>)
 800531e:	545a      	strb	r2, [r3, r1]
			if(RxCount == length)
 8005320:	4b0d      	ldr	r3, [pc, #52]	@ (8005358 <ModbusRTU_receiveSerial+0x138>)
 8005322:	7822      	ldrb	r2, [r4, #0]
 8005324:	781b      	ldrb	r3, [r3, #0]
 8005326:	429a      	cmp	r2, r3
 8005328:	d103      	bne.n	8005332 <ModbusRTU_receiveSerial+0x112>
				RxPcktCpltFlag = true;
 800532a:	2301      	movs	r3, #1
 800532c:	4a0b      	ldr	r2, [pc, #44]	@ (800535c <ModbusRTU_receiveSerial+0x13c>)
 800532e:	7013      	strb	r3, [r2, #0]
 8005330:	e7d9      	b.n	80052e6 <ModbusRTU_receiveSerial+0xc6>
			else if(RxCount > length)
 8005332:	bf8c      	ite	hi
 8005334:	2301      	movhi	r3, #1
 8005336:	2300      	movls	r3, #0
 8005338:	e79c      	b.n	8005274 <ModbusRTU_receiveSerial+0x54>
				RxBufferFlush = true;
 800533a:	2301      	movs	r3, #1
 800533c:	e79a      	b.n	8005274 <ModbusRTU_receiveSerial+0x54>
 800533e:	bf00      	nop
 8005340:	20000144 	.word	0x20000144
 8005344:	20000134 	.word	0x20000134
 8005348:	20000000 	.word	0x20000000
 800534c:	200000c8 	.word	0x200000c8
 8005350:	200000d0 	.word	0x200000d0
 8005354:	200000cf 	.word	0x200000cf
 8005358:	200000c9 	.word	0x200000c9
 800535c:	200000ce 	.word	0x200000ce

08005360 <ModbusRTU_Init>:
}


void ModbusRTU_Init(void)
{
	ADL.slaveAddress = ADL_SLAVE_ADDRESS;
 8005360:	2201      	movs	r2, #1
 8005362:	4b01      	ldr	r3, [pc, #4]	@ (8005368 <ModbusRTU_Init+0x8>)
 8005364:	701a      	strb	r2, [r3, #0]
//	IMD1.slaveAddress = IMD1_SLAVE_ADDRESS;
//	IMD1.insulationMonitoringControl = IMD_ENABLE_DC1;
//	IMD2.slaveAddress = IMD2_SLAVE_ADDRESS;
//	IMD2.insulationMonitoringControl = IMD_ENABLE_DC2;
}
 8005366:	4770      	bx	lr
 8005368:	20000098 	.word	0x20000098

0800536c <ModbusRTU_functions>:
	uint16_t result16 = 0;
 800536c:	2300      	movs	r3, #0

void ModbusRTU_functions(void)
{
 800536e:	b5f0      	push	{r4, r5, r6, r7, lr}
	if(RxPcktCpltFlag)
 8005370:	4a54      	ldr	r2, [pc, #336]	@ (80054c4 <ModbusRTU_functions+0x158>)
{
 8005372:	b085      	sub	sp, #20
	if(RxPcktCpltFlag)
 8005374:	7811      	ldrb	r1, [r2, #0]
	ModbusID_t objID = {0};
 8005376:	e9cd 3302 	strd	r3, r3, [sp, #8]
	uint16_t result16 = 0;
 800537a:	f8ad 3006 	strh.w	r3, [sp, #6]
	if(RxPcktCpltFlag)
 800537e:	2900      	cmp	r1, #0
 8005380:	d02f      	beq.n	80053e2 <ModbusRTU_functions+0x76>
		if(ModbusRTU_checksum((uint8_t*)RxBuffer, RxBufferPos))
 8005382:	4d51      	ldr	r5, [pc, #324]	@ (80054c8 <ModbusRTU_functions+0x15c>)
 8005384:	4c51      	ldr	r4, [pc, #324]	@ (80054cc <ModbusRTU_functions+0x160>)
		RxPcktCpltFlag = false;
 8005386:	7013      	strb	r3, [r2, #0]
		if(ModbusRTU_checksum((uint8_t*)RxBuffer, RxBufferPos))
 8005388:	4620      	mov	r0, r4
 800538a:	7829      	ldrb	r1, [r5, #0]
 800538c:	f7ff fe10 	bl	8004fb0 <ModbusRTU_checksum>
 8005390:	4e4f      	ldr	r6, [pc, #316]	@ (80054d0 <ModbusRTU_functions+0x164>)
 8005392:	4607      	mov	r7, r0
 8005394:	2800      	cmp	r0, #0
 8005396:	f000 8089 	beq.w	80054ac <ModbusRTU_functions+0x140>
			if(RxBuffer[2] == 2)
 800539a:	78a3      	ldrb	r3, [r4, #2]
 800539c:	2b02      	cmp	r3, #2
 800539e:	d176      	bne.n	800548e <ModbusRTU_functions+0x122>
				result16 = ((uint16_t)(RxBuffer[3] << 8) | ((uint16_t)RxBuffer[4]));
 80053a0:	78e2      	ldrb	r2, [r4, #3]
 80053a2:	7923      	ldrb	r3, [r4, #4]
 80053a4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80053a8:	f8ad 3006 	strh.w	r3, [sp, #6]
			objID.ID.all = txID;
 80053ac:	4b49      	ldr	r3, [pc, #292]	@ (80054d4 <ModbusRTU_functions+0x168>)
 80053ae:	681b      	ldr	r3, [r3, #0]
			if((objID.ID.bits.slaveAddress == RxBuffer[0]))
 80053b0:	7822      	ldrb	r2, [r4, #0]
			objID.ID.all = txID;
 80053b2:	9303      	str	r3, [sp, #12]
			if((objID.ID.bits.slaveAddress == RxBuffer[0]))
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d107      	bne.n	80053ca <ModbusRTU_functions+0x5e>
				adl_getData(&objID.ID.bits.slaveAddress, &objID.ID.bits.startAddress, &result16, &result32);
 80053ba:	ab02      	add	r3, sp, #8
 80053bc:	f10d 0206 	add.w	r2, sp, #6
 80053c0:	f10d 010e 	add.w	r1, sp, #14
 80053c4:	a803      	add	r0, sp, #12
 80053c6:	f7ff fc05 	bl	8004bd4 <adl_getData>
			memset((uint8_t*)RxBuffer,0,(sizeof(RxBuffer)/sizeof(RxBuffer[0])));
 80053ca:	2264      	movs	r2, #100	@ 0x64
 80053cc:	2100      	movs	r1, #0
 80053ce:	483f      	ldr	r0, [pc, #252]	@ (80054cc <ModbusRTU_functions+0x160>)
 80053d0:	f006 fca0 	bl	800bd14 <memset>
			RxBufferPos = 0;
 80053d4:	2300      	movs	r3, #0
 80053d6:	702b      	strb	r3, [r5, #0]
			Modbus_RxSerialState = M_RxSoF;
 80053d8:	2302      	movs	r3, #2
			rxFlag = true;
 80053da:	2201      	movs	r2, #1
			Modbus_RxSerialState = M_RxSoF;
 80053dc:	7033      	strb	r3, [r6, #0]
			rxFlag = true;
 80053de:	4b3e      	ldr	r3, [pc, #248]	@ (80054d8 <ModbusRTU_functions+0x16c>)
 80053e0:	701a      	strb	r2, [r3, #0]
	if(RxRetryCount >= 5)
 80053e2:	4b3e      	ldr	r3, [pc, #248]	@ (80054dc <ModbusRTU_functions+0x170>)
 80053e4:	4a3e      	ldr	r2, [pc, #248]	@ (80054e0 <ModbusRTU_functions+0x174>)
 80053e6:	781b      	ldrb	r3, [r3, #0]
 80053e8:	2b04      	cmp	r3, #4
		ModbusRxError = true;
 80053ea:	bf8c      	ite	hi
 80053ec:	2101      	movhi	r1, #1
		ModbusRxError = false;
 80053ee:	2100      	movls	r1, #0
 80053f0:	4b3c      	ldr	r3, [pc, #240]	@ (80054e4 <ModbusRTU_functions+0x178>)
		ModbusRxError = true;
 80053f2:	bf8b      	itete	hi
 80053f4:	7011      	strbhi	r1, [r2, #0]
		ModbusRxError = false;
 80053f6:	7011      	strbls	r1, [r2, #0]
		controlSide_data.errorStatus.bit.serialAError = 1;
 80053f8:	785a      	ldrbhi	r2, [r3, #1]
		controlSide_data.errorStatus.bit.serialAError = 0;
 80053fa:	785a      	ldrbls	r2, [r3, #1]
		controlSide_data.errorStatus.bit.serialAError = 1;
 80053fc:	bf8c      	ite	hi
 80053fe:	430a      	orrhi	r2, r1
		controlSide_data.errorStatus.bit.serialAError = 0;
 8005400:	f361 0200 	bfils	r2, r1, #0, #1
 8005404:	705a      	strb	r2, [r3, #1]
#endif

#if !MODBUS_SNIFFER

#if ADL_ENABLE
	if(!Modbus_Queue.ActiveMask && TxCycleInterval >= MODBUS_TRANSMIT_CYCLE)
 8005406:	4b38      	ldr	r3, [pc, #224]	@ (80054e8 <ModbusRTU_functions+0x17c>)
 8005408:	6819      	ldr	r1, [r3, #0]
 800540a:	2900      	cmp	r1, #0
 800540c:	d157      	bne.n	80054be <ModbusRTU_functions+0x152>
 800540e:	4a37      	ldr	r2, [pc, #220]	@ (80054ec <ModbusRTU_functions+0x180>)
 8005410:	8813      	ldrh	r3, [r2, #0]
 8005412:	b29b      	uxth	r3, r3
 8005414:	2b63      	cmp	r3, #99	@ 0x63
 8005416:	d952      	bls.n	80054be <ModbusRTU_functions+0x152>
	{
		TxCycleInterval = 0;

		if (identifyMeter == false)
 8005418:	4b35      	ldr	r3, [pc, #212]	@ (80054f0 <ModbusRTU_functions+0x184>)
		TxCycleInterval = 0;
 800541a:	8011      	strh	r1, [r2, #0]
		if (identifyMeter == false)
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	b913      	cbnz	r3, 8005426 <ModbusRTU_functions+0xba>
		{
			adl_IdentifyEnergyMeter((ADL_t*) &ADL);
 8005420:	4834      	ldr	r0, [pc, #208]	@ (80054f4 <ModbusRTU_functions+0x188>)
 8005422:	f7ff fd6f 	bl	8004f04 <adl_IdentifyEnergyMeter>
		}

		if (singlePhaseMeter)
 8005426:	4b34      	ldr	r3, [pc, #208]	@ (80054f8 <ModbusRTU_functions+0x18c>)
 8005428:	781b      	ldrb	r3, [r3, #0]
 800542a:	b173      	cbz	r3, 800544a <ModbusRTU_functions+0xde>
		{
			adl_VoltagePhaseA((ADL_t*) &ADL);
 800542c:	4831      	ldr	r0, [pc, #196]	@ (80054f4 <ModbusRTU_functions+0x188>)
 800542e:	f7ff fc5b 	bl	8004ce8 <adl_VoltagePhaseA>
			adl_CurrentPhaseA((ADL_t*) &ADL);
 8005432:	4830      	ldr	r0, [pc, #192]	@ (80054f4 <ModbusRTU_functions+0x188>)
 8005434:	f7ff fcb4 	bl	8004da0 <adl_CurrentPhaseA>
			adl_Frequency((ADL_t*) &ADL);
 8005438:	482e      	ldr	r0, [pc, #184]	@ (80054f4 <ModbusRTU_functions+0x188>)
 800543a:	f7ff fd0d 	bl	8004e58 <adl_Frequency>
			adl_TotalActiveEnergy((ADL_t*) &ADL);
 800543e:	482d      	ldr	r0, [pc, #180]	@ (80054f4 <ModbusRTU_functions+0x188>)
 8005440:	f7ff fc3a 	bl	8004cb8 <adl_TotalActiveEnergy>
			adl_TotalActivePower((ADL_t*) &ADL);
 8005444:	482b      	ldr	r0, [pc, #172]	@ (80054f4 <ModbusRTU_functions+0x188>)
 8005446:	f7ff fd2f 	bl	8004ea8 <adl_TotalActivePower>
		}

		if (threePhaseMeter)
 800544a:	4b2c      	ldr	r3, [pc, #176]	@ (80054fc <ModbusRTU_functions+0x190>)
 800544c:	781b      	ldrb	r3, [r3, #0]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d035      	beq.n	80054be <ModbusRTU_functions+0x152>
		{
			adl_VoltagePhaseA((ADL_t*) &ADL);
 8005452:	4828      	ldr	r0, [pc, #160]	@ (80054f4 <ModbusRTU_functions+0x188>)
 8005454:	f7ff fc48 	bl	8004ce8 <adl_VoltagePhaseA>
			adl_VoltagePhaseB((ADL_t*) &ADL);
 8005458:	4826      	ldr	r0, [pc, #152]	@ (80054f4 <ModbusRTU_functions+0x188>)
 800545a:	f7ff fc6d 	bl	8004d38 <adl_VoltagePhaseB>
			adl_VoltagePhaseC((ADL_t*) &ADL);
 800545e:	4825      	ldr	r0, [pc, #148]	@ (80054f4 <ModbusRTU_functions+0x188>)
 8005460:	f7ff fc84 	bl	8004d6c <adl_VoltagePhaseC>
			adl_CurrentPhaseA((ADL_t*) &ADL);
 8005464:	4823      	ldr	r0, [pc, #140]	@ (80054f4 <ModbusRTU_functions+0x188>)
 8005466:	f7ff fc9b 	bl	8004da0 <adl_CurrentPhaseA>
			adl_CurrentPhaseB((ADL_t*) &ADL);
 800546a:	4822      	ldr	r0, [pc, #136]	@ (80054f4 <ModbusRTU_functions+0x188>)
 800546c:	f7ff fcc0 	bl	8004df0 <adl_CurrentPhaseB>
			adl_CurrentPhaseC((ADL_t*) &ADL);
 8005470:	4820      	ldr	r0, [pc, #128]	@ (80054f4 <ModbusRTU_functions+0x188>)
 8005472:	f7ff fcd7 	bl	8004e24 <adl_CurrentPhaseC>
			adl_Frequency((ADL_t*) &ADL);
 8005476:	481f      	ldr	r0, [pc, #124]	@ (80054f4 <ModbusRTU_functions+0x188>)
 8005478:	f7ff fcee 	bl	8004e58 <adl_Frequency>
			adl_TotalActiveEnergy((ADL_t*) &ADL);
 800547c:	481d      	ldr	r0, [pc, #116]	@ (80054f4 <ModbusRTU_functions+0x188>)
 800547e:	f7ff fc1b 	bl	8004cb8 <adl_TotalActiveEnergy>
			adl_TotalActivePower((ADL_t*) &ADL);
 8005482:	481c      	ldr	r0, [pc, #112]	@ (80054f4 <ModbusRTU_functions+0x188>)
	imd_negativeResistance((IMD_t*)&IMD2);

#endif

#endif
}
 8005484:	b005      	add	sp, #20
 8005486:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
			adl_TotalActivePower((ADL_t*) &ADL);
 800548a:	f7ff bd0d 	b.w	8004ea8 <adl_TotalActivePower>
			else if(RxBuffer[2] == 4)
 800548e:	78a3      	ldrb	r3, [r4, #2]
 8005490:	2b04      	cmp	r3, #4
 8005492:	d18b      	bne.n	80053ac <ModbusRTU_functions+0x40>
				result32 = ((uint32_t)(RxBuffer[3] << 24) | ((uint32_t)RxBuffer[4] << 16) | ((uint32_t)RxBuffer[5] << 8) | ((uint32_t)RxBuffer[6]));
 8005494:	78e0      	ldrb	r0, [r4, #3]
 8005496:	7923      	ldrb	r3, [r4, #4]
 8005498:	7962      	ldrb	r2, [r4, #5]
 800549a:	041b      	lsls	r3, r3, #16
 800549c:	79a1      	ldrb	r1, [r4, #6]
 800549e:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80054a2:	430b      	orrs	r3, r1
 80054a4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80054a8:	9302      	str	r3, [sp, #8]
 80054aa:	e77f      	b.n	80053ac <ModbusRTU_functions+0x40>
			memset((uint8_t*)RxBuffer,0,(sizeof(RxBuffer)/sizeof(RxBuffer[0])));
 80054ac:	4601      	mov	r1, r0
 80054ae:	2264      	movs	r2, #100	@ 0x64
 80054b0:	4620      	mov	r0, r4
 80054b2:	f006 fc2f 	bl	800bd14 <memset>
			Modbus_RxSerialState = M_RxSoF;
 80054b6:	2302      	movs	r3, #2
			RxBufferPos = 0;
 80054b8:	702f      	strb	r7, [r5, #0]
			Modbus_RxSerialState = M_RxSoF;
 80054ba:	7033      	strb	r3, [r6, #0]
 80054bc:	e791      	b.n	80053e2 <ModbusRTU_functions+0x76>
}
 80054be:	b005      	add	sp, #20
 80054c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054c2:	bf00      	nop
 80054c4:	200000ce 	.word	0x200000ce
 80054c8:	200000cf 	.word	0x200000cf
 80054cc:	200000d0 	.word	0x200000d0
 80054d0:	20000000 	.word	0x20000000
 80054d4:	20000144 	.word	0x20000144
 80054d8:	20000142 	.word	0x20000142
 80054dc:	200000cd 	.word	0x200000cd
 80054e0:	200000cc 	.word	0x200000cc
 80054e4:	200015ac 	.word	0x200015ac
 80054e8:	20000148 	.word	0x20000148
 80054ec:	2000013e 	.word	0x2000013e
 80054f0:	20000096 	.word	0x20000096
 80054f4:	20000098 	.word	0x20000098
 80054f8:	20000095 	.word	0x20000095
 80054fc:	20000094 	.word	0x20000094

08005500 <CSMS_modbusCRC>:
/*----------------------------------------------------------------------------
 * Functions
 *----------------------------------------------------------------------------*/

static uint16_t CSMS_modbusCRC(const char* restrict data, uint8_t length)
{
 8005500:	4602      	mov	r2, r0
    uint16_t crc = 0xFFFF;

    while (length--)
 8005502:	4401      	add	r1, r0
    uint16_t crc = 0xFFFF;
 8005504:	f64f 70ff 	movw	r0, #65535	@ 0xffff
{
 8005508:	b530      	push	{r4, r5, lr}
    {
        crc ^= *data++;

        for (int i = 0; i < 8; ++i)
        {
            if (crc & 0x0001)
 800550a:	4d08      	ldr	r5, [pc, #32]	@ (800552c <CSMS_modbusCRC+0x2c>)
    while (length--)
 800550c:	428a      	cmp	r2, r1
 800550e:	d100      	bne.n	8005512 <CSMS_modbusCRC+0x12>
            else
                crc >>= 1;
        }
    }
    return crc;
}
 8005510:	bd30      	pop	{r4, r5, pc}
        crc ^= *data++;
 8005512:	2408      	movs	r4, #8
 8005514:	f812 3b01 	ldrb.w	r3, [r2], #1
 8005518:	4058      	eors	r0, r3
            if (crc & 0x0001)
 800551a:	f340 0300 	sbfx	r3, r0, #0, #1
 800551e:	402b      	ands	r3, r5
 8005520:	ea83 0350 	eor.w	r3, r3, r0, lsr #1
        for (int i = 0; i < 8; ++i)
 8005524:	3c01      	subs	r4, #1
            if (crc & 0x0001)
 8005526:	b298      	uxth	r0, r3
        for (int i = 0; i < 8; ++i)
 8005528:	d1f7      	bne.n	800551a <CSMS_modbusCRC+0x1a>
 800552a:	e7ef      	b.n	800550c <CSMS_modbusCRC+0xc>
 800552c:	ffffa001 	.word	0xffffa001

08005530 <CSMS_Intick>:
            RxBusTimeout++;
 8005530:	4a04      	ldr	r2, [pc, #16]	@ (8005544 <CSMS_Intick+0x14>)
 8005532:	6813      	ldr	r3, [r2, #0]
 8005534:	3301      	adds	r3, #1
 8005536:	6013      	str	r3, [r2, #0]
            RxSerialFaultTimeout++;
 8005538:	4a03      	ldr	r2, [pc, #12]	@ (8005548 <CSMS_Intick+0x18>)
 800553a:	6813      	ldr	r3, [r2, #0]
 800553c:	3301      	adds	r3, #1
 800553e:	6013      	str	r3, [r2, #0]
}
 8005540:	4770      	bx	lr
 8005542:	bf00      	nop
 8005544:	200009f4 	.word	0x200009f4
 8005548:	200009f0 	.word	0x200009f0

0800554c <CSMS_transmitSerial>:
{
 800554c:	b570      	push	{r4, r5, r6, lr}
		if ((CSMS_Queue.ActiveMask & (1 << instruction)) != 0x0)        // check whether activation mask not zero
 800554e:	4c12      	ldr	r4, [pc, #72]	@ (8005598 <CSMS_transmitSerial+0x4c>)
 8005550:	4d12      	ldr	r5, [pc, #72]	@ (800559c <CSMS_transmitSerial+0x50>)
 8005552:	8822      	ldrh	r2, [r4, #0]
 8005554:	782b      	ldrb	r3, [r5, #0]
 8005556:	b292      	uxth	r2, r2
 8005558:	411a      	asrs	r2, r3
 800555a:	07d2      	lsls	r2, r2, #31
{
 800555c:	4606      	mov	r6, r0
		if ((CSMS_Queue.ActiveMask & (1 << instruction)) != 0x0)        // check whether activation mask not zero
 800555e:	d519      	bpl.n	8005594 <CSMS_transmitSerial+0x48>
			TransmitFunction((uint8_t*)CSMS_Queue.TxData[instruction], CSMS_Queue.Length[instruction]);
 8005560:	18e2      	adds	r2, r4, r3
 8005562:	7891      	ldrb	r1, [r2, #2]
 8005564:	2264      	movs	r2, #100	@ 0x64
 8005566:	fb02 4303 	mla	r3, r2, r3, r4
 800556a:	f103 0022 	add.w	r0, r3, #34	@ 0x22
 800556e:	47b0      	blx	r6
			CSMS_Queue.ActiveMask &= ~(1 << instruction);               // reset activation for instruction
 8005570:	2101      	movs	r1, #1
 8005572:	782b      	ldrb	r3, [r5, #0]
 8005574:	8822      	ldrh	r2, [r4, #0]
 8005576:	4099      	lsls	r1, r3
			instruction++;                                              // update instruction starting point
 8005578:	3301      	adds	r3, #1
 800557a:	b2db      	uxtb	r3, r3
			CSMS_Queue.ActiveMask &= ~(1 << instruction);               // reset activation for instruction
 800557c:	b292      	uxth	r2, r2
 800557e:	ea22 0201 	bic.w	r2, r2, r1
			if((instruction == CSMS_QUEUE_SIZE) || (CSMS_Queue.ActiveMask == 0))
 8005582:	2b10      	cmp	r3, #16
			CSMS_Queue.ActiveMask &= ~(1 << instruction);               // reset activation for instruction
 8005584:	8022      	strh	r2, [r4, #0]
			instruction++;                                              // update instruction starting point
 8005586:	702b      	strb	r3, [r5, #0]
			if((instruction == CSMS_QUEUE_SIZE) || (CSMS_Queue.ActiveMask == 0))
 8005588:	d002      	beq.n	8005590 <CSMS_transmitSerial+0x44>
 800558a:	8823      	ldrh	r3, [r4, #0]
 800558c:	b29b      	uxth	r3, r3
 800558e:	b90b      	cbnz	r3, 8005594 <CSMS_transmitSerial+0x48>
				instruction = 0;
 8005590:	2300      	movs	r3, #0
 8005592:	702b      	strb	r3, [r5, #0]
}
 8005594:	bd70      	pop	{r4, r5, r6, pc}
 8005596:	bf00      	nop
 8005598:	20000a66 	.word	0x20000a66
 800559c:	200009ef 	.word	0x200009ef

080055a0 <CSMS_receiveSerial>:
{
 80055a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if(RxBusTimeout >= CSMS_RX_DEAD_TIME_INTERVAL) // dead time monitor
 80055a4:	f8df 80e4 	ldr.w	r8, [pc, #228]	@ 800568c <CSMS_receiveSerial+0xec>
{
 80055a8:	4606      	mov	r6, r0
    if(RxBusTimeout >= CSMS_RX_DEAD_TIME_INTERVAL) // dead time monitor
 80055aa:	f8d8 3000 	ldr.w	r3, [r8]
 80055ae:	4d38      	ldr	r5, [pc, #224]	@ (8005690 <CSMS_receiveSerial+0xf0>)
 80055b0:	2b31      	cmp	r3, #49	@ 0x31
 80055b2:	4f38      	ldr	r7, [pc, #224]	@ (8005694 <CSMS_receiveSerial+0xf4>)
 80055b4:	4c38      	ldr	r4, [pc, #224]	@ (8005698 <CSMS_receiveSerial+0xf8>)
 80055b6:	d90e      	bls.n	80055d6 <CSMS_receiveSerial+0x36>
        if(RxSerialState != RxIdle)
 80055b8:	782b      	ldrb	r3, [r5, #0]
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d00b      	beq.n	80055d6 <CSMS_receiveSerial+0x36>
            memset(RxBuffer,0,(sizeof(RxBuffer)/sizeof(RxBuffer[0])));
 80055be:	2264      	movs	r2, #100	@ 0x64
 80055c0:	2100      	movs	r1, #0
 80055c2:	4836      	ldr	r0, [pc, #216]	@ (800569c <CSMS_receiveSerial+0xfc>)
 80055c4:	f006 fba6 	bl	800bd14 <memset>
            RxBufferPos = 0;
 80055c8:	2300      	movs	r3, #0
 80055ca:	4a35      	ldr	r2, [pc, #212]	@ (80056a0 <CSMS_receiveSerial+0x100>)
            RxBufferFlush = false;
 80055cc:	703b      	strb	r3, [r7, #0]
            RxBufferPos = 0;
 80055ce:	7013      	strb	r3, [r2, #0]
            RxSerialState = RxSoF;
 80055d0:	2202      	movs	r2, #2
            RxCount = 0;
 80055d2:	7023      	strb	r3, [r4, #0]
            RxSerialState = RxSoF;
 80055d4:	702a      	strb	r2, [r5, #0]
    RxBusTimeout = 0;
 80055d6:	2200      	movs	r2, #0
 80055d8:	f8c8 2000 	str.w	r2, [r8]
	switch(RxSerialState)
 80055dc:	782b      	ldrb	r3, [r5, #0]
 80055de:	3b01      	subs	r3, #1
 80055e0:	2b03      	cmp	r3, #3
 80055e2:	d804      	bhi.n	80055ee <CSMS_receiveSerial+0x4e>
 80055e4:	e8df f003 	tbb	[pc, r3]
 80055e8:	3b2f1602 	.word	0x3b2f1602
			RxCount = 0;
 80055ec:	7022      	strb	r2, [r4, #0]
	RxCount++;
 80055ee:	7823      	ldrb	r3, [r4, #0]
 80055f0:	3301      	adds	r3, #1
 80055f2:	7023      	strb	r3, [r4, #0]
	if(RxBufferFlush)
 80055f4:	783b      	ldrb	r3, [r7, #0]
 80055f6:	b15b      	cbz	r3, 8005610 <CSMS_receiveSerial+0x70>
		memset(RxBuffer,0,(sizeof(RxBuffer)/sizeof(RxBuffer[0])));
 80055f8:	2264      	movs	r2, #100	@ 0x64
 80055fa:	2100      	movs	r1, #0
 80055fc:	4827      	ldr	r0, [pc, #156]	@ (800569c <CSMS_receiveSerial+0xfc>)
 80055fe:	f006 fb89 	bl	800bd14 <memset>
		RxBufferPos = 0;
 8005602:	2300      	movs	r3, #0
 8005604:	4a26      	ldr	r2, [pc, #152]	@ (80056a0 <CSMS_receiveSerial+0x100>)
		RxBufferFlush = false;
 8005606:	703b      	strb	r3, [r7, #0]
		RxBufferPos = 0;
 8005608:	7013      	strb	r3, [r2, #0]
		RxSerialState = RxSoF;
 800560a:	2202      	movs	r2, #2
		RxCount = 0;
 800560c:	7023      	strb	r3, [r4, #0]
		RxSerialState = RxSoF;
 800560e:	702a      	strb	r2, [r5, #0]
}
 8005610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if((*data == '#') && (RxCount == 0))
 8005614:	7833      	ldrb	r3, [r6, #0]
 8005616:	7822      	ldrb	r2, [r4, #0]
 8005618:	2b23      	cmp	r3, #35	@ 0x23
 800561a:	d107      	bne.n	800562c <CSMS_receiveSerial+0x8c>
 800561c:	bb2a      	cbnz	r2, 800566a <CSMS_receiveSerial+0xca>
				RxBuffer[RxBufferPos++] = *data;
 800561e:	4920      	ldr	r1, [pc, #128]	@ (80056a0 <CSMS_receiveSerial+0x100>)
 8005620:	780a      	ldrb	r2, [r1, #0]
 8005622:	1c50      	adds	r0, r2, #1
 8005624:	7008      	strb	r0, [r1, #0]
 8005626:	491d      	ldr	r1, [pc, #116]	@ (800569c <CSMS_receiveSerial+0xfc>)
 8005628:	548b      	strb	r3, [r1, r2]
 800562a:	e7e0      	b.n	80055ee <CSMS_receiveSerial+0x4e>
			else if((*data == 'M') && (RxCount == 1))
 800562c:	2b4d      	cmp	r3, #77	@ 0x4d
 800562e:	d11c      	bne.n	800566a <CSMS_receiveSerial+0xca>
 8005630:	2a01      	cmp	r2, #1
 8005632:	d11a      	bne.n	800566a <CSMS_receiveSerial+0xca>
				RxBuffer[RxBufferPos++] = *data;
 8005634:	491a      	ldr	r1, [pc, #104]	@ (80056a0 <CSMS_receiveSerial+0x100>)
 8005636:	780a      	ldrb	r2, [r1, #0]
 8005638:	1c50      	adds	r0, r2, #1
 800563a:	7008      	strb	r0, [r1, #0]
 800563c:	4917      	ldr	r1, [pc, #92]	@ (800569c <CSMS_receiveSerial+0xfc>)
 800563e:	548b      	strb	r3, [r1, r2]
				RxSerialState = RxData;
 8005640:	2303      	movs	r3, #3
				RxSerialState = RxIdle;
 8005642:	702b      	strb	r3, [r5, #0]
 8005644:	e7d3      	b.n	80055ee <CSMS_receiveSerial+0x4e>
			RxBuffer[RxBufferPos++] = *data;
 8005646:	4a16      	ldr	r2, [pc, #88]	@ (80056a0 <CSMS_receiveSerial+0x100>)
 8005648:	7813      	ldrb	r3, [r2, #0]
 800564a:	1c59      	adds	r1, r3, #1
 800564c:	7011      	strb	r1, [r2, #0]
 800564e:	7831      	ldrb	r1, [r6, #0]
 8005650:	4a12      	ldr	r2, [pc, #72]	@ (800569c <CSMS_receiveSerial+0xfc>)
 8005652:	54d1      	strb	r1, [r2, r3]
			if(RxCount == 17)
 8005654:	7823      	ldrb	r3, [r4, #0]
 8005656:	2b11      	cmp	r3, #17
 8005658:	d1c9      	bne.n	80055ee <CSMS_receiveSerial+0x4e>
				RxSerialState = RxEoF;
 800565a:	2304      	movs	r3, #4
 800565c:	e7f1      	b.n	8005642 <CSMS_receiveSerial+0xa2>
			if((*data == '*') && (RxCount == 18))
 800565e:	7833      	ldrb	r3, [r6, #0]
			if((*data == '#') && (RxCount == 0))
 8005660:	7822      	ldrb	r2, [r4, #0]
			if((*data == '*') && (RxCount == 18))
 8005662:	2b2a      	cmp	r3, #42	@ 0x2a
 8005664:	d104      	bne.n	8005670 <CSMS_receiveSerial+0xd0>
 8005666:	2a12      	cmp	r2, #18
 8005668:	d0d9      	beq.n	800561e <CSMS_receiveSerial+0x7e>
				RxBufferFlush = true;
 800566a:	2301      	movs	r3, #1
 800566c:	703b      	strb	r3, [r7, #0]
 800566e:	e7be      	b.n	80055ee <CSMS_receiveSerial+0x4e>
			else if((*data == '\n') && (RxCount == 19))
 8005670:	2b0a      	cmp	r3, #10
 8005672:	d1fa      	bne.n	800566a <CSMS_receiveSerial+0xca>
 8005674:	2a13      	cmp	r2, #19
 8005676:	d1f8      	bne.n	800566a <CSMS_receiveSerial+0xca>
				RxBuffer[RxBufferPos++] = *data;
 8005678:	4909      	ldr	r1, [pc, #36]	@ (80056a0 <CSMS_receiveSerial+0x100>)
 800567a:	780a      	ldrb	r2, [r1, #0]
 800567c:	1c50      	adds	r0, r2, #1
 800567e:	7008      	strb	r0, [r1, #0]
 8005680:	4906      	ldr	r1, [pc, #24]	@ (800569c <CSMS_receiveSerial+0xfc>)
 8005682:	548b      	strb	r3, [r1, r2]
				RxPcktCpltFlag = true;
 8005684:	2301      	movs	r3, #1
 8005686:	4a07      	ldr	r2, [pc, #28]	@ (80056a4 <CSMS_receiveSerial+0x104>)
 8005688:	7013      	strb	r3, [r2, #0]
 800568a:	e7da      	b.n	8005642 <CSMS_receiveSerial+0xa2>
 800568c:	200009f4 	.word	0x200009f4
 8005690:	20000001 	.word	0x20000001
 8005694:	200009ee 	.word	0x200009ee
 8005698:	200009ed 	.word	0x200009ed
 800569c:	20000a02 	.word	0x20000a02
 80056a0:	20000a01 	.word	0x20000a01
 80056a4:	20000a00 	.word	0x20000a00

080056a8 <CSMS_Init>:
}

void CSMS_Init(void)
{
//	RxSerialState = RxSoF;
}
 80056a8:	4770      	bx	lr
	...

080056ac <CSMS_functions>:

void CSMS_functions(void)
{
 80056ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(RxPcktCpltFlag)
 80056b0:	4bb7      	ldr	r3, [pc, #732]	@ (8005990 <CSMS_functions+0x2e4>)
 80056b2:	4db8      	ldr	r5, [pc, #736]	@ (8005994 <CSMS_functions+0x2e8>)
 80056b4:	781b      	ldrb	r3, [r3, #0]
{
 80056b6:	b089      	sub	sp, #36	@ 0x24
	if(RxPcktCpltFlag)
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	f000 808e 	beq.w	80057da <CSMS_functions+0x12e>
	{
		CSMS_getmSerial(&RxBuffer[1], (RxBufferPos - 3));
 80056be:	4eb6      	ldr	r6, [pc, #728]	@ (8005998 <CSMS_functions+0x2ec>)
	uint16_t crc_calc = CSMS_modbusCRC(data, (length - 2));
 80056c0:	48b6      	ldr	r0, [pc, #728]	@ (800599c <CSMS_functions+0x2f0>)
		CSMS_getmSerial(&RxBuffer[1], (RxBufferPos - 3));
 80056c2:	7834      	ldrb	r4, [r6, #0]
	uint16_t crc_rx = (data[length - 1] << 8) | (data[length - 2]);
 80056c4:	f8df 82d8 	ldr.w	r8, [pc, #728]	@ 80059a0 <CSMS_functions+0x2f4>
	uint16_t crc_calc = CSMS_modbusCRC(data, (length - 2));
 80056c8:	1f61      	subs	r1, r4, #5
 80056ca:	b2c9      	uxtb	r1, r1
 80056cc:	f7ff ff18 	bl	8005500 <CSMS_modbusCRC>
		CSMS_getmSerial(&RxBuffer[1], (RxBufferPos - 3));
 80056d0:	3c03      	subs	r4, #3
	uint16_t crc_rx = (data[length - 1] << 8) | (data[length - 2]);
 80056d2:	b2e4      	uxtb	r4, r4
 80056d4:	f108 33ff 	add.w	r3, r8, #4294967295
 80056d8:	f818 2004 	ldrb.w	r2, [r8, r4]
 80056dc:	5d1b      	ldrb	r3, [r3, r4]
	if ((crc_calc == crc_rx) && (crc_calc != 0) && (crc_rx != 0))
 80056de:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80056e2:	4298      	cmp	r0, r3
 80056e4:	d16c      	bne.n	80057c0 <CSMS_functions+0x114>
 80056e6:	2800      	cmp	r0, #0
 80056e8:	d06a      	beq.n	80057c0 <CSMS_functions+0x114>
		networkSide_data.status = (uint8_t) data[1];
 80056ea:	4bae      	ldr	r3, [pc, #696]	@ (80059a4 <CSMS_functions+0x2f8>)
 80056ec:	f898 2002 	ldrb.w	r2, [r8, #2]
		CSMS.request.msgID = (uint8_t) data[8];
 80056f0:	f898 1009 	ldrb.w	r1, [r8, #9]
		networkSide_data.status = (uint8_t) data[1];
 80056f4:	801a      	strh	r2, [r3, #0]
		networkSide_data.stopCharge = (uint8_t) data[2];
 80056f6:	f898 2003 	ldrb.w	r2, [r8, #3]
 80056fa:	f8b8 e00a 	ldrh.w	lr, [r8, #10]
 80056fe:	715a      	strb	r2, [r3, #5]
		networkSide_data.scheduleCharge = (uint8_t) data[3];
 8005700:	f898 2004 	ldrb.w	r2, [r8, #4]
		uint8_t data2 = (uint8_t) data[10];
 8005704:	f898 400b 	ldrb.w	r4, [r8, #11]
		networkSide_data.scheduleCharge = (uint8_t) data[3];
 8005708:	729a      	strb	r2, [r3, #10]
		networkSide_data.isInternet_available = (uint8_t) data[4];
 800570a:	f898 2005 	ldrb.w	r2, [r8, #5]
		uint8_t data3 = (uint8_t) data[11];
 800570e:	f898 000c 	ldrb.w	r0, [r8, #12]
		networkSide_data.isInternet_available = (uint8_t) data[4];
 8005712:	735a      	strb	r2, [r3, #13]
		networkSide_data.ledOnOff_command = (uint8_t) data[5];
 8005714:	f898 2006 	ldrb.w	r2, [r8, #6]
 8005718:	f8b8 c00c 	ldrh.w	ip, [r8, #12]
 800571c:	739a      	strb	r2, [r3, #14]
		networkSide_data.chargerLock = (uint8_t) data[6];
 800571e:	f898 2007 	ldrb.w	r2, [r8, #7]
		uint8_t data4 = (uint8_t) data[12];
 8005722:	f898 900d 	ldrb.w	r9, [r8, #13]
		networkSide_data.chargerLock = (uint8_t) data[6];
 8005726:	71da      	strb	r2, [r3, #7]
		networkSide_data.scheduelCharge_active = (uint8_t) data[7];
 8005728:	f898 2008 	ldrb.w	r2, [r8, #8]
		uint8_t data5 = (uint8_t) data[13];
 800572c:	f898 700e 	ldrb.w	r7, [r8, #14]
		networkSide_data.scheduelCharge_active = (uint8_t) data[7];
 8005730:	721a      	strb	r2, [r3, #8]
		CSMS.request.msgID = (uint8_t) data[8];
 8005732:	4a9d      	ldr	r2, [pc, #628]	@ (80059a8 <CSMS_functions+0x2fc>)
 8005734:	f8b8 a00e 	ldrh.w	sl, [r8, #14]
 8005738:	70d1      	strb	r1, [r2, #3]
		switch (CSMS.request.msgID)
 800573a:	f892 b003 	ldrb.w	fp, [r2, #3]
		uint8_t data1 = (uint8_t) data[9];
 800573e:	f898 100a 	ldrb.w	r1, [r8, #10]
		switch (CSMS.request.msgID)
 8005742:	f1bb 0f30 	cmp.w	fp, #48	@ 0x30
		uint8_t data6 = (uint8_t) data[14];
 8005746:	f898 800f 	ldrb.w	r8, [r8, #15]
		switch (CSMS.request.msgID)
 800574a:	fa5f f28b 	uxtb.w	r2, fp
 800574e:	d831      	bhi.n	80057b4 <CSMS_functions+0x108>
 8005750:	2a27      	cmp	r2, #39	@ 0x27
 8005752:	d817      	bhi.n	8005784 <CSMS_functions+0xd8>
 8005754:	2a01      	cmp	r2, #1
 8005756:	f000 80a8 	beq.w	80058aa <CSMS_functions+0x1fe>
 800575a:	2a02      	cmp	r2, #2
 800575c:	f000 80ae 	beq.w	80058bc <CSMS_functions+0x210>
 8005760:	2a00      	cmp	r2, #0
 8005762:	f000 8099 	beq.w	8005898 <CSMS_functions+0x1ec>
		rxFlag = true;
 8005766:	2301      	movs	r3, #1
		memset(RxBuffer, 0, (sizeof(RxBuffer) / sizeof(RxBuffer[0])));
 8005768:	2264      	movs	r2, #100	@ 0x64
 800576a:	2100      	movs	r1, #0
 800576c:	488c      	ldr	r0, [pc, #560]	@ (80059a0 <CSMS_functions+0x2f4>)
		rxFlag = true;
 800576e:	702b      	strb	r3, [r5, #0]
		memset(RxBuffer, 0, (sizeof(RxBuffer) / sizeof(RxBuffer[0])));
 8005770:	f006 fad0 	bl	800bd14 <memset>
		RxSerialState = RxSoF;
 8005774:	2102      	movs	r1, #2
		RxBufferPos = 0;
 8005776:	2300      	movs	r3, #0
		RxSerialState = RxSoF;
 8005778:	4a8c      	ldr	r2, [pc, #560]	@ (80059ac <CSMS_functions+0x300>)
		RxBufferPos = 0;
 800577a:	7033      	strb	r3, [r6, #0]
		RxSerialState = RxSoF;
 800577c:	7011      	strb	r1, [r2, #0]
		RxSerialFaultTimeout = 0;       // reset packet fault timeout
 800577e:	4a8c      	ldr	r2, [pc, #560]	@ (80059b0 <CSMS_functions+0x304>)
 8005780:	6013      	str	r3, [r2, #0]
 8005782:	e027      	b.n	80057d4 <CSMS_functions+0x128>
		switch (CSMS.request.msgID)
 8005784:	3a28      	subs	r2, #40	@ 0x28
 8005786:	2a08      	cmp	r2, #8
 8005788:	d8ed      	bhi.n	8005766 <CSMS_functions+0xba>
 800578a:	a301      	add	r3, pc, #4	@ (adr r3, 8005790 <CSMS_functions+0xe4>)
 800578c:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8005790:	080058cd 	.word	0x080058cd
 8005794:	08005767 	.word	0x08005767
 8005798:	08005767 	.word	0x08005767
 800579c:	08005767 	.word	0x08005767
 80057a0:	08005767 	.word	0x08005767
 80057a4:	080058e5 	.word	0x080058e5
 80057a8:	080058f3 	.word	0x080058f3
 80057ac:	0800590d 	.word	0x0800590d
 80057b0:	08005927 	.word	0x08005927
 80057b4:	2a64      	cmp	r2, #100	@ 0x64
 80057b6:	d1d6      	bne.n	8005766 <CSMS_functions+0xba>
			OTA_flag = true;
 80057b8:	2201      	movs	r2, #1
 80057ba:	4b7e      	ldr	r3, [pc, #504]	@ (80059b4 <CSMS_functions+0x308>)
 80057bc:	701a      	strb	r2, [r3, #0]
			break;
 80057be:	e7d2      	b.n	8005766 <CSMS_functions+0xba>
		memset(RxBuffer, 0, (sizeof(RxBuffer) / sizeof(RxBuffer[0])));
 80057c0:	2264      	movs	r2, #100	@ 0x64
 80057c2:	2100      	movs	r1, #0
 80057c4:	4876      	ldr	r0, [pc, #472]	@ (80059a0 <CSMS_functions+0x2f4>)
 80057c6:	f006 faa5 	bl	800bd14 <memset>
		RxBufferPos = 0;
 80057ca:	2300      	movs	r3, #0
		RxSerialState = RxSoF;
 80057cc:	2202      	movs	r2, #2
		RxBufferPos = 0;
 80057ce:	7033      	strb	r3, [r6, #0]
		RxSerialState = RxSoF;
 80057d0:	4b76      	ldr	r3, [pc, #472]	@ (80059ac <CSMS_functions+0x300>)
 80057d2:	701a      	strb	r2, [r3, #0]
		RxPcktCpltFlag = false;
 80057d4:	2300      	movs	r3, #0
 80057d6:	4a6e      	ldr	r2, [pc, #440]	@ (8005990 <CSMS_functions+0x2e4>)
 80057d8:	7013      	strb	r3, [r2, #0]
	}

	if(rxFlag)
 80057da:	782b      	ldrb	r3, [r5, #0]
 80057dc:	f003 06ff 	and.w	r6, r3, #255	@ 0xff
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d056      	beq.n	8005892 <CSMS_functions+0x1e6>
	char data[30] =
 80057e4:	221e      	movs	r2, #30
 80057e6:	2100      	movs	r1, #0
 80057e8:	4668      	mov	r0, sp
 80057ea:	f006 fa93 	bl	800bd14 <memset>
	data[0] = '#';
 80057ee:	f244 3323 	movw	r3, #17187	@ 0x4323
	data[2] = controlSide_data.status.all;
 80057f2:	4a71      	ldr	r2, [pc, #452]	@ (80059b8 <CSMS_functions+0x30c>)
	data[3] = powerSide_data.status.all;
 80057f4:	4c71      	ldr	r4, [pc, #452]	@ (80059bc <CSMS_functions+0x310>)
	data[0] = '#';
 80057f6:	f8ad 3000 	strh.w	r3, [sp]
	data[2] = controlSide_data.status.all;
 80057fa:	7813      	ldrb	r3, [r2, #0]
	data[9] = CSMS.request.msgID;
 80057fc:	4f6a      	ldr	r7, [pc, #424]	@ (80059a8 <CSMS_functions+0x2fc>)
	data[2] = controlSide_data.status.all;
 80057fe:	f88d 3002 	strb.w	r3, [sp, #2]
	data[3] = powerSide_data.status.all;
 8005802:	7823      	ldrb	r3, [r4, #0]
 8005804:	f88d 3003 	strb.w	r3, [sp, #3]
	data[4] = controlSide_data.networkSide_request.all;
 8005808:	7f53      	ldrb	r3, [r2, #29]
 800580a:	f88d 3004 	strb.w	r3, [sp, #4]
	data[5] = (controlSide_data.errorStatus.all & 0xFF);
 800580e:	7853      	ldrb	r3, [r2, #1]
 8005810:	f88d 3005 	strb.w	r3, [sp, #5]
	data[6] = controlSide_data.errorReport;
 8005814:	7fd3      	ldrb	r3, [r2, #31]
 8005816:	f88d 3006 	strb.w	r3, [sp, #6]
	data[7] = powerSide_data.tripStatus.all;
 800581a:	78a3      	ldrb	r3, [r4, #2]
 800581c:	f88d 3007 	strb.w	r3, [sp, #7]
	data[8] = powerSide_data.errorStatus.all;
 8005820:	7863      	ldrb	r3, [r4, #1]
 8005822:	f88d 3008 	strb.w	r3, [sp, #8]
	data[9] = CSMS.request.msgID;
 8005826:	78fb      	ldrb	r3, [r7, #3]
	switch (CSMS.request.msgID)
 8005828:	78f9      	ldrb	r1, [r7, #3]
	data[9] = CSMS.request.msgID;
 800582a:	f88d 3009 	strb.w	r3, [sp, #9]
	switch (CSMS.request.msgID)
 800582e:	2905      	cmp	r1, #5
 8005830:	b2cb      	uxtb	r3, r1
 8005832:	f240 8093 	bls.w	800595c <CSMS_functions+0x2b0>
 8005836:	f1a3 022d 	sub.w	r2, r3, #45	@ 0x2d
 800583a:	2a03      	cmp	r2, #3
 800583c:	f240 8087 	bls.w	800594e <CSMS_functions+0x2a2>
	if (CSMS.request.msgID != 100)
 8005840:	78fb      	ldrb	r3, [r7, #3]
 8005842:	2b64      	cmp	r3, #100	@ 0x64
 8005844:	d020      	beq.n	8005888 <CSMS_functions+0x1dc>
		uint16_t crc = CSMS_modbusCRC(&data[1], (16 - 1));
 8005846:	210f      	movs	r1, #15
 8005848:	f10d 0001 	add.w	r0, sp, #1
 800584c:	f7ff fe58 	bl	8005500 <CSMS_modbusCRC>
		data[18] = '*';
 8005850:	f640 232a 	movw	r3, #2602	@ 0xa2a
 8005854:	f8ad 3012 	strh.w	r3, [sp, #18]
 8005858:	2300      	movs	r3, #0
		data[16] = (crc & 0xFF);
 800585a:	f8ad 0010 	strh.w	r0, [sp, #16]
		data[18] = '*';
 800585e:	4618      	mov	r0, r3
		if((CSMS_Queue.ID[i] == id) && (((CSMS_Queue.ActiveMask >> i) & 0x0001) == 1))
 8005860:	4a57      	ldr	r2, [pc, #348]	@ (80059c0 <CSMS_functions+0x314>)
 8005862:	18d1      	adds	r1, r2, r3
 8005864:	7c89      	ldrb	r1, [r1, #18]
 8005866:	2901      	cmp	r1, #1
 8005868:	f040 814a 	bne.w	8005b00 <CSMS_functions+0x454>
 800586c:	8811      	ldrh	r1, [r2, #0]
 800586e:	b289      	uxth	r1, r1
 8005870:	4119      	asrs	r1, r3
 8005872:	07c9      	lsls	r1, r1, #31
 8005874:	f140 8144 	bpl.w	8005b00 <CSMS_functions+0x454>
 8005878:	b110      	cbz	r0, 8005880 <CSMS_functions+0x1d4>
 800587a:	2200      	movs	r2, #0
 800587c:	4b51      	ldr	r3, [pc, #324]	@ (80059c4 <CSMS_functions+0x318>)
 800587e:	701a      	strb	r2, [r3, #0]
		pingPongCount++;
 8005880:	4a51      	ldr	r2, [pc, #324]	@ (80059c8 <CSMS_functions+0x31c>)
 8005882:	6813      	ldr	r3, [r2, #0]
 8005884:	3301      	adds	r3, #1
 8005886:	6013      	str	r3, [r2, #0]
	{
		CSMS_setmSerial();
		rxFlag = false;
 8005888:	2300      	movs	r3, #0
		networkSide_bootup = true;
 800588a:	2201      	movs	r2, #1
		rxFlag = false;
 800588c:	702b      	strb	r3, [r5, #0]
		networkSide_bootup = true;
 800588e:	4b4f      	ldr	r3, [pc, #316]	@ (80059cc <CSMS_functions+0x320>)
 8005890:	701a      	strb	r2, [r3, #0]
	}
}
 8005892:	b009      	add	sp, #36	@ 0x24
 8005894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			networkSide_data.maxCurrent_req = data1;
 8005898:	7119      	strb	r1, [r3, #4]
			networkSide_data.timeReady = data2;
 800589a:	725c      	strb	r4, [r3, #9]
			networkSide_data.alarmUpdate = data3;
 800589c:	72d8      	strb	r0, [r3, #11]
			networkSide_data.setTime.Hours = data4;
 800589e:	f883 900f 	strb.w	r9, [r3, #15]
			networkSide_data.setTime.Minutes = data5;
 80058a2:	741f      	strb	r7, [r3, #16]
			networkSide_data.loadBalancing_en = data6;
 80058a4:	f883 800c 	strb.w	r8, [r3, #12]
			break;
 80058a8:	e75d      	b.n	8005766 <CSMS_functions+0xba>
			networkSide_data.weekdayOn.Hours = data1;
 80058aa:	7499      	strb	r1, [r3, #18]
			networkSide_data.weekdayOn.Minutes = data2;
 80058ac:	74dc      	strb	r4, [r3, #19]
			networkSide_data.weekdayOff.Hours = data3;
 80058ae:	7558      	strb	r0, [r3, #21]
			networkSide_data.weekdayOff.Minutes = data4;
 80058b0:	f883 9016 	strb.w	r9, [r3, #22]
			networkSide_data.setDate.Month = data5;
 80058b4:	77df      	strb	r7, [r3, #31]
			networkSide_data.setDate.Date = data6;
 80058b6:	f883 8020 	strb.w	r8, [r3, #32]
			break;
 80058ba:	e754      	b.n	8005766 <CSMS_functions+0xba>
			networkSide_data.weekendOn.Hours = data1;
 80058bc:	7619      	strb	r1, [r3, #24]
			networkSide_data.weekendOn.Minutes = data2;
 80058be:	765c      	strb	r4, [r3, #25]
			networkSide_data.weekendOff.Hours = data3;
 80058c0:	76d8      	strb	r0, [r3, #27]
			networkSide_data.weekendOff.Minutes = data4;
 80058c2:	f883 901c 	strb.w	r9, [r3, #28]
			networkSide_data.setDate.Year = data6;
 80058c6:	f883 8021 	strb.w	r8, [r3, #33]	@ 0x21
			break;
 80058ca:	e74c      	b.n	8005766 <CSMS_functions+0xba>
			if ((data1 == 11) && (data2 == 22) && (data3 == 33))
 80058cc:	290b      	cmp	r1, #11
 80058ce:	f47f af4a 	bne.w	8005766 <CSMS_functions+0xba>
 80058d2:	2c16      	cmp	r4, #22
 80058d4:	f47f af47 	bne.w	8005766 <CSMS_functions+0xba>
 80058d8:	2821      	cmp	r0, #33	@ 0x21
 80058da:	f47f af44 	bne.w	8005766 <CSMS_functions+0xba>
				HAL_NVIC_SystemReset();
 80058de:	f004 f84d 	bl	800997c <HAL_NVIC_SystemReset>
 80058e2:	e740      	b.n	8005766 <CSMS_functions+0xba>
			if (data1 == 45)
 80058e4:	292d      	cmp	r1, #45	@ 0x2d
 80058e6:	f47f af3e 	bne.w	8005766 <CSMS_functions+0xba>
				charger_configSet.config_counter = 10;
 80058ea:	220a      	movs	r2, #10
 80058ec:	4b38      	ldr	r3, [pc, #224]	@ (80059d0 <CSMS_functions+0x324>)
				charger_configSet.config_counter = 0;
 80058ee:	749a      	strb	r2, [r3, #18]
 80058f0:	e739      	b.n	8005766 <CSMS_functions+0xba>
			if (charger_configSet.config_counter == 10)
 80058f2:	4b37      	ldr	r3, [pc, #220]	@ (80059d0 <CSMS_functions+0x324>)
 80058f4:	7c9a      	ldrb	r2, [r3, #18]
 80058f6:	2a0a      	cmp	r2, #10
 80058f8:	f47f af35 	bne.w	8005766 <CSMS_functions+0xba>
				charger_configSet.en_1.all = ((data2 << 8) | data1);
 80058fc:	f8a3 e000 	strh.w	lr, [r3]
				charger_configSet.config_counter = 20;
 8005900:	2214      	movs	r2, #20
				charger_configSet.en_2.all = ((data4 << 8) | data3);
 8005902:	f8a3 c002 	strh.w	ip, [r3, #2]
				charger_configSet.uv_upper = ((data6 << 8) | data5);
 8005906:	f8a3 a006 	strh.w	sl, [r3, #6]
				charger_configSet.config_counter = 20;
 800590a:	e7f0      	b.n	80058ee <CSMS_functions+0x242>
			if (charger_configSet.config_counter == 20)
 800590c:	4b30      	ldr	r3, [pc, #192]	@ (80059d0 <CSMS_functions+0x324>)
 800590e:	7c9a      	ldrb	r2, [r3, #18]
 8005910:	2a14      	cmp	r2, #20
 8005912:	f47f af28 	bne.w	8005766 <CSMS_functions+0xba>
				charger_configSet.uv_lower = ((data2 << 8) | data1);
 8005916:	f8a3 e008 	strh.w	lr, [r3, #8]
				charger_configSet.config_counter = 30;
 800591a:	221e      	movs	r2, #30
				charger_configSet.ov_upper = ((data4 << 8) | data3);
 800591c:	f8a3 c00a 	strh.w	ip, [r3, #10]
				charger_configSet.ov_lower = ((data6 << 8) | data5);
 8005920:	f8a3 a00c 	strh.w	sl, [r3, #12]
				charger_configSet.config_counter = 30;
 8005924:	e7e3      	b.n	80058ee <CSMS_functions+0x242>
			if (charger_configSet.config_counter == 30)
 8005926:	4b2a      	ldr	r3, [pc, #168]	@ (80059d0 <CSMS_functions+0x324>)
 8005928:	7c9a      	ldrb	r2, [r3, #18]
 800592a:	2a1e      	cmp	r2, #30
 800592c:	d106      	bne.n	800593c <CSMS_functions+0x290>
				charger_configSet.config_counter = 89;
 800592e:	2259      	movs	r2, #89	@ 0x59
				charger_configSet.freq_upper = ((data2 << 8) | data1);
 8005930:	f8a3 e00e 	strh.w	lr, [r3, #14]
				charger_configSet.freq_lower = ((data4 << 8) | data3);
 8005934:	f8a3 c010 	strh.w	ip, [r3, #16]
				charger_configSet.max_current = data5;
 8005938:	711f      	strb	r7, [r3, #4]
				charger_configSet.config_counter = 89;
 800593a:	749a      	strb	r2, [r3, #18]
			if (charger_configSet.config_counter == 89)
 800593c:	7c9a      	ldrb	r2, [r3, #18]
 800593e:	2a59      	cmp	r2, #89	@ 0x59
 8005940:	d102      	bne.n	8005948 <CSMS_functions+0x29c>
				charger_configSet.config_enable = true;
 8005942:	2201      	movs	r2, #1
 8005944:	74da      	strb	r2, [r3, #19]
 8005946:	e70e      	b.n	8005766 <CSMS_functions+0xba>
				charger_configSet.config_enable = false;
 8005948:	2200      	movs	r2, #0
 800594a:	74da      	strb	r2, [r3, #19]
 800594c:	e7cf      	b.n	80058ee <CSMS_functions+0x242>
	switch (CSMS.request.msgID)
 800594e:	3b2e      	subs	r3, #46	@ 0x2e
 8005950:	2b02      	cmp	r3, #2
 8005952:	d87e      	bhi.n	8005a52 <CSMS_functions+0x3a6>
 8005954:	e8df f003 	tbb	[pc, r3]
 8005958:	a084      	.short	0xa084
 800595a:	ba          	.byte	0xba
 800595b:	00          	.byte	0x00
 800595c:	3b01      	subs	r3, #1
 800595e:	2b04      	cmp	r3, #4
 8005960:	d804      	bhi.n	800596c <CSMS_functions+0x2c0>
 8005962:	e8df f003 	tbb	[pc, r3]
 8005966:	370d      	.short	0x370d
 8005968:	5f4d      	.short	0x5f4d
 800596a:	66          	.byte	0x66
 800596b:	00          	.byte	0x00
		temp = powerSide_data.voltage.VA;
 800596c:	8aa3      	ldrh	r3, [r4, #20]
		data[10] = (temp & 0xFF); 			// LB
 800596e:	f8ad 300a 	strh.w	r3, [sp, #10]
		temp = powerSide_data.voltage.VB;
 8005972:	8ae3      	ldrh	r3, [r4, #22]
		data[12] = (temp & 0xFF); 			// LB
 8005974:	f8ad 300c 	strh.w	r3, [sp, #12]
		temp = powerSide_data.voltage.VC;
 8005978:	8b23      	ldrh	r3, [r4, #24]
		data[14] = (temp & 0xFF); 			// LB
 800597a:	f8ad 300e 	strh.w	r3, [sp, #14]
		break;
 800597e:	e75f      	b.n	8005840 <CSMS_functions+0x194>
		temp = powerSide_data.current.IA;
 8005980:	8b63      	ldrh	r3, [r4, #26]
		data[10] = (temp & 0xFF); 			// LB
 8005982:	f8ad 300a 	strh.w	r3, [sp, #10]
		temp = powerSide_data.current.IB;
 8005986:	8ba3      	ldrh	r3, [r4, #28]
		data[12] = (temp & 0xFF); 			// LB
 8005988:	f8ad 300c 	strh.w	r3, [sp, #12]
		temp = powerSide_data.current.IC;
 800598c:	8be3      	ldrh	r3, [r4, #30]
 800598e:	e7f4      	b.n	800597a <CSMS_functions+0x2ce>
 8005990:	20000a00 	.word	0x20000a00
 8005994:	200009f8 	.word	0x200009f8
 8005998:	20000a01 	.word	0x20000a01
 800599c:	20000a03 	.word	0x20000a03
 80059a0:	20000a02 	.word	0x20000a02
 80059a4:	2000155a 	.word	0x2000155a
 80059a8:	200010c8 	.word	0x200010c8
 80059ac:	20000001 	.word	0x20000001
 80059b0:	200009f0 	.word	0x200009f0
 80059b4:	200010f8 	.word	0x200010f8
 80059b8:	200015ac 	.word	0x200015ac
 80059bc:	2000157c 	.word	0x2000157c
 80059c0:	20000a66 	.word	0x20000a66
 80059c4:	200009ec 	.word	0x200009ec
 80059c8:	200009fc 	.word	0x200009fc
 80059cc:	20000008 	.word	0x20000008
 80059d0:	20001198 	.word	0x20001198
		data[10] = powerSide_data.powerEnergy.power;
 80059d4:	f894 3020 	ldrb.w	r3, [r4, #32]
 80059d8:	f88d 300a 	strb.w	r3, [sp, #10]
		temp2 = (uint32_t) powerSide_data.powerEnergy.kWh;
 80059dc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
		data[14] = (int8_t) powerSide_data.tempSensors.T1;
 80059de:	6860      	ldr	r0, [r4, #4]
		data[12] = (uint8_t) (temp2 >> 8); 		// LB
 80059e0:	0a1a      	lsrs	r2, r3, #8
		data[11] = (uint8_t) (temp2 & 0xFF);
 80059e2:	f88d 300b 	strb.w	r3, [sp, #11]
		data[13] = (uint8_t) ((temp2 >> 16));	// HB
 80059e6:	0c1b      	lsrs	r3, r3, #16
 80059e8:	f88d 300d 	strb.w	r3, [sp, #13]
		data[12] = (uint8_t) (temp2 >> 8); 		// LB
 80059ec:	f88d 200c 	strb.w	r2, [sp, #12]
		data[14] = (int8_t) powerSide_data.tempSensors.T1;
 80059f0:	f7fe ff10 	bl	8004814 <__aeabi_f2iz>
		data[15] = (uint8_t) powerSide_data.frequency;
 80059f4:	8da3      	ldrh	r3, [r4, #44]	@ 0x2c
		data[14] = (int8_t) powerSide_data.tempSensors.T1;
 80059f6:	f88d 000e 	strb.w	r0, [sp, #14]
			data[15] = 0xFF;
 80059fa:	f88d 300f 	strb.w	r3, [sp, #15]
 80059fe:	e71f      	b.n	8005840 <CSMS_functions+0x194>
		temp = (uint16_t) (controlSide_data.controlPilot.cp_max);
 8005a00:	8a13      	ldrh	r3, [r2, #16]
		data[10] = (temp & 0xFF); 			// LB
 8005a02:	f8ad 300a 	strh.w	r3, [sp, #10]
		data[12] = (ADL.data.activeEnergy & 0xFF);
 8005a06:	4b5a      	ldr	r3, [pc, #360]	@ (8005b70 <CSMS_functions+0x4c4>)
 8005a08:	6a1a      	ldr	r2, [r3, #32]
 8005a0a:	f88d 200c 	strb.w	r2, [sp, #12]
		data[13] = ((ADL.data.activeEnergy >> 8) & 0xFF);
 8005a0e:	6a1a      	ldr	r2, [r3, #32]
 8005a10:	0a12      	lsrs	r2, r2, #8
 8005a12:	f88d 200d 	strb.w	r2, [sp, #13]
		data[14] = ((ADL.data.activeEnergy >> 16) & 0xFF);
 8005a16:	6a1a      	ldr	r2, [r3, #32]
		data[15] = ((ADL.data.activeEnergy >> 24) & 0xFF);
 8005a18:	6a1b      	ldr	r3, [r3, #32]
		data[14] = ((ADL.data.activeEnergy >> 16) & 0xFF);
 8005a1a:	0c12      	lsrs	r2, r2, #16
 8005a1c:	f88d 200e 	strb.w	r2, [sp, #14]
		data[15] = ((ADL.data.activeEnergy >> 24) & 0xFF);
 8005a20:	0e1b      	lsrs	r3, r3, #24
 8005a22:	e7ea      	b.n	80059fa <CSMS_functions+0x34e>
		data[10] = 3;//3;
 8005a24:	2303      	movs	r3, #3
 8005a26:	f88d 300a 	strb.w	r3, [sp, #10]
		data[12] = 4;//2;
 8005a2a:	f06f 03fb 	mvn.w	r3, #251	@ 0xfb
		data[12] = 0xFF;
 8005a2e:	9303      	str	r3, [sp, #12]
		break;
 8005a30:	e706      	b.n	8005840 <CSMS_functions+0x194>
		data[10] = hw_version.v1;
 8005a32:	4b50      	ldr	r3, [pc, #320]	@ (8005b74 <CSMS_functions+0x4c8>)
 8005a34:	781a      	ldrb	r2, [r3, #0]
 8005a36:	f88d 200a 	strb.w	r2, [sp, #10]
		data[11] = hw_version.v2;
 8005a3a:	785a      	ldrb	r2, [r3, #1]
		data[12] = hw_version.v3;
 8005a3c:	789b      	ldrb	r3, [r3, #2]
		data[11] = hw_version.v2;
 8005a3e:	f88d 200b 	strb.w	r2, [sp, #11]
		data[12] = hw_version.v3;
 8005a42:	f88d 300c 	strb.w	r3, [sp, #12]
		data[13] = 0xFF;
 8005a46:	23ff      	movs	r3, #255	@ 0xff
 8005a48:	f88d 300d 	strb.w	r3, [sp, #13]
		data[14] = 0xFF;
 8005a4c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005a50:	e793      	b.n	800597a <CSMS_functions+0x2ce>
		data[10] = 0xFF;
 8005a52:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005a56:	f8ad 300a 	strh.w	r3, [sp, #10]
		data[12] = 0xFF;
 8005a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a5e:	e7e6      	b.n	8005a2e <CSMS_functions+0x382>
		if (charger_configSet.config_counter >= 10)
 8005a60:	4b45      	ldr	r3, [pc, #276]	@ (8005b78 <CSMS_functions+0x4cc>)
 8005a62:	7c9a      	ldrb	r2, [r3, #18]
 8005a64:	2a09      	cmp	r2, #9
			data[10] = (charger_configGet.en_1.all & 0xFF);
 8005a66:	bf98      	it	ls
 8005a68:	4b44      	ldrls	r3, [pc, #272]	@ (8005b7c <CSMS_functions+0x4d0>)
 8005a6a:	881a      	ldrh	r2, [r3, #0]
 8005a6c:	f88d 200a 	strb.w	r2, [sp, #10]
			data[11] = ((charger_configGet.en_1.all >> 8) & 0xFF);
 8005a70:	881a      	ldrh	r2, [r3, #0]
 8005a72:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8005a76:	f88d 200b 	strb.w	r2, [sp, #11]
			data[12] = (charger_configGet.en_2.all & 0xFF);
 8005a7a:	885a      	ldrh	r2, [r3, #2]
 8005a7c:	f88d 200c 	strb.w	r2, [sp, #12]
			data[13] = ((charger_configGet.en_2.all >> 8) & 0xFF);
 8005a80:	885a      	ldrh	r2, [r3, #2]
 8005a82:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8005a86:	f88d 200d 	strb.w	r2, [sp, #13]
			data[14] = (charger_configGet.uv_upper & 0xFF);
 8005a8a:	88da      	ldrh	r2, [r3, #6]
 8005a8c:	f88d 200e 	strb.w	r2, [sp, #14]
			data[15] = ((charger_configGet.uv_upper >> 8) & 0xFF);
 8005a90:	88db      	ldrh	r3, [r3, #6]
			data[15] = ((charger_configGet.ov_lower >> 8) & 0xFF);
 8005a92:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8005a96:	e7b0      	b.n	80059fa <CSMS_functions+0x34e>
		if (charger_configSet.config_counter >= 10)
 8005a98:	4b37      	ldr	r3, [pc, #220]	@ (8005b78 <CSMS_functions+0x4cc>)
 8005a9a:	7c9a      	ldrb	r2, [r3, #18]
 8005a9c:	2a09      	cmp	r2, #9
			data[10] = (charger_configGet.uv_lower & 0xFF);
 8005a9e:	bf98      	it	ls
 8005aa0:	4b36      	ldrls	r3, [pc, #216]	@ (8005b7c <CSMS_functions+0x4d0>)
 8005aa2:	891a      	ldrh	r2, [r3, #8]
 8005aa4:	f88d 200a 	strb.w	r2, [sp, #10]
			data[11] = ((charger_configGet.uv_lower >> 8) & 0xFF);
 8005aa8:	891a      	ldrh	r2, [r3, #8]
 8005aaa:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8005aae:	f88d 200b 	strb.w	r2, [sp, #11]
			data[12] = (charger_configGet.ov_upper & 0xFF);
 8005ab2:	895a      	ldrh	r2, [r3, #10]
 8005ab4:	f88d 200c 	strb.w	r2, [sp, #12]
			data[13] = ((charger_configGet.ov_upper >> 8) & 0xFF);
 8005ab8:	895a      	ldrh	r2, [r3, #10]
 8005aba:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8005abe:	f88d 200d 	strb.w	r2, [sp, #13]
			data[14] = (charger_configGet.ov_lower & 0xFF);
 8005ac2:	899a      	ldrh	r2, [r3, #12]
 8005ac4:	f88d 200e 	strb.w	r2, [sp, #14]
			data[15] = ((charger_configGet.ov_lower >> 8) & 0xFF);
 8005ac8:	899b      	ldrh	r3, [r3, #12]
 8005aca:	e7e2      	b.n	8005a92 <CSMS_functions+0x3e6>
		if (charger_configSet.config_counter >= 10)
 8005acc:	4b2a      	ldr	r3, [pc, #168]	@ (8005b78 <CSMS_functions+0x4cc>)
 8005ace:	7c9a      	ldrb	r2, [r3, #18]
 8005ad0:	2a09      	cmp	r2, #9
			data[10] = (charger_configGet.freq_upper & 0xFF);
 8005ad2:	bf98      	it	ls
 8005ad4:	4b29      	ldrls	r3, [pc, #164]	@ (8005b7c <CSMS_functions+0x4d0>)
 8005ad6:	89da      	ldrh	r2, [r3, #14]
 8005ad8:	f88d 200a 	strb.w	r2, [sp, #10]
			data[11] = ((charger_configGet.freq_upper >> 8) & 0xFF);
 8005adc:	89da      	ldrh	r2, [r3, #14]
 8005ade:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8005ae2:	f88d 200b 	strb.w	r2, [sp, #11]
			data[12] = (charger_configGet.freq_lower & 0xFF);
 8005ae6:	8a1a      	ldrh	r2, [r3, #16]
 8005ae8:	f88d 200c 	strb.w	r2, [sp, #12]
			data[13] = ((charger_configGet.freq_lower >> 8) & 0xFF);
 8005aec:	8a1a      	ldrh	r2, [r3, #16]
 8005aee:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8005af2:	f88d 200d 	strb.w	r2, [sp, #13]
			data[14] = charger_configGet.max_current;
 8005af6:	791b      	ldrb	r3, [r3, #4]
 8005af8:	f88d 300e 	strb.w	r3, [sp, #14]
			data[15] = 0xFF;
 8005afc:	23ff      	movs	r3, #255	@ 0xff
 8005afe:	e77c      	b.n	80059fa <CSMS_functions+0x34e>
		if(CSMS_Queue.ActiveMask == 0)
 8005b00:	8811      	ldrh	r1, [r2, #0]
	for(uint8_t i = 0; i < CSMS_QUEUE_SIZE; i++)
 8005b02:	3301      	adds	r3, #1
		if(CSMS_Queue.ActiveMask == 0)
 8005b04:	b289      	uxth	r1, r1
 8005b06:	2900      	cmp	r1, #0
 8005b08:	bf08      	it	eq
 8005b0a:	4630      	moveq	r0, r6
	for(uint8_t i = 0; i < CSMS_QUEUE_SIZE; i++)
 8005b0c:	2b10      	cmp	r3, #16
 8005b0e:	f47f aea8 	bne.w	8005862 <CSMS_functions+0x1b6>
 8005b12:	4c1b      	ldr	r4, [pc, #108]	@ (8005b80 <CSMS_functions+0x4d4>)
 8005b14:	b108      	cbz	r0, 8005b1a <CSMS_functions+0x46e>
 8005b16:	2300      	movs	r3, #0
 8005b18:	7023      	strb	r3, [r4, #0]
	CSMS_Queue.ActiveMask |= (1 << index);
 8005b1a:	2001      	movs	r0, #1
 8005b1c:	7823      	ldrb	r3, [r4, #0]
 8005b1e:	8816      	ldrh	r6, [r2, #0]
 8005b20:	fa00 f103 	lsl.w	r1, r0, r3
 8005b24:	4331      	orrs	r1, r6
		CSMS_Queue.TxData[index][i] = data[i];
 8005b26:	2664      	movs	r6, #100	@ 0x64
	CSMS_Queue.ActiveMask |= (1 << index);
 8005b28:	b289      	uxth	r1, r1
 8005b2a:	8011      	strh	r1, [r2, #0]
	CSMS_Queue.ID[index] = id;
 8005b2c:	18d1      	adds	r1, r2, r3
 8005b2e:	7488      	strb	r0, [r1, #18]
	for(uint8_t i = 0; i < *length; i++) // fill data
 8005b30:	4668      	mov	r0, sp
	CSMS_Queue.ID[index] = id;
 8005b32:	2100      	movs	r1, #0
		CSMS_Queue.TxData[index][i] = data[i];
 8005b34:	fb06 2603 	mla	r6, r6, r3, r2
 8005b38:	f810 7b01 	ldrb.w	r7, [r0], #1
 8005b3c:	eb06 0c01 	add.w	ip, r6, r1
 8005b40:	f88c 7022 	strb.w	r7, [ip, #34]	@ 0x22
		if((data[i-1] == '*') && (data[i] == '\n'))
 8005b44:	f810 cc02 	ldrb.w	ip, [r0, #-2]
 8005b48:	3101      	adds	r1, #1
 8005b4a:	f1bc 0f2a 	cmp.w	ip, #42	@ 0x2a
 8005b4e:	d10b      	bne.n	8005b68 <CSMS_functions+0x4bc>
 8005b50:	2f0a      	cmp	r7, #10
 8005b52:	d109      	bne.n	8005b68 <CSMS_functions+0x4bc>
			CSMS_Queue.Length[index] = (i + 1);
 8005b54:	b2c9      	uxtb	r1, r1
 8005b56:	441a      	add	r2, r3
 8005b58:	7091      	strb	r1, [r2, #2]
	index++;
 8005b5a:	3301      	adds	r3, #1
 8005b5c:	b2db      	uxtb	r3, r3
	if((index >= CSMS_QUEUE_SIZE))
 8005b5e:	2b0f      	cmp	r3, #15
	index++;
 8005b60:	7023      	strb	r3, [r4, #0]
	if((index >= CSMS_QUEUE_SIZE))
 8005b62:	f63f ae8a 	bhi.w	800587a <CSMS_functions+0x1ce>
 8005b66:	e68b      	b.n	8005880 <CSMS_functions+0x1d4>
	for(uint8_t i = 0; i < *length; i++) // fill data
 8005b68:	291e      	cmp	r1, #30
 8005b6a:	d1e5      	bne.n	8005b38 <CSMS_functions+0x48c>
 8005b6c:	e7f5      	b.n	8005b5a <CSMS_functions+0x4ae>
 8005b6e:	bf00      	nop
 8005b70:	20000098 	.word	0x20000098
 8005b74:	20001170 	.word	0x20001170
 8005b78:	20001198 	.word	0x20001198
 8005b7c:	200011b4 	.word	0x200011b4
 8005b80:	200009ec 	.word	0x200009ec

08005b84 <GetPage>:
 *
 * @param Address The memory address to calculate the page.
 * @return The start address of the Flash page containing the given address.
 */
static uint32_t GetPage(uint32_t Address)
{
 8005b84:	4602      	mov	r2, r0
 8005b86:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
    for (int indx = 0; indx < 128; indx++)
 8005b8a:	4906      	ldr	r1, [pc, #24]	@ (8005ba4 <GetPage+0x20>)
    {
        if ((Address < (0x08000000 + (FLASH_PAGE_SIZE * (indx + 1)))) &&
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d201      	bcs.n	8005b9a <GetPage+0x16>
 8005b96:	4282      	cmp	r2, r0
 8005b98:	d202      	bcs.n	8005ba0 <GetPage+0x1c>
    for (int indx = 0; indx < 128; indx++)
 8005b9a:	428b      	cmp	r3, r1
 8005b9c:	d1f6      	bne.n	8005b8c <GetPage+0x8>
            (Address >= (0x08000000 + FLASH_PAGE_SIZE * indx)))
        {
            return (0x08000000 + FLASH_PAGE_SIZE * indx);
        }
    }
    return 0;
 8005b9e:	2000      	movs	r0, #0
}
 8005ba0:	4770      	bx	lr
 8005ba2:	bf00      	nop
 8005ba4:	08020000 	.word	0x08020000

08005ba8 <Write_Data>:
 * @param Data Pointer to the data buffer to be written.
 * @param WordSize The size of the data buffer in words.
 * @return 0 on success, or an error code from `HAL_FLASH_GetError()` on failure.
 */
uint32_t Write_Data(uint32_t StartAddress, uint32_t *Data, uint16_t WordSize)
{
 8005ba8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005baa:	4605      	mov	r5, r0
 8005bac:	4616      	mov	r6, r2
 8005bae:	460f      	mov	r7, r1
    static FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t PAGEError;
    int sofar = 0;

    /* Unlock the Flash memory for write access. */
    HAL_FLASH_Unlock();
 8005bb0:	f004 f898 	bl	8009ce4 <HAL_FLASH_Unlock>

    /* Calculate the start and end Flash pages. */
    uint32_t StartPage = GetPage(StartAddress);
 8005bb4:	4628      	mov	r0, r5
 8005bb6:	f7ff ffe5 	bl	8005b84 <GetPage>
 8005bba:	4604      	mov	r4, r0
    uint32_t EndPageAddress = StartAddress + WordSize * 4;
    uint32_t EndPage = GetPage(EndPageAddress);
 8005bbc:	eb05 0086 	add.w	r0, r5, r6, lsl #2
 8005bc0:	f7ff ffe0 	bl	8005b84 <GetPage>
 8005bc4:	4603      	mov	r3, r0

    /* Configure Flash page erase settings. */
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8005bc6:	2200      	movs	r2, #0
    EraseInitStruct.PageAddress = StartPage;
    EraseInitStruct.NbPages = ((EndPage - StartPage) / FLASH_PAGE_SIZE) + 1;
 8005bc8:	1b1b      	subs	r3, r3, r4
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8005bca:	4810      	ldr	r0, [pc, #64]	@ (8005c0c <Write_Data+0x64>)
    EraseInitStruct.NbPages = ((EndPage - StartPage) / FLASH_PAGE_SIZE) + 1;
 8005bcc:	0a9b      	lsrs	r3, r3, #10
 8005bce:	3301      	adds	r3, #1

    /* Erase the specified Flash pages. */
    if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 8005bd0:	a901      	add	r1, sp, #4
    EraseInitStruct.PageAddress = StartPage;
 8005bd2:	6084      	str	r4, [r0, #8]
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8005bd4:	6002      	str	r2, [r0, #0]
    EraseInitStruct.NbPages = ((EndPage - StartPage) / FLASH_PAGE_SIZE) + 1;
 8005bd6:	60c3      	str	r3, [r0, #12]
    if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 8005bd8:	f004 f934 	bl	8009e44 <HAL_FLASHEx_Erase>
 8005bdc:	4604      	mov	r4, r0
 8005bde:	b160      	cbz	r0, 8005bfa <Write_Data+0x52>
            sofar++;
        }
        else
        {
            /* Error occurred during Flash programming. */
            return HAL_FLASH_GetError();
 8005be0:	f004 f89c 	bl	8009d1c <HAL_FLASH_GetError>

    /* Lock the Flash memory to prevent further modification. */
    HAL_FLASH_Lock();

    return 0;
}
 8005be4:	b003      	add	sp, #12
 8005be6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartAddress, Data[sofar]) == HAL_OK)
 8005be8:	2300      	movs	r3, #0
 8005bea:	2002      	movs	r0, #2
 8005bec:	f857 2024 	ldr.w	r2, [r7, r4, lsl #2]
 8005bf0:	f004 f8c4 	bl	8009d7c <HAL_FLASH_Program>
 8005bf4:	2800      	cmp	r0, #0
 8005bf6:	d1f3      	bne.n	8005be0 <Write_Data+0x38>
            sofar++;
 8005bf8:	3401      	adds	r4, #1
    while (sofar < WordSize)
 8005bfa:	42a6      	cmp	r6, r4
 8005bfc:	eb05 0184 	add.w	r1, r5, r4, lsl #2
 8005c00:	dcf2      	bgt.n	8005be8 <Write_Data+0x40>
    HAL_FLASH_Lock();
 8005c02:	f004 f881 	bl	8009d08 <HAL_FLASH_Lock>
    return 0;
 8005c06:	2000      	movs	r0, #0
 8005c08:	e7ec      	b.n	8005be4 <Write_Data+0x3c>
 8005c0a:	bf00      	nop
 8005c0c:	200010e8 	.word	0x200010e8

08005c10 <Flag_up>:
 * @details Writes the OTA update flag to Flash memory and triggers a system reset.
 */
void Flag_up()
{
    uint32_t Data[1];
    Data[0] = 0x10;
 8005c10:	2310      	movs	r3, #16
{
 8005c12:	b507      	push	{r0, r1, r2, lr}
    Write_Data(CONFIGURATION_LOCATION, Data, 1);
 8005c14:	2201      	movs	r2, #1
 8005c16:	a901      	add	r1, sp, #4
 8005c18:	4804      	ldr	r0, [pc, #16]	@ (8005c2c <Flag_up+0x1c>)
    Data[0] = 0x10;
 8005c1a:	9301      	str	r3, [sp, #4]
    Write_Data(CONFIGURATION_LOCATION, Data, 1);
 8005c1c:	f7ff ffc4 	bl	8005ba8 <Write_Data>
    HAL_NVIC_SystemReset();
}
 8005c20:	b003      	add	sp, #12
 8005c22:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_SystemReset();
 8005c26:	f003 bea9 	b.w	800997c <HAL_NVIC_SystemReset>
 8005c2a:	bf00      	nop
 8005c2c:	08002c00 	.word	0x08002c00

08005c30 <EEPROM_Erase>:
 *
 * @param address The starting address of the Flash memory page to erase.
 * @param size The number of pages to erase (currently set to 1 in the implementation).
 */
void EEPROM_Erase(uint32_t address, uint32_t size)
{
 8005c30:	b510      	push	{r4, lr}
 8005c32:	b086      	sub	sp, #24
 8005c34:	4604      	mov	r4, r0
    HAL_FLASH_Unlock();
 8005c36:	f004 f855 	bl	8009ce4 <HAL_FLASH_Unlock>
    Flash_Init();

    FLASH_EraseInitTypeDef eraseInitStruct;
    eraseInitStruct.TypeErase = TYPEERASE_PAGES;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	9302      	str	r3, [sp, #8]
    eraseInitStruct.PageAddress = address; /**< Specify the start address of the page. */
    eraseInitStruct.NbPages = 1; /**< Specify the number of pages to erase. */
 8005c3e:	2301      	movs	r3, #1

    uint32_t error;

    HAL_FLASHEx_Erase(&eraseInitStruct, &error);
 8005c40:	a901      	add	r1, sp, #4
 8005c42:	a802      	add	r0, sp, #8
    eraseInitStruct.NbPages = 1; /**< Specify the number of pages to erase. */
 8005c44:	9305      	str	r3, [sp, #20]
    eraseInitStruct.PageAddress = address; /**< Specify the start address of the page. */
 8005c46:	9404      	str	r4, [sp, #16]
    HAL_FLASHEx_Erase(&eraseInitStruct, &error);
 8005c48:	f004 f8fc 	bl	8009e44 <HAL_FLASHEx_Erase>

    HAL_FLASH_Lock();
 8005c4c:	f004 f85c 	bl	8009d08 <HAL_FLASH_Lock>
}
 8005c50:	b006      	add	sp, #24
 8005c52:	bd10      	pop	{r4, pc}

08005c54 <EEPROM_WriteData>:
 * @param address The starting address to write the data.
 * @param data Pointer to the data buffer containing the data to be written.
 * @param size The number of 16-bit words to write.
 */
void EEPROM_WriteData(uint32_t address, uint16_t *data, uint16_t size)
{
 8005c54:	b570      	push	{r4, r5, r6, lr}
 8005c56:	460c      	mov	r4, r1
 8005c58:	4606      	mov	r6, r0
 8005c5a:	4615      	mov	r5, r2
    HAL_FLASH_Unlock();
 8005c5c:	f004 f842 	bl	8009ce4 <HAL_FLASH_Unlock>
    Flash_Init();

    for (uint16_t i = 0; i < size; i++)
 8005c60:	eb04 0545 	add.w	r5, r4, r5, lsl #1
 8005c64:	1b36      	subs	r6, r6, r4
 8005c66:	42ac      	cmp	r4, r5
 8005c68:	eb04 0106 	add.w	r1, r4, r6
 8005c6c:	d103      	bne.n	8005c76 <EEPROM_WriteData+0x22>
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, data[i]);
        address += 2; // Increment by the word size (16 bits).
    }

    HAL_FLASH_Lock();
}
 8005c6e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_FLASH_Lock();
 8005c72:	f004 b849 	b.w	8009d08 <HAL_FLASH_Lock>
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, data[i]);
 8005c76:	2300      	movs	r3, #0
 8005c78:	f834 2b02 	ldrh.w	r2, [r4], #2
 8005c7c:	2001      	movs	r0, #1
 8005c7e:	f004 f87d 	bl	8009d7c <HAL_FLASH_Program>
    for (uint16_t i = 0; i < size; i++)
 8005c82:	e7f0      	b.n	8005c66 <EEPROM_WriteData+0x12>

08005c84 <EEPROM_ReadData>:
 * @param data Pointer to the buffer where the read data will be stored.
 * @param size The number of 16-bit words to read.
 */
void EEPROM_ReadData(uint32_t address, uint16_t *data, uint32_t size)
{
    for (uint32_t i = 0; i < size; i++)
 8005c84:	eb01 0242 	add.w	r2, r1, r2, lsl #1
    {
        data[i] = *(__IO uint16_t*) address;
 8005c88:	1a40      	subs	r0, r0, r1
    for (uint32_t i = 0; i < size; i++)
 8005c8a:	4291      	cmp	r1, r2
 8005c8c:	d100      	bne.n	8005c90 <EEPROM_ReadData+0xc>
        address += 2; // Increment by the word size (16 bits).
    }
}
 8005c8e:	4770      	bx	lr
        data[i] = *(__IO uint16_t*) address;
 8005c90:	5a43      	ldrh	r3, [r0, r1]
 8005c92:	f821 3b02 	strh.w	r3, [r1], #2
    for (uint32_t i = 0; i < size; i++)
 8005c96:	e7f8      	b.n	8005c8a <EEPROM_ReadData+0x6>

08005c98 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8005c98:	b530      	push	{r4, r5, lr}

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8005c9a:	4849      	ldr	r0, [pc, #292]	@ (8005dc0 <MX_ADC1_Init+0x128>)
 8005c9c:	4b49      	ldr	r3, [pc, #292]	@ (8005dc4 <MX_ADC1_Init+0x12c>)
{
 8005c9e:	b085      	sub	sp, #20
  hadc1.Instance = ADC1;
 8005ca0:	6003      	str	r3, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8005ca2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005ca6:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005ca8:	f44f 2360 	mov.w	r3, #917504	@ 0xe0000
  ADC_ChannelConfTypeDef sConfig = {0};
 8005cac:	2400      	movs	r4, #0
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005cae:	2501      	movs	r5, #1
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005cb0:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 11;
 8005cb2:	230b      	movs	r3, #11
  ADC_ChannelConfTypeDef sConfig = {0};
 8005cb4:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8005cb8:	9403      	str	r4, [sp, #12]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005cba:	7305      	strb	r5, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005cbc:	7504      	strb	r4, [r0, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005cbe:	6044      	str	r4, [r0, #4]
  hadc1.Init.NbrOfConversion = 11;
 8005cc0:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005cc2:	f003 fd1b 	bl	80096fc <HAL_ADC_Init>
 8005cc6:	b108      	cbz	r0, 8005ccc <MX_ADC1_Init+0x34>
  {
    Error_Handler();
 8005cc8:	f001 fa16 	bl	80070f8 <Error_Handler>
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005ccc:	483c      	ldr	r0, [pc, #240]	@ (8005dc0 <MX_ADC1_Init+0x128>)
 8005cce:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005cd0:	e9cd 4501 	strd	r4, r5, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8005cd4:	9503      	str	r5, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005cd6:	f003 fba3 	bl	8009420 <HAL_ADC_ConfigChannel>
 8005cda:	b108      	cbz	r0, 8005ce0 <MX_ADC1_Init+0x48>
  {
    Error_Handler();
 8005cdc:	f001 fa0c 	bl	80070f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	2402      	movs	r4, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005ce4:	4836      	ldr	r0, [pc, #216]	@ (8005dc0 <MX_ADC1_Init+0x128>)
 8005ce6:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005ce8:	e9cd 3401 	strd	r3, r4, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005cec:	f003 fb98 	bl	8009420 <HAL_ADC_ConfigChannel>
 8005cf0:	b108      	cbz	r0, 8005cf6 <MX_ADC1_Init+0x5e>
  {
    Error_Handler();
 8005cf2:	f001 fa01 	bl	80070f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8005cf6:	9401      	str	r4, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8005cf8:	2403      	movs	r4, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005cfa:	4831      	ldr	r0, [pc, #196]	@ (8005dc0 <MX_ADC1_Init+0x128>)
 8005cfc:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8005cfe:	9402      	str	r4, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005d00:	f003 fb8e 	bl	8009420 <HAL_ADC_ConfigChannel>
 8005d04:	b108      	cbz	r0, 8005d0a <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8005d06:	f001 f9f7 	bl	80070f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8005d0a:	2504      	movs	r5, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005d0c:	482c      	ldr	r0, [pc, #176]	@ (8005dc0 <MX_ADC1_Init+0x128>)
 8005d0e:	eb0d 0105 	add.w	r1, sp, r5
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8005d12:	e9cd 5402 	strd	r5, r4, [sp, #8]
  sConfig.Channel = ADC_CHANNEL_3;
 8005d16:	9401      	str	r4, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005d18:	f003 fb82 	bl	8009420 <HAL_ADC_ConfigChannel>
 8005d1c:	b108      	cbz	r0, 8005d22 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8005d1e:	f001 f9eb 	bl	80070f8 <Error_Handler>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
  sConfig.Rank = ADC_REGULAR_RANK_5;
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8005d22:	2405      	movs	r4, #5
 8005d24:	2301      	movs	r3, #1
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005d26:	4826      	ldr	r0, [pc, #152]	@ (8005dc0 <MX_ADC1_Init+0x128>)
 8005d28:	a901      	add	r1, sp, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8005d2a:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sConfig.Channel = ADC_CHANNEL_4;
 8005d2e:	9501      	str	r5, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005d30:	f003 fb76 	bl	8009420 <HAL_ADC_ConfigChannel>
 8005d34:	b108      	cbz	r0, 8005d3a <MX_ADC1_Init+0xa2>
  {
    Error_Handler();
 8005d36:	f001 f9df 	bl	80070f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8005d3a:	9401      	str	r4, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8005d3c:	2406      	movs	r4, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005d3e:	4820      	ldr	r0, [pc, #128]	@ (8005dc0 <MX_ADC1_Init+0x128>)
 8005d40:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8005d42:	9402      	str	r4, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005d44:	f003 fb6c 	bl	8009420 <HAL_ADC_ConfigChannel>
 8005d48:	b108      	cbz	r0, 8005d4e <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8005d4a:	f001 f9d5 	bl	80070f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8005d4e:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005d50:	481b      	ldr	r0, [pc, #108]	@ (8005dc0 <MX_ADC1_Init+0x128>)
 8005d52:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_6;
 8005d54:	9401      	str	r4, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8005d56:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005d58:	f003 fb62 	bl	8009420 <HAL_ADC_ConfigChannel>
 8005d5c:	b108      	cbz	r0, 8005d62 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8005d5e:	f001 f9cb 	bl	80070f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8005d62:	2308      	movs	r3, #8
  sConfig.Rank = ADC_REGULAR_RANK_8;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005d64:	4816      	ldr	r0, [pc, #88]	@ (8005dc0 <MX_ADC1_Init+0x128>)
 8005d66:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8005d68:	e9cd 3301 	strd	r3, r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005d6c:	f003 fb58 	bl	8009420 <HAL_ADC_ConfigChannel>
 8005d70:	b108      	cbz	r0, 8005d76 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8005d72:	f001 f9c1 	bl	80070f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8005d76:	2309      	movs	r3, #9
  sConfig.Rank = ADC_REGULAR_RANK_9;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005d78:	4811      	ldr	r0, [pc, #68]	@ (8005dc0 <MX_ADC1_Init+0x128>)
 8005d7a:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8005d7c:	e9cd 3301 	strd	r3, r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005d80:	f003 fb4e 	bl	8009420 <HAL_ADC_ConfigChannel>
 8005d84:	b108      	cbz	r0, 8005d8a <MX_ADC1_Init+0xf2>
  {
    Error_Handler();
 8005d86:	f001 f9b7 	bl	80070f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8005d8a:	2110      	movs	r1, #16
 8005d8c:	230a      	movs	r3, #10
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005d8e:	480c      	ldr	r0, [pc, #48]	@ (8005dc0 <MX_ADC1_Init+0x128>)
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8005d90:	e9cd 1301 	strd	r1, r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005d94:	a901      	add	r1, sp, #4
 8005d96:	f003 fb43 	bl	8009420 <HAL_ADC_ConfigChannel>
 8005d9a:	b108      	cbz	r0, 8005da0 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 8005d9c:	f001 f9ac 	bl	80070f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
  sConfig.Rank = ADC_REGULAR_RANK_11;
 8005da0:	230b      	movs	r3, #11
 8005da2:	2211      	movs	r2, #17
 8005da4:	e9cd 2301 	strd	r2, r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8005da8:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005daa:	4805      	ldr	r0, [pc, #20]	@ (8005dc0 <MX_ADC1_Init+0x128>)
 8005dac:	a901      	add	r1, sp, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8005dae:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005db0:	f003 fb36 	bl	8009420 <HAL_ADC_ConfigChannel>
 8005db4:	b108      	cbz	r0, 8005dba <MX_ADC1_Init+0x122>
  {
    Error_Handler();
 8005db6:	f001 f99f 	bl	80070f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005dba:	b005      	add	sp, #20
 8005dbc:	bd30      	pop	{r4, r5, pc}
 8005dbe:	bf00      	nop
 8005dc0:	20001140 	.word	0x20001140
 8005dc4:	40012400 	.word	0x40012400

08005dc8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005dc8:	2210      	movs	r2, #16
{
 8005dca:	b530      	push	{r4, r5, lr}
 8005dcc:	4605      	mov	r5, r0
 8005dce:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005dd0:	eb0d 0002 	add.w	r0, sp, r2
 8005dd4:	2100      	movs	r1, #0
 8005dd6:	f005 ff9d 	bl	800bd14 <memset>
  if(adcHandle->Instance==ADC1)
 8005dda:	682a      	ldr	r2, [r5, #0]
 8005ddc:	4b29      	ldr	r3, [pc, #164]	@ (8005e84 <HAL_ADC_MspInit+0xbc>)
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d14d      	bne.n	8005e7e <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005de2:	f503 436c 	add.w	r3, r3, #60416	@ 0xec00
 8005de6:	699a      	ldr	r2, [r3, #24]
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|C_SENSE_Pin|EARTH_V_SENSE_Pin|CP_READ_Pin
                          |IN_T_SENSE_Pin|RELAY_T_SENSE1_Pin|OUT_T_SENSE_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005de8:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005dea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005dee:	619a      	str	r2, [r3, #24]
 8005df0:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005df2:	4825      	ldr	r0, [pc, #148]	@ (8005e88 <HAL_ADC_MspInit+0xc0>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005df4:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8005df8:	9201      	str	r2, [sp, #4]
 8005dfa:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005dfc:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005dfe:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e00:	f042 0204 	orr.w	r2, r2, #4
 8005e04:	619a      	str	r2, [r3, #24]
 8005e06:	699a      	ldr	r2, [r3, #24]
 8005e08:	f002 0204 	and.w	r2, r2, #4
 8005e0c:	9202      	str	r2, [sp, #8]
 8005e0e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e10:	699a      	ldr	r2, [r3, #24]
 8005e12:	f042 0208 	orr.w	r2, r2, #8
 8005e16:	619a      	str	r2, [r3, #24]
 8005e18:	699b      	ldr	r3, [r3, #24]
 8005e1a:	f003 0308 	and.w	r3, r3, #8
 8005e1e:	9303      	str	r3, [sp, #12]
 8005e20:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005e22:	237f      	movs	r3, #127	@ 0x7f
 8005e24:	e9cd 3404 	strd	r3, r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e28:	f004 f860 	bl	8009eec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = V_SENSE_Pin|SRD_SENSE_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e2c:	4817      	ldr	r0, [pc, #92]	@ (8005e8c <HAL_ADC_MspInit+0xc4>)
 8005e2e:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005e30:	e9cd 4404 	strd	r4, r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e34:	f004 f85a 	bl	8009eec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005e38:	2300      	movs	r3, #0
    hdma_adc1.Instance = DMA1_Channel1;
 8005e3a:	4c15      	ldr	r4, [pc, #84]	@ (8005e90 <HAL_ADC_MspInit+0xc8>)
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005e3c:	4a15      	ldr	r2, [pc, #84]	@ (8005e94 <HAL_ADC_MspInit+0xcc>)
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005e3e:	2180      	movs	r1, #128	@ 0x80
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005e40:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e44:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005e46:	f44f 7380 	mov.w	r3, #256	@ 0x100
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005e4a:	f44f 6080 	mov.w	r0, #1024	@ 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005e4e:	e9c4 1303 	strd	r1, r3, [r4, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005e52:	2320      	movs	r3, #32
 8005e54:	e9c4 0305 	strd	r0, r3, [r4, #20]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005e58:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005e5c:	4620      	mov	r0, r4
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005e5e:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005e60:	f003 fdb2 	bl	80099c8 <HAL_DMA_Init>
 8005e64:	b108      	cbz	r0, 8005e6a <HAL_ADC_MspInit+0xa2>
    {
      Error_Handler();
 8005e66:	f001 f947 	bl	80070f8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	2012      	movs	r0, #18
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8005e6e:	622c      	str	r4, [r5, #32]
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8005e70:	4611      	mov	r1, r2
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8005e72:	6265      	str	r5, [r4, #36]	@ 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8005e74:	f003 fd44 	bl	8009900 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8005e78:	2012      	movs	r0, #18
 8005e7a:	f003 fd71 	bl	8009960 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8005e7e:	b009      	add	sp, #36	@ 0x24
 8005e80:	bd30      	pop	{r4, r5, pc}
 8005e82:	bf00      	nop
 8005e84:	40012400 	.word	0x40012400
 8005e88:	40010800 	.word	0x40010800
 8005e8c:	40010c00 	.word	0x40010c00
 8005e90:	200010fc 	.word	0x200010fc
 8005e94:	40020008 	.word	0x40020008

08005e98 <HAL_ADC_ConvCpltCallback>:
//--------------------------------------------------------------------------------
//			ADC interrupt handler - used to run CP voltage function
//--------------------------------------------------------------------------------

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005e98:	b570      	push	{r4, r5, r6, lr}
	getCP_voltage();
 8005e9a:	f000 f8d9 	bl	8006050 <getCP_voltage>

	VREF = ((1.2 / adc_store[10]) * 4095.0);
 8005e9e:	4b1a      	ldr	r3, [pc, #104]	@ (8005f08 <HAL_ADC_ConvCpltCallback+0x70>)
	VREF_SUM = VREF_SUM + VREF;
 8005ea0:	4d1a      	ldr	r5, [pc, #104]	@ (8005f0c <HAL_ADC_ConvCpltCallback+0x74>)
	VREF = ((1.2 / adc_store[10]) * 4095.0);
 8005ea2:	8a98      	ldrh	r0, [r3, #20]
	vref_count++;
 8005ea4:	4c1a      	ldr	r4, [pc, #104]	@ (8005f10 <HAL_ADC_ConvCpltCallback+0x78>)
	VREF = ((1.2 / adc_store[10]) * 4095.0);
 8005ea6:	b280      	uxth	r0, r0
 8005ea8:	f7fd fea4 	bl	8003bf4 <__aeabi_i2d>
 8005eac:	4602      	mov	r2, r0
 8005eae:	460b      	mov	r3, r1
 8005eb0:	f04f 3033 	mov.w	r0, #858993459	@ 0x33333333
 8005eb4:	4917      	ldr	r1, [pc, #92]	@ (8005f14 <HAL_ADC_ConvCpltCallback+0x7c>)
 8005eb6:	f7fe f831 	bl	8003f1c <__aeabi_ddiv>
 8005eba:	a311      	add	r3, pc, #68	@ (adr r3, 8005f00 <HAL_ADC_ConvCpltCallback+0x68>)
 8005ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec0:	f7fd ff02 	bl	8003cc8 <__aeabi_dmul>
 8005ec4:	f7fe f9f8 	bl	80042b8 <__aeabi_d2f>
 8005ec8:	4b13      	ldr	r3, [pc, #76]	@ (8005f18 <HAL_ADC_ConvCpltCallback+0x80>)
 8005eca:	6018      	str	r0, [r3, #0]
	VREF_SUM = VREF_SUM + VREF;
 8005ecc:	6828      	ldr	r0, [r5, #0]
 8005ece:	6819      	ldr	r1, [r3, #0]
 8005ed0:	f7fe fa48 	bl	8004364 <__addsf3>
 8005ed4:	6028      	str	r0, [r5, #0]
	vref_count++;
 8005ed6:	6823      	ldr	r3, [r4, #0]
 8005ed8:	3301      	adds	r3, #1
 8005eda:	6023      	str	r3, [r4, #0]

	if (vref_count >= 20)
 8005edc:	6823      	ldr	r3, [r4, #0]
 8005ede:	2b13      	cmp	r3, #19
 8005ee0:	d90d      	bls.n	8005efe <HAL_ADC_ConvCpltCallback+0x66>
	{
		VREF_AVG = (VREF_SUM / vref_count);
 8005ee2:	682e      	ldr	r6, [r5, #0]
 8005ee4:	6820      	ldr	r0, [r4, #0]
 8005ee6:	f7fe faed 	bl	80044c4 <__aeabi_ui2f>
 8005eea:	4601      	mov	r1, r0
 8005eec:	4630      	mov	r0, r6
 8005eee:	f7fe fbf5 	bl	80046dc <__aeabi_fdiv>
 8005ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8005f1c <HAL_ADC_ConvCpltCallback+0x84>)
 8005ef4:	6018      	str	r0, [r3, #0]
		VREF_SUM = 0.0;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	602b      	str	r3, [r5, #0]
		vref_count = 0;
 8005efa:	2300      	movs	r3, #0
 8005efc:	6023      	str	r3, [r4, #0]
	}


}
 8005efe:	bd70      	pop	{r4, r5, r6, pc}
 8005f00:	00000000 	.word	0x00000000
 8005f04:	40affe00 	.word	0x40affe00
 8005f08:	20001544 	.word	0x20001544
 8005f0c:	2000152c 	.word	0x2000152c
 8005f10:	20001524 	.word	0x20001524
 8005f14:	3ff33333 	.word	0x3ff33333
 8005f18:	20001530 	.word	0x20001530
 8005f1c:	20001528 	.word	0x20001528

08005f20 <get_chargerConfig>:
 *
 * @details This function reads the charger configuration data from the EEPROM at a
 *          predefined location and populates the `charger_configGet` structure.
 */
void get_chargerConfig(void)
{
 8005f20:	b510      	push	{r4, lr}
    EEPROM_ReadData(CONFIG_LOCATION, (uint16_t *)config_get, sizeof(config_get) / sizeof(config_get[0]));
 8005f22:	4c13      	ldr	r4, [pc, #76]	@ (8005f70 <get_chargerConfig+0x50>)
 8005f24:	2209      	movs	r2, #9
 8005f26:	4621      	mov	r1, r4
 8005f28:	4812      	ldr	r0, [pc, #72]	@ (8005f74 <get_chargerConfig+0x54>)
 8005f2a:	f7ff feab 	bl	8005c84 <EEPROM_ReadData>
    HAL_Delay(100);
 8005f2e:	2064      	movs	r0, #100	@ 0x64
 8005f30:	f003 f9b6 	bl	80092a0 <HAL_Delay>

    charger_configGet.en_1.all = config_get[0];
 8005f34:	8822      	ldrh	r2, [r4, #0]
 8005f36:	4b10      	ldr	r3, [pc, #64]	@ (8005f78 <get_chargerConfig+0x58>)
 8005f38:	b292      	uxth	r2, r2
 8005f3a:	801a      	strh	r2, [r3, #0]
    charger_configGet.en_2.all = config_get[1];
 8005f3c:	8862      	ldrh	r2, [r4, #2]
 8005f3e:	b292      	uxth	r2, r2
 8005f40:	805a      	strh	r2, [r3, #2]
    charger_configGet.uv_upper = config_get[2];
 8005f42:	88a2      	ldrh	r2, [r4, #4]
 8005f44:	b292      	uxth	r2, r2
 8005f46:	80da      	strh	r2, [r3, #6]
    charger_configGet.uv_lower = config_get[3];
 8005f48:	88e2      	ldrh	r2, [r4, #6]
 8005f4a:	b292      	uxth	r2, r2
 8005f4c:	811a      	strh	r2, [r3, #8]
    charger_configGet.ov_upper = config_get[4];
 8005f4e:	8922      	ldrh	r2, [r4, #8]
 8005f50:	b292      	uxth	r2, r2
 8005f52:	815a      	strh	r2, [r3, #10]
    charger_configGet.ov_lower = config_get[5];
 8005f54:	8962      	ldrh	r2, [r4, #10]
 8005f56:	b292      	uxth	r2, r2
 8005f58:	819a      	strh	r2, [r3, #12]
    charger_configGet.freq_upper = config_get[6];
 8005f5a:	89a2      	ldrh	r2, [r4, #12]
 8005f5c:	b292      	uxth	r2, r2
 8005f5e:	81da      	strh	r2, [r3, #14]
    charger_configGet.freq_lower = config_get[7];
 8005f60:	89e2      	ldrh	r2, [r4, #14]
 8005f62:	b292      	uxth	r2, r2
 8005f64:	821a      	strh	r2, [r3, #16]
    charger_configGet.max_current = (config_get[8] & 0xFF);
 8005f66:	8a22      	ldrh	r2, [r4, #16]
 8005f68:	b2d2      	uxtb	r2, r2
 8005f6a:	711a      	strb	r2, [r3, #4]
}
 8005f6c:	bd10      	pop	{r4, pc}
 8005f6e:	bf00      	nop
 8005f70:	20001186 	.word	0x20001186
 8005f74:	08003000 	.word	0x08003000
 8005f78:	200011b4 	.word	0x200011b4

08005f7c <set_chargerConfig>:
 *
 * @details This function updates the charger configuration data in the EEPROM at a
 *          predefined location with values from the `charger_configSet` structure.
 */
void set_chargerConfig(void)
{
 8005f7c:	b538      	push	{r3, r4, r5, lr}
    config_set[0] = charger_configSet.en_1.all;
 8005f7e:	4b17      	ldr	r3, [pc, #92]	@ (8005fdc <set_chargerConfig+0x60>)
 8005f80:	4c17      	ldr	r4, [pc, #92]	@ (8005fe0 <set_chargerConfig+0x64>)
 8005f82:	881a      	ldrh	r2, [r3, #0]
    config_set[5] = charger_configSet.ov_lower;
    config_set[6] = charger_configSet.freq_upper;
    config_set[7] = charger_configSet.freq_lower;
    config_set[8] = (uint16_t)charger_configSet.max_current;

    EEPROM_Erase(CONFIG_LOCATION, EEPROM_SIZE);
 8005f84:	4d17      	ldr	r5, [pc, #92]	@ (8005fe4 <set_chargerConfig+0x68>)
    config_set[0] = charger_configSet.en_1.all;
 8005f86:	b292      	uxth	r2, r2
 8005f88:	8022      	strh	r2, [r4, #0]
    config_set[1] = charger_configSet.en_2.all;
 8005f8a:	885a      	ldrh	r2, [r3, #2]
    EEPROM_Erase(CONFIG_LOCATION, EEPROM_SIZE);
 8005f8c:	4628      	mov	r0, r5
    config_set[1] = charger_configSet.en_2.all;
 8005f8e:	b292      	uxth	r2, r2
 8005f90:	8062      	strh	r2, [r4, #2]
    config_set[2] = charger_configSet.uv_upper;
 8005f92:	88da      	ldrh	r2, [r3, #6]
    EEPROM_Erase(CONFIG_LOCATION, EEPROM_SIZE);
 8005f94:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    config_set[2] = charger_configSet.uv_upper;
 8005f98:	b292      	uxth	r2, r2
 8005f9a:	80a2      	strh	r2, [r4, #4]
    config_set[3] = charger_configSet.uv_lower;
 8005f9c:	891a      	ldrh	r2, [r3, #8]
 8005f9e:	b292      	uxth	r2, r2
 8005fa0:	80e2      	strh	r2, [r4, #6]
    config_set[4] = charger_configSet.ov_upper;
 8005fa2:	895a      	ldrh	r2, [r3, #10]
 8005fa4:	b292      	uxth	r2, r2
 8005fa6:	8122      	strh	r2, [r4, #8]
    config_set[5] = charger_configSet.ov_lower;
 8005fa8:	899a      	ldrh	r2, [r3, #12]
 8005faa:	b292      	uxth	r2, r2
 8005fac:	8162      	strh	r2, [r4, #10]
    config_set[6] = charger_configSet.freq_upper;
 8005fae:	89da      	ldrh	r2, [r3, #14]
 8005fb0:	b292      	uxth	r2, r2
 8005fb2:	81a2      	strh	r2, [r4, #12]
    config_set[7] = charger_configSet.freq_lower;
 8005fb4:	8a1a      	ldrh	r2, [r3, #16]
 8005fb6:	b292      	uxth	r2, r2
 8005fb8:	81e2      	strh	r2, [r4, #14]
    config_set[8] = (uint16_t)charger_configSet.max_current;
 8005fba:	791b      	ldrb	r3, [r3, #4]
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	8223      	strh	r3, [r4, #16]
    EEPROM_Erase(CONFIG_LOCATION, EEPROM_SIZE);
 8005fc0:	f7ff fe36 	bl	8005c30 <EEPROM_Erase>
    EEPROM_WriteData(CONFIG_LOCATION, (uint16_t *)config_set, sizeof(config_get) / sizeof(config_get[0]));
 8005fc4:	4621      	mov	r1, r4
 8005fc6:	4628      	mov	r0, r5
 8005fc8:	2209      	movs	r2, #9
 8005fca:	f7ff fe43 	bl	8005c54 <EEPROM_WriteData>
	HAL_Delay(100);
 8005fce:	2064      	movs	r0, #100	@ 0x64
 8005fd0:	f003 f966 	bl	80092a0 <HAL_Delay>
	HAL_NVIC_SystemReset();
}
 8005fd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_NVIC_SystemReset();
 8005fd8:	f003 bcd0 	b.w	800997c <HAL_NVIC_SystemReset>
 8005fdc:	20001198 	.word	0x20001198
 8005fe0:	20001174 	.word	0x20001174
 8005fe4:	08003000 	.word	0x08003000

08005fe8 <readCP_stored>:


uint16_t cp_max_duty =0;

void readCP_stored(void)
{
 8005fe8:	b510      	push	{r4, lr}
	EEPROM_ReadData(CP_LOCATION, readCP, sizeof(readCP)/sizeof(readCP[0]));
 8005fea:	4c07      	ldr	r4, [pc, #28]	@ (8006008 <readCP_stored+0x20>)
 8005fec:	2203      	movs	r2, #3
 8005fee:	4621      	mov	r1, r4
 8005ff0:	4806      	ldr	r0, [pc, #24]	@ (800600c <readCP_stored+0x24>)
 8005ff2:	f7ff fe47 	bl	8005c84 <EEPROM_ReadData>

	cpdata.cpmax = (uint16_t)readCP[0];
 8005ff6:	4b06      	ldr	r3, [pc, #24]	@ (8006010 <readCP_stored+0x28>)
 8005ff8:	8822      	ldrh	r2, [r4, #0]
 8005ffa:	801a      	strh	r2, [r3, #0]
	cpdata.cpzero = (uint16_t)readCP[1];
 8005ffc:	8862      	ldrh	r2, [r4, #2]
 8005ffe:	809a      	strh	r2, [r3, #4]
	cpdata.cpmin = (uint16_t)readCP[2];
 8006000:	88a2      	ldrh	r2, [r4, #4]
 8006002:	805a      	strh	r2, [r3, #2]
}
 8006004:	bd10      	pop	{r4, pc}
 8006006:	bf00      	nop
 8006008:	200011e8 	.word	0x200011e8
 800600c:	08003430 	.word	0x08003430
 8006010:	20001534 	.word	0x20001534

08006014 <saveCP_store>:

void saveCP_store(void)
{
 8006014:	b538      	push	{r3, r4, r5, lr}
	saveCP[0] = cpdata.cpmax;
 8006016:	4b0a      	ldr	r3, [pc, #40]	@ (8006040 <saveCP_store+0x2c>)
 8006018:	4c0a      	ldr	r4, [pc, #40]	@ (8006044 <saveCP_store+0x30>)
 800601a:	881a      	ldrh	r2, [r3, #0]
	saveCP[1] = cpdata.cpzero;
	saveCP[2] = cpdata.cpmin;

	EEPROM_Erase(CP_LOCATION, EEPROM_SIZE);
 800601c:	4d0a      	ldr	r5, [pc, #40]	@ (8006048 <saveCP_store+0x34>)
	saveCP[0] = cpdata.cpmax;
 800601e:	8022      	strh	r2, [r4, #0]
	saveCP[1] = cpdata.cpzero;
 8006020:	889a      	ldrh	r2, [r3, #4]
	saveCP[2] = cpdata.cpmin;
 8006022:	885b      	ldrh	r3, [r3, #2]
	EEPROM_Erase(CP_LOCATION, EEPROM_SIZE);
 8006024:	4628      	mov	r0, r5
 8006026:	f44f 6180 	mov.w	r1, #1024	@ 0x400
	saveCP[1] = cpdata.cpzero;
 800602a:	8062      	strh	r2, [r4, #2]
	saveCP[2] = cpdata.cpmin;
 800602c:	80a3      	strh	r3, [r4, #4]
	EEPROM_Erase(CP_LOCATION, EEPROM_SIZE);
 800602e:	f7ff fdff 	bl	8005c30 <EEPROM_Erase>
	EEPROM_WriteData(CP_LOCATION, saveCP, (sizeof(saveCP)/sizeof(saveCP[0])));
 8006032:	4621      	mov	r1, r4
 8006034:	4628      	mov	r0, r5
}
 8006036:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	EEPROM_WriteData(CP_LOCATION, saveCP, (sizeof(saveCP)/sizeof(saveCP[0])));
 800603a:	2203      	movs	r2, #3
 800603c:	f7ff be0a 	b.w	8005c54 <EEPROM_WriteData>
 8006040:	20001534 	.word	0x20001534
 8006044:	200011ee 	.word	0x200011ee
 8006048:	08003430 	.word	0x08003430
 800604c:	00000000 	.word	0x00000000

08006050 <getCP_voltage>:
		//EEPROM_ReadData(EEROM_START_ADDRESS, readdata, EEPROM_SIZE);
	}
}

void getCP_voltage(void)
{
 8006050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	temp_adc = adc_store[MCU_CP_READ_INDEX];
 8006054:	4b82      	ldr	r3, [pc, #520]	@ (8006260 <getCP_voltage+0x210>)

	//V3
	if (dataCollected1 == false)
 8006056:	4f83      	ldr	r7, [pc, #524]	@ (8006264 <getCP_voltage+0x214>)
	temp_adc = adc_store[MCU_CP_READ_INDEX];
 8006058:	88d9      	ldrh	r1, [r3, #6]
	if (dataCollected1 == false)
 800605a:	783a      	ldrb	r2, [r7, #0]
	temp_adc = adc_store[MCU_CP_READ_INDEX];
 800605c:	4b82      	ldr	r3, [pc, #520]	@ (8006268 <getCP_voltage+0x218>)
 800605e:	b289      	uxth	r1, r1
{
 8006060:	b085      	sub	sp, #20
	temp_adc = adc_store[MCU_CP_READ_INDEX];
 8006062:	8019      	strh	r1, [r3, #0]
	if (dataCollected1 == false)
 8006064:	b9aa      	cbnz	r2, 8006092 <getCP_voltage+0x42>
	{
		adcSample_buf1[adcSample_buf1_count] = temp_adc;
 8006066:	4881      	ldr	r0, [pc, #516]	@ (800626c <getCP_voltage+0x21c>)
 8006068:	4c81      	ldr	r4, [pc, #516]	@ (8006270 <getCP_voltage+0x220>)
 800606a:	8803      	ldrh	r3, [r0, #0]
 800606c:	f824 1013 	strh.w	r1, [r4, r3, lsl #1]
		adc_high[adcSample_buf1_count] = 0;
 8006070:	4980      	ldr	r1, [pc, #512]	@ (8006274 <getCP_voltage+0x224>)
 8006072:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		adc_low[adcSample_buf1_count] = 0;
 8006076:	4980      	ldr	r1, [pc, #512]	@ (8006278 <getCP_voltage+0x228>)
 8006078:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

		adcSample_buf1_count++;
 800607c:	3301      	adds	r3, #1
 800607e:	b29b      	uxth	r3, r3

		if (adcSample_buf1_count >= samples)
 8006080:	2b4a      	cmp	r3, #74	@ 0x4a
		{
			adcSample_buf1_count = 0;
			dataCollected1 = true;
 8006082:	bf89      	itett	hi
 8006084:	2301      	movhi	r3, #1
		adcSample_buf1_count++;
 8006086:	8003      	strhls	r3, [r0, #0]
			adcSample_buf1_count = 0;
 8006088:	8002      	strhhi	r2, [r0, #0]
			dataCollected1 = true;
 800608a:	703b      	strbhi	r3, [r7, #0]
				dataCollected1 = false;
				dataCollected2 = false;
			}
		}
	}
}
 800608c:	b005      	add	sp, #20
 800608e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (dataCollected2 == false)
 8006092:	4e7a      	ldr	r6, [pc, #488]	@ (800627c <getCP_voltage+0x22c>)
 8006094:	7833      	ldrb	r3, [r6, #0]
 8006096:	bb0b      	cbnz	r3, 80060dc <getCP_voltage+0x8c>
			if (adcSample_buf1[adcSample_buf1_count] >= 1800)
 8006098:	4974      	ldr	r1, [pc, #464]	@ (800626c <getCP_voltage+0x21c>)
 800609a:	4a75      	ldr	r2, [pc, #468]	@ (8006270 <getCP_voltage+0x220>)
 800609c:	880b      	ldrh	r3, [r1, #0]
 800609e:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 80060a2:	f5b0 6fe1 	cmp.w	r0, #1800	@ 0x708
 80060a6:	d30e      	bcc.n	80060c6 <getCP_voltage+0x76>
				if (cp_max_count < samples)
 80060a8:	4c75      	ldr	r4, [pc, #468]	@ (8006280 <getCP_voltage+0x230>)
 80060aa:	6822      	ldr	r2, [r4, #0]
 80060ac:	2a4a      	cmp	r2, #74	@ 0x4a
 80060ae:	d804      	bhi.n	80060ba <getCP_voltage+0x6a>
					adc_high[cp_max_count] =
 80060b0:	4d70      	ldr	r5, [pc, #448]	@ (8006274 <getCP_voltage+0x224>)
					adc_low[cp_min_count] =
 80060b2:	f825 0012 	strh.w	r0, [r5, r2, lsl #1]
					cp_min_count++;
 80060b6:	3201      	adds	r2, #1
 80060b8:	6022      	str	r2, [r4, #0]
			adcSample_buf1_count++;
 80060ba:	3301      	adds	r3, #1
 80060bc:	b29b      	uxth	r3, r3
			if (adcSample_buf1_count >= samples)
 80060be:	2b4a      	cmp	r3, #74	@ 0x4a
 80060c0:	d807      	bhi.n	80060d2 <getCP_voltage+0x82>
			adcSample_buf1_count++;
 80060c2:	800b      	strh	r3, [r1, #0]
 80060c4:	e7e2      	b.n	800608c <getCP_voltage+0x3c>
				if (cp_min_count < samples)
 80060c6:	4c6f      	ldr	r4, [pc, #444]	@ (8006284 <getCP_voltage+0x234>)
 80060c8:	6822      	ldr	r2, [r4, #0]
 80060ca:	2a4a      	cmp	r2, #74	@ 0x4a
 80060cc:	d8f5      	bhi.n	80060ba <getCP_voltage+0x6a>
					adc_low[cp_min_count] =
 80060ce:	4d6a      	ldr	r5, [pc, #424]	@ (8006278 <getCP_voltage+0x228>)
 80060d0:	e7ef      	b.n	80060b2 <getCP_voltage+0x62>
				adcSample_buf1_count = 0;
 80060d2:	2300      	movs	r3, #0
 80060d4:	800b      	strh	r3, [r1, #0]
				dataCollected2 = true;
 80060d6:	2301      	movs	r3, #1
				dataCollected2 = false;
 80060d8:	7033      	strb	r3, [r6, #0]
}
 80060da:	e7d7      	b.n	800608c <getCP_voltage+0x3c>
			if (cp_max_count > 0)
 80060dc:	f8df a1a0 	ldr.w	sl, [pc, #416]	@ 8006280 <getCP_voltage+0x230>
 80060e0:	4c69      	ldr	r4, [pc, #420]	@ (8006288 <getCP_voltage+0x238>)
 80060e2:	f8da 2000 	ldr.w	r2, [sl]
 80060e6:	2a00      	cmp	r2, #0
 80060e8:	f000 80a5 	beq.w	8006236 <getCP_voltage+0x1e6>
				if (cp_max_count2 < cp_max_count)
 80060ec:	4967      	ldr	r1, [pc, #412]	@ (800628c <getCP_voltage+0x23c>)
					cp_max_sum = cp_max_sum + adc_high[cp_max_count2];
 80060ee:	4d68      	ldr	r5, [pc, #416]	@ (8006290 <getCP_voltage+0x240>)
				if (cp_max_count2 < cp_max_count)
 80060f0:	680b      	ldr	r3, [r1, #0]
					cp_max_sum = cp_max_sum + adc_high[cp_max_count2];
 80060f2:	6828      	ldr	r0, [r5, #0]
				if (cp_max_count2 < cp_max_count)
 80060f4:	429a      	cmp	r2, r3
 80060f6:	d93f      	bls.n	8006178 <getCP_voltage+0x128>
					cp_max_sum = cp_max_sum + adc_high[cp_max_count2];
 80060f8:	4a5e      	ldr	r2, [pc, #376]	@ (8006274 <getCP_voltage+0x224>)
 80060fa:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
					cp_max_count2++;
 80060fe:	3301      	adds	r3, #1
					cp_max_sum = cp_max_sum + adc_high[cp_max_count2];
 8006100:	4402      	add	r2, r0
 8006102:	602a      	str	r2, [r5, #0]
					cp_max_count2++;
 8006104:	600b      	str	r3, [r1, #0]
			if (cp_min_count > 0)
 8006106:	f8df 917c 	ldr.w	r9, [pc, #380]	@ 8006284 <getCP_voltage+0x234>
 800610a:	f8d9 2000 	ldr.w	r2, [r9]
 800610e:	2a00      	cmp	r2, #0
 8006110:	f000 8134 	beq.w	800637c <getCP_voltage+0x32c>
				if (cp_min_count2 < cp_min_count)
 8006114:	495f      	ldr	r1, [pc, #380]	@ (8006294 <getCP_voltage+0x244>)
					cp_min_sum = cp_min_sum + adc_low[cp_min_count2];
 8006116:	4d60      	ldr	r5, [pc, #384]	@ (8006298 <getCP_voltage+0x248>)
				if (cp_min_count2 < cp_min_count)
 8006118:	680b      	ldr	r3, [r1, #0]
					cp_min_sum = cp_min_sum + adc_low[cp_min_count2];
 800611a:	6828      	ldr	r0, [r5, #0]
				if (cp_min_count2 < cp_min_count)
 800611c:	429a      	cmp	r2, r3
 800611e:	f240 80cd 	bls.w	80062bc <getCP_voltage+0x26c>
					cp_min_sum = cp_min_sum + adc_low[cp_min_count2];
 8006122:	4a55      	ldr	r2, [pc, #340]	@ (8006278 <getCP_voltage+0x228>)
 8006124:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
					cp_min_count2++;
 8006128:	3301      	adds	r3, #1
					cp_min_sum = cp_min_sum + adc_low[cp_min_count2];
 800612a:	4402      	add	r2, r0
 800612c:	602a      	str	r2, [r5, #0]
					cp_min_count2++;
 800612e:	600b      	str	r3, [r1, #0]
			if ((max_done == true) && (min_done == true))
 8006130:	7823      	ldrb	r3, [r4, #0]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d0aa      	beq.n	800608c <getCP_voltage+0x3c>
 8006136:	4a59      	ldr	r2, [pc, #356]	@ (800629c <getCP_voltage+0x24c>)
 8006138:	7813      	ldrb	r3, [r2, #0]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d0a6      	beq.n	800608c <getCP_voltage+0x3c>
				adcSample_buf1_count = 0;
 800613e:	2300      	movs	r3, #0
 8006140:	494a      	ldr	r1, [pc, #296]	@ (800626c <getCP_voltage+0x21c>)
				min_done = false;
 8006142:	7013      	strb	r3, [r2, #0]
				adcSample_buf1_count = 0;
 8006144:	800b      	strh	r3, [r1, #0]
				cp_max_count2 = 0;
 8006146:	4951      	ldr	r1, [pc, #324]	@ (800628c <getCP_voltage+0x23c>)
				cp_min_sum = 0;
 8006148:	4a53      	ldr	r2, [pc, #332]	@ (8006298 <getCP_voltage+0x248>)
				cp_max_count2 = 0;
 800614a:	600b      	str	r3, [r1, #0]
				cp_min_count2 = 0;
 800614c:	4951      	ldr	r1, [pc, #324]	@ (8006294 <getCP_voltage+0x244>)
				cp_min_sum = 0;
 800614e:	6013      	str	r3, [r2, #0]
				cp_min_count2 = 0;
 8006150:	600b      	str	r3, [r1, #0]
				adc_min = 4000;
 8006152:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
				cp_min_avg = 0;
 8006156:	4a52      	ldr	r2, [pc, #328]	@ (80062a0 <getCP_voltage+0x250>)
				cp_max_count = 0;
 8006158:	f8ca 3000 	str.w	r3, [sl]
				cp_min_avg = 0;
 800615c:	8013      	strh	r3, [r2, #0]
				cp_max_sum = 0;
 800615e:	4a4c      	ldr	r2, [pc, #304]	@ (8006290 <getCP_voltage+0x240>)
				cp_min_count = 0;
 8006160:	f8c9 3000 	str.w	r3, [r9]
				cp_max_sum = 0;
 8006164:	6013      	str	r3, [r2, #0]
				cp_max_avg = 0;
 8006166:	4a4f      	ldr	r2, [pc, #316]	@ (80062a4 <getCP_voltage+0x254>)
				max_done = false;
 8006168:	7023      	strb	r3, [r4, #0]
				cp_max_avg = 0;
 800616a:	8013      	strh	r3, [r2, #0]
				adc_min = 4000;
 800616c:	4a4e      	ldr	r2, [pc, #312]	@ (80062a8 <getCP_voltage+0x258>)
				dataCollected1 = false;
 800616e:	703b      	strb	r3, [r7, #0]
				adc_min = 4000;
 8006170:	6011      	str	r1, [r2, #0]
				adc_max = 0;
 8006172:	4a4e      	ldr	r2, [pc, #312]	@ (80062ac <getCP_voltage+0x25c>)
 8006174:	8013      	strh	r3, [r2, #0]
				dataCollected1 = false;
 8006176:	e7af      	b.n	80060d8 <getCP_voltage+0x88>
					cp_max_avg = (uint16_t) (cp_max_sum / cp_max_count);
 8006178:	fbb0 f0f2 	udiv	r0, r0, r2
 800617c:	4b49      	ldr	r3, [pc, #292]	@ (80062a4 <getCP_voltage+0x254>)
							+ ((1 - 0.2) * controlSide_data.controlPilot.cp_max);
 800617e:	4d4c      	ldr	r5, [pc, #304]	@ (80062b0 <getCP_voltage+0x260>)
					cp_max_avg = (uint16_t) (cp_max_sum / cp_max_count);
 8006180:	8018      	strh	r0, [r3, #0]
					controlSide_data.controlPilot.cp_max = (0.2 * cp_max_avg)
 8006182:	b280      	uxth	r0, r0
 8006184:	f7fd fd36 	bl	8003bf4 <__aeabi_i2d>
 8006188:	a32d      	add	r3, pc, #180	@ (adr r3, 8006240 <getCP_voltage+0x1f0>)
 800618a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800618e:	f7fd fd9b 	bl	8003cc8 <__aeabi_dmul>
							+ ((1 - 0.2) * controlSide_data.controlPilot.cp_max);
 8006192:	f8b5 b010 	ldrh.w	fp, [r5, #16]
					controlSide_data.controlPilot.cp_max = (0.2 * cp_max_avg)
 8006196:	4680      	mov	r8, r0
							+ ((1 - 0.2) * controlSide_data.controlPilot.cp_max);
 8006198:	fa1f fb8b 	uxth.w	fp, fp
 800619c:	4658      	mov	r0, fp
					controlSide_data.controlPilot.cp_max = (0.2 * cp_max_avg)
 800619e:	4689      	mov	r9, r1
							+ ((1 - 0.2) * controlSide_data.controlPilot.cp_max);
 80061a0:	f7fd fd28 	bl	8003bf4 <__aeabi_i2d>
 80061a4:	a328      	add	r3, pc, #160	@ (adr r3, 8006248 <getCP_voltage+0x1f8>)
 80061a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061aa:	f7fd fd8d 	bl	8003cc8 <__aeabi_dmul>
 80061ae:	4602      	mov	r2, r0
 80061b0:	460b      	mov	r3, r1
 80061b2:	4640      	mov	r0, r8
 80061b4:	4649      	mov	r1, r9
 80061b6:	f7fd fbd1 	bl	800395c <__adddf3>
					controlSide_data.controlPilot.cp_max = (0.2 * cp_max_avg)
 80061ba:	f7fe f85d 	bl	8004278 <__aeabi_d2uiz>
									* ((float) (VREF / 4096.0)
 80061be:	4b3d      	ldr	r3, [pc, #244]	@ (80062b4 <getCP_voltage+0x264>)
					controlSide_data.controlPilot.cp_max = (0.2 * cp_max_avg)
 80061c0:	b280      	uxth	r0, r0
 80061c2:	8228      	strh	r0, [r5, #16]
									* ((float) (VREF / 4096.0)
 80061c4:	6818      	ldr	r0, [r3, #0]
											* (float) controlSide_data.controlPilot.cp_max))
 80061c6:	f04f 5166 	mov.w	r1, #964689920	@ 0x39800000
 80061ca:	f8b5 9010 	ldrh.w	r9, [r5, #16]
									+ 0 - (3.6707 * VREF));
 80061ce:	f8d3 b000 	ldr.w	fp, [r3]
											* (float) controlSide_data.controlPilot.cp_max))
 80061d2:	f7fe f9cf 	bl	8004574 <__aeabi_fmul>
 80061d6:	fa1f f989 	uxth.w	r9, r9
 80061da:	4680      	mov	r8, r0
 80061dc:	4648      	mov	r0, r9
 80061de:	f7fe f971 	bl	80044c4 <__aeabi_ui2f>
 80061e2:	4601      	mov	r1, r0
 80061e4:	4640      	mov	r0, r8
 80061e6:	f7fe f9c5 	bl	8004574 <__aeabi_fmul>
 80061ea:	f7fd fd15 	bl	8003c18 <__aeabi_f2d>
									* ((float) (VREF / 4096.0)
 80061ee:	a318      	add	r3, pc, #96	@ (adr r3, 8006250 <getCP_voltage+0x200>)
 80061f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061f4:	f7fd fd68 	bl	8003cc8 <__aeabi_dmul>
									+ 0 - (3.6707 * VREF));
 80061f8:	2200      	movs	r2, #0
 80061fa:	2300      	movs	r3, #0
 80061fc:	f7fd fbae 	bl	800395c <__adddf3>
 8006200:	4680      	mov	r8, r0
 8006202:	4658      	mov	r0, fp
 8006204:	4689      	mov	r9, r1
 8006206:	f7fd fd07 	bl	8003c18 <__aeabi_f2d>
 800620a:	a313      	add	r3, pc, #76	@ (adr r3, 8006258 <getCP_voltage+0x208>)
 800620c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006210:	f7fd fd5a 	bl	8003cc8 <__aeabi_dmul>
 8006214:	4602      	mov	r2, r0
 8006216:	460b      	mov	r3, r1
 8006218:	4640      	mov	r0, r8
 800621a:	4649      	mov	r1, r9
 800621c:	f7fd fb9c 	bl	8003958 <__aeabi_dsub>
					float temp2 =
 8006220:	f7fe f84a 	bl	80042b8 <__aeabi_d2f>
							(int) (temp2 * 10.0);
 8006224:	f7fd fcf8 	bl	8003c18 <__aeabi_f2d>
 8006228:	2200      	movs	r2, #0
 800622a:	4b23      	ldr	r3, [pc, #140]	@ (80062b8 <getCP_voltage+0x268>)
 800622c:	f7fd fd4c 	bl	8003cc8 <__aeabi_dmul>
 8006230:	f7fd fffa 	bl	8004228 <__aeabi_d2iz>
					controlSide_data.controlPilot.cp_Vmax =
 8006234:	61a8      	str	r0, [r5, #24]
				max_done = true;
 8006236:	2301      	movs	r3, #1
 8006238:	7023      	strb	r3, [r4, #0]
 800623a:	e764      	b.n	8006106 <getCP_voltage+0xb6>
 800623c:	f3af 8000 	nop.w
 8006240:	9999999a 	.word	0x9999999a
 8006244:	3fc99999 	.word	0x3fc99999
 8006248:	9999999a 	.word	0x9999999a
 800624c:	3fe99999 	.word	0x3fe99999
 8006250:	6bb98c7e 	.word	0x6bb98c7e
 8006254:	401eb909 	.word	0x401eb909
 8006258:	f62b6ae8 	.word	0xf62b6ae8
 800625c:	400d5d97 	.word	0x400d5d97
 8006260:	20001544 	.word	0x20001544
 8006264:	20001209 	.word	0x20001209
 8006268:	20001204 	.word	0x20001204
 800626c:	20001336 	.word	0x20001336
 8006270:	20001338 	.word	0x20001338
 8006274:	200012a0 	.word	0x200012a0
 8006278:	2000120a 	.word	0x2000120a
 800627c:	20001208 	.word	0x20001208
 8006280:	200013d8 	.word	0x200013d8
 8006284:	200013dc 	.word	0x200013dc
 8006288:	20001207 	.word	0x20001207
 800628c:	200013d0 	.word	0x200013d0
 8006290:	200013e4 	.word	0x200013e4
 8006294:	200013d4 	.word	0x200013d4
 8006298:	200013ec 	.word	0x200013ec
 800629c:	20001206 	.word	0x20001206
 80062a0:	200013e8 	.word	0x200013e8
 80062a4:	200013e0 	.word	0x200013e0
 80062a8:	20000004 	.word	0x20000004
 80062ac:	200013f0 	.word	0x200013f0
 80062b0:	200015ac 	.word	0x200015ac
 80062b4:	20001530 	.word	0x20001530
 80062b8:	40240000 	.word	0x40240000
					cp_min_avg = (uint16_t) (cp_min_sum / cp_min_count);
 80062bc:	fbb0 f0f2 	udiv	r0, r0, r2
 80062c0:	4b3b      	ldr	r3, [pc, #236]	@ (80063b0 <getCP_voltage+0x360>)
							+ ((1 - 0.2) * controlSide_data.controlPilot.cp_min);
 80062c2:	4d3c      	ldr	r5, [pc, #240]	@ (80063b4 <getCP_voltage+0x364>)
					cp_min_avg = (uint16_t) (cp_min_sum / cp_min_count);
 80062c4:	8018      	strh	r0, [r3, #0]
					controlSide_data.controlPilot.cp_min = (0.2 * cp_min_avg)
 80062c6:	b280      	uxth	r0, r0
 80062c8:	f7fd fc94 	bl	8003bf4 <__aeabi_i2d>
 80062cc:	a32e      	add	r3, pc, #184	@ (adr r3, 8006388 <getCP_voltage+0x338>)
 80062ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d2:	f7fd fcf9 	bl	8003cc8 <__aeabi_dmul>
							+ ((1 - 0.2) * controlSide_data.controlPilot.cp_min);
 80062d6:	f8b5 800e 	ldrh.w	r8, [r5, #14]
					controlSide_data.controlPilot.cp_min = (0.2 * cp_min_avg)
 80062da:	e9cd 0100 	strd	r0, r1, [sp]
							+ ((1 - 0.2) * controlSide_data.controlPilot.cp_min);
 80062de:	fa1f f888 	uxth.w	r8, r8
 80062e2:	4640      	mov	r0, r8
 80062e4:	f7fd fc86 	bl	8003bf4 <__aeabi_i2d>
 80062e8:	a329      	add	r3, pc, #164	@ (adr r3, 8006390 <getCP_voltage+0x340>)
 80062ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ee:	f7fd fceb 	bl	8003cc8 <__aeabi_dmul>
 80062f2:	4602      	mov	r2, r0
 80062f4:	460b      	mov	r3, r1
 80062f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062fa:	f7fd fb2f 	bl	800395c <__adddf3>
					controlSide_data.controlPilot.cp_min = (0.2 * cp_min_avg)
 80062fe:	f7fd ffbb 	bl	8004278 <__aeabi_d2uiz>
									* ((float) (VREF / 4096.0)
 8006302:	4b2d      	ldr	r3, [pc, #180]	@ (80063b8 <getCP_voltage+0x368>)
					controlSide_data.controlPilot.cp_min = (0.2 * cp_min_avg)
 8006304:	b280      	uxth	r0, r0
 8006306:	81e8      	strh	r0, [r5, #14]
									* ((float) (VREF / 4096.0)
 8006308:	6818      	ldr	r0, [r3, #0]
											* (float) controlSide_data.controlPilot.cp_min))
 800630a:	f8b5 b00e 	ldrh.w	fp, [r5, #14]
									- 1.005 - (3.6707 * VREF));
 800630e:	681b      	ldr	r3, [r3, #0]
											* (float) controlSide_data.controlPilot.cp_min))
 8006310:	f04f 5166 	mov.w	r1, #964689920	@ 0x39800000
									- 1.005 - (3.6707 * VREF));
 8006314:	9300      	str	r3, [sp, #0]
											* (float) controlSide_data.controlPilot.cp_min))
 8006316:	f7fe f92d 	bl	8004574 <__aeabi_fmul>
 800631a:	fa1f fb8b 	uxth.w	fp, fp
 800631e:	4680      	mov	r8, r0
 8006320:	4658      	mov	r0, fp
 8006322:	f7fe f8cf 	bl	80044c4 <__aeabi_ui2f>
 8006326:	4601      	mov	r1, r0
 8006328:	4640      	mov	r0, r8
 800632a:	f7fe f923 	bl	8004574 <__aeabi_fmul>
 800632e:	f7fd fc73 	bl	8003c18 <__aeabi_f2d>
									* ((float) (VREF / 4096.0)
 8006332:	a319      	add	r3, pc, #100	@ (adr r3, 8006398 <getCP_voltage+0x348>)
 8006334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006338:	f7fd fcc6 	bl	8003cc8 <__aeabi_dmul>
									- 1.005 - (3.6707 * VREF));
 800633c:	a318      	add	r3, pc, #96	@ (adr r3, 80063a0 <getCP_voltage+0x350>)
 800633e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006342:	f7fd fb09 	bl	8003958 <__aeabi_dsub>
 8006346:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800634a:	9800      	ldr	r0, [sp, #0]
 800634c:	f7fd fc64 	bl	8003c18 <__aeabi_f2d>
 8006350:	a315      	add	r3, pc, #84	@ (adr r3, 80063a8 <getCP_voltage+0x358>)
 8006352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006356:	f7fd fcb7 	bl	8003cc8 <__aeabi_dmul>
 800635a:	4602      	mov	r2, r0
 800635c:	460b      	mov	r3, r1
 800635e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006362:	f7fd faf9 	bl	8003958 <__aeabi_dsub>
					float temp1 =
 8006366:	f7fd ffa7 	bl	80042b8 <__aeabi_d2f>
							(int) (temp1 * 10.0);
 800636a:	f7fd fc55 	bl	8003c18 <__aeabi_f2d>
 800636e:	2200      	movs	r2, #0
 8006370:	4b12      	ldr	r3, [pc, #72]	@ (80063bc <getCP_voltage+0x36c>)
 8006372:	f7fd fca9 	bl	8003cc8 <__aeabi_dmul>
 8006376:	f7fd ff57 	bl	8004228 <__aeabi_d2iz>
					controlSide_data.controlPilot.cp_Vmin =
 800637a:	6168      	str	r0, [r5, #20]
				min_done = true;
 800637c:	2201      	movs	r2, #1
 800637e:	4b10      	ldr	r3, [pc, #64]	@ (80063c0 <getCP_voltage+0x370>)
 8006380:	701a      	strb	r2, [r3, #0]
 8006382:	e6d5      	b.n	8006130 <getCP_voltage+0xe0>
 8006384:	f3af 8000 	nop.w
 8006388:	9999999a 	.word	0x9999999a
 800638c:	3fc99999 	.word	0x3fc99999
 8006390:	9999999a 	.word	0x9999999a
 8006394:	3fe99999 	.word	0x3fe99999
 8006398:	6bb98c7e 	.word	0x6bb98c7e
 800639c:	401eb909 	.word	0x401eb909
 80063a0:	e147ae14 	.word	0xe147ae14
 80063a4:	3ff0147a 	.word	0x3ff0147a
 80063a8:	f62b6ae8 	.word	0xf62b6ae8
 80063ac:	400d5d97 	.word	0x400d5d97
 80063b0:	200013e8 	.word	0x200013e8
 80063b4:	200015ac 	.word	0x200015ac
 80063b8:	20001530 	.word	0x20001530
 80063bc:	40240000 	.word	0x40240000
 80063c0:	20001206 	.word	0x20001206

080063c4 <calibrateCP>:

void calibrateCP(int action)
{
 80063c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	readCP_stored();

	//-------------------------------------------+12V genaration
	TIM1->CCR1 = (uint32_t) (PWMFULLON * 10);
 80063c8:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
	TIM1->CCR4 = (uint32_t) (PWMFULLON * 10);

	cp_readings_done = false;
 80063cc:	2700      	movs	r7, #0
	TIM1->CCR1 = (uint32_t) (PWMFULLON * 10);
 80063ce:	4d17      	ldr	r5, [pc, #92]	@ (800642c <calibrateCP+0x68>)
	readCP_stored();
 80063d0:	f7ff fe0a 	bl	8005fe8 <readCP_stored>

	HAL_Delay(1000);

	if (controlSide_data.controlPilot.cp_Vmax > STATEA_MIN)
 80063d4:	4e16      	ldr	r6, [pc, #88]	@ (8006430 <calibrateCP+0x6c>)
	cp_readings_done = false;
 80063d6:	4b17      	ldr	r3, [pc, #92]	@ (8006434 <calibrateCP+0x70>)
	TIM1->CCR1 = (uint32_t) (PWMFULLON * 10);
 80063d8:	636c      	str	r4, [r5, #52]	@ 0x34
	HAL_Delay(1000);
 80063da:	4620      	mov	r0, r4
	TIM1->CCR4 = (uint32_t) (PWMFULLON * 10);
 80063dc:	642c      	str	r4, [r5, #64]	@ 0x40
	cp_readings_done = false;
 80063de:	701f      	strb	r7, [r3, #0]
	HAL_Delay(1000);
 80063e0:	f002 ff5e 	bl	80092a0 <HAL_Delay>
	if (controlSide_data.controlPilot.cp_Vmax > STATEA_MIN)
 80063e4:	69b3      	ldr	r3, [r6, #24]
 80063e6:	2b6a      	cmp	r3, #106	@ 0x6a
 80063e8:	dd1a      	ble.n	8006420 <calibrateCP+0x5c>
		uint16_t CP_val2 = 0;

		//-------------------------------------------(+12V) Generation
		TIM1->CCR1 = (uint32_t) (PWMFULLON * 10);
		TIM1->CCR4 = (uint32_t) (PWMFULLON * 10);
		HAL_Delay(1000); //Give some time to settle
 80063ea:	4620      	mov	r0, r4
		TIM1->CCR1 = (uint32_t) (PWMFULLON * 10);
 80063ec:	636c      	str	r4, [r5, #52]	@ 0x34
		TIM1->CCR4 = (uint32_t) (PWMFULLON * 10);
 80063ee:	642c      	str	r4, [r5, #64]	@ 0x40
		HAL_Delay(1000); //Give some time to settle
 80063f0:	f002 ff56 	bl	80092a0 <HAL_Delay>

		cpdata.cpmax = controlSide_data.controlPilot.cp_max;
 80063f4:	8a33      	ldrh	r3, [r6, #16]
 80063f6:	f8df 8040 	ldr.w	r8, [pc, #64]	@ 8006438 <calibrateCP+0x74>
 80063fa:	b29b      	uxth	r3, r3
 80063fc:	f8a8 3000 	strh.w	r3, [r8]

		//-------------------------------------------(-12V) Generation
		TIM1->CCR1 = (uint32_t) (PWMFULLOFF * 10);
		TIM1->CCR4 = (uint32_t) (PWMFULLOFF * 10);
		HAL_Delay(1000);
 8006400:	4620      	mov	r0, r4
		TIM1->CCR1 = (uint32_t) (PWMFULLOFF * 10);
 8006402:	636f      	str	r7, [r5, #52]	@ 0x34
		TIM1->CCR4 = (uint32_t) (PWMFULLOFF * 10);
 8006404:	642f      	str	r7, [r5, #64]	@ 0x40
		HAL_Delay(1000);
 8006406:	f002 ff4b 	bl	80092a0 <HAL_Delay>

		cpdata.cpmin = controlSide_data.controlPilot.cp_min;
 800640a:	89f3      	ldrh	r3, [r6, #14]
 800640c:	b29b      	uxth	r3, r3
 800640e:	f8a8 3002 	strh.w	r3, [r8, #2]

		saveCP_store();
 8006412:	f7ff fdff 	bl	8006014 <saveCP_store>

		//-------------------------------------------(+12V) Generation
		TIM1->CCR1 = (uint32_t) (PWMFULLON * 10);
 8006416:	636c      	str	r4, [r5, #52]	@ 0x34
		TIM1->CCR4 = (uint32_t) (PWMFULLON * 10);
		HAL_Delay(1000); //Give some time to settle
 8006418:	4620      	mov	r0, r4
		TIM1->CCR4 = (uint32_t) (PWMFULLON * 10);
 800641a:	642c      	str	r4, [r5, #64]	@ 0x40
		HAL_Delay(1000); //Give some time to settle
 800641c:	f002 ff40 	bl	80092a0 <HAL_Delay>
#endif
	}

	cp_calibrate = true;
 8006420:	2201      	movs	r2, #1
 8006422:	4b06      	ldr	r3, [pc, #24]	@ (800643c <calibrateCP+0x78>)
 8006424:	701a      	strb	r2, [r3, #0]
	 buzzer_cp_error();
	 HAL_Delay(1000);
	 HAL_NVIC_SystemReset(); //If charger is not calibrated then the system will not work.
	 }
	 */
}
 8006426:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800642a:	bf00      	nop
 800642c:	40012c00 	.word	0x40012c00
 8006430:	200015ac 	.word	0x200015ac
 8006434:	200011f4 	.word	0x200011f4
 8006438:	20001534 	.word	0x20001534
 800643c:	200011e4 	.word	0x200011e4

08006440 <load_balance>:
 *  Iu = Ilb -Ich
 *  if load balancing disable sending app_current or another defined current from network side
 */
void load_balance(bool uv_en)
{
	if (load_balance6s.timeout_6s == false)
 8006440:	4881      	ldr	r0, [pc, #516]	@ (8006648 <load_balance+0x208>)
{
 8006442:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (load_balance6s.timeout_6s == false)
 8006446:	7ac3      	ldrb	r3, [r0, #11]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d13f      	bne.n	80064cc <load_balance+0x8c>
	{
        if(load_balance0_5s.timeout_0_5s == true)
 800644c:	4b7f      	ldr	r3, [pc, #508]	@ (800664c <load_balance+0x20c>)
 800644e:	799b      	ldrb	r3, [r3, #6]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d054      	beq.n	80064fe <load_balance+0xbe>
        {
        	max_charging_current = find_highest(powerSide_data.current.IA , powerSide_data.current.IB ,powerSide_data.current.IC);
 8006454:	4b7e      	ldr	r3, [pc, #504]	@ (8006650 <load_balance+0x210>)
 8006456:	8b58      	ldrh	r0, [r3, #26]
 8006458:	8b9a      	ldrh	r2, [r3, #28]
 800645a:	b280      	uxth	r0, r0
 800645c:	b292      	uxth	r2, r2
    if (c > highest) // Check if 'c' is greater than the current highest
 800645e:	4290      	cmp	r0, r2
 8006460:	bf38      	it	cc
 8006462:	4610      	movcc	r0, r2
        	max_charging_current = find_highest(powerSide_data.current.IA , powerSide_data.current.IB ,powerSide_data.current.IC);
 8006464:	8bdb      	ldrh	r3, [r3, #30]
 8006466:	b29b      	uxth	r3, r3
    return  (float)(highest/100);
 8006468:	4298      	cmp	r0, r3
 800646a:	bf38      	it	cc
 800646c:	4618      	movcc	r0, r3
 800646e:	2364      	movs	r3, #100	@ 0x64
 8006470:	fbb0 f0f3 	udiv	r0, r0, r3
 8006474:	f7fe f82a 	bl	80044cc <__aeabi_i2f>
        	max_charging_current = find_highest(powerSide_data.current.IA , powerSide_data.current.IB ,powerSide_data.current.IC);
 8006478:	4b76      	ldr	r3, [pc, #472]	@ (8006654 <load_balance+0x214>)
    return  (float)(highest/100);
 800647a:	4604      	mov	r4, r0
        	max_charging_current = find_highest(powerSide_data.current.IA , powerSide_data.current.IB ,powerSide_data.current.IC);
 800647c:	6018      	str	r0, [r3, #0]

			if(networkSide_data.loadBalancing_en == 1)
 800647e:	4b76      	ldr	r3, [pc, #472]	@ (8006658 <load_balance+0x218>)
 8006480:	7b1a      	ldrb	r2, [r3, #12]
 8006482:	2a01      	cmp	r2, #1
 8006484:	d117      	bne.n	80064b6 <load_balance+0x76>
			{
				current_sum += (int32_t)(charger_configGet.max_current - networkSide_data.maxCurrent_req + max_charging_current);
 8006486:	4a75      	ldr	r2, [pc, #468]	@ (800665c <load_balance+0x21c>)
 8006488:	4d75      	ldr	r5, [pc, #468]	@ (8006660 <load_balance+0x220>)
 800648a:	7910      	ldrb	r0, [r2, #4]
 800648c:	791b      	ldrb	r3, [r3, #4]
 800648e:	1ac0      	subs	r0, r0, r3
 8006490:	f7fe f81c 	bl	80044cc <__aeabi_i2f>
 8006494:	4621      	mov	r1, r4
 8006496:	f7fd ff65 	bl	8004364 <__addsf3>
 800649a:	f7fe f9bb 	bl	8004814 <__aeabi_f2iz>
 800649e:	682b      	ldr	r3, [r5, #0]
 80064a0:	4418      	add	r0, r3
 80064a2:	6028      	str	r0, [r5, #0]
				packet_count++;
			}
			else if(networkSide_data.loadBalancing_en == 0 || networkSide_data.loadBalancing_en == 2)
			{
				current_sum += (int32_t)networkSide_data.maxCurrent_req ;
				packet_count++;
 80064a4:	4a6f      	ldr	r2, [pc, #444]	@ (8006664 <load_balance+0x224>)
 80064a6:	8813      	ldrh	r3, [r2, #0]
 80064a8:	3301      	adds	r3, #1
 80064aa:	8013      	strh	r3, [r2, #0]
			}

			tick_clear(&load_balance0_5s);
 80064ac:	4867      	ldr	r0, [pc, #412]	@ (800664c <load_balance+0x20c>)

		current_sum  = 0; // reset variables
		packet_count = 0;


}
 80064ae:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
			tick_clear(&load_balance0_5s);
 80064b2:	f002 bcd7 	b.w	8008e64 <tick_clear>
			else if(networkSide_data.loadBalancing_en == 0 || networkSide_data.loadBalancing_en == 2)
 80064b6:	7b1a      	ldrb	r2, [r3, #12]
 80064b8:	b112      	cbz	r2, 80064c0 <load_balance+0x80>
 80064ba:	7b1a      	ldrb	r2, [r3, #12]
 80064bc:	2a02      	cmp	r2, #2
 80064be:	d1f5      	bne.n	80064ac <load_balance+0x6c>
				current_sum += (int32_t)networkSide_data.maxCurrent_req ;
 80064c0:	4a67      	ldr	r2, [pc, #412]	@ (8006660 <load_balance+0x220>)
 80064c2:	7919      	ldrb	r1, [r3, #4]
 80064c4:	6813      	ldr	r3, [r2, #0]
 80064c6:	440b      	add	r3, r1
 80064c8:	6013      	str	r3, [r2, #0]
 80064ca:	e7eb      	b.n	80064a4 <load_balance+0x64>
	if (controlSide_data.warnings.bits.UV_warn == 1)
 80064cc:	4c66      	ldr	r4, [pc, #408]	@ (8006668 <load_balance+0x228>)
	tick_clear(&load_balance6s);
 80064ce:	f002 fcc9 	bl	8008e64 <tick_clear>
	if (controlSide_data.warnings.bits.UV_warn == 1)
 80064d2:	7fa3      	ldrb	r3, [r4, #30]
 80064d4:	07dd      	lsls	r5, r3, #31
 80064d6:	d554      	bpl.n	8006582 <load_balance+0x142>
		switch (uv_handle_state)
 80064d8:	4a64      	ldr	r2, [pc, #400]	@ (800666c <load_balance+0x22c>)
 80064da:	7813      	ldrb	r3, [r2, #0]
 80064dc:	2b03      	cmp	r3, #3
 80064de:	d80e      	bhi.n	80064fe <load_balance+0xbe>
 80064e0:	e8df f003 	tbb	[pc, r3]
 80064e4:	271d0f02 	.word	0x271d0f02
			if (powerSide_data.errorStatus.bit.error_UV == 1)
 80064e8:	4b59      	ldr	r3, [pc, #356]	@ (8006650 <load_balance+0x210>)
 80064ea:	785b      	ldrb	r3, [r3, #1]
 80064ec:	0798      	lsls	r0, r3, #30
 80064ee:	d506      	bpl.n	80064fe <load_balance+0xbe>
				controlSide_data.controlPilot.PWMSET = 15;
 80064f0:	230f      	movs	r3, #15
					controlSide_data.controlPilot.PWMSET = CPMAX;
 80064f2:	8123      	strh	r3, [r4, #8]
				uv_handle_state = 3;
 80064f4:	2303      	movs	r3, #3
 80064f6:	7013      	strb	r3, [r2, #0]
				uv_stable_count = 0;
 80064f8:	2200      	movs	r2, #0
 80064fa:	4b5d      	ldr	r3, [pc, #372]	@ (8006670 <load_balance+0x230>)
 80064fc:	701a      	strb	r2, [r3, #0]
}
 80064fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (powerSide_data.errorStatus.bit.error_UV == 0)
 8006502:	4b53      	ldr	r3, [pc, #332]	@ (8006650 <load_balance+0x210>)
 8006504:	785b      	ldrb	r3, [r3, #1]
 8006506:	0799      	lsls	r1, r3, #30
 8006508:	d4f9      	bmi.n	80064fe <load_balance+0xbe>
						(controlSide_data.controlPilot.PWMSET + 5);
 800650a:	8923      	ldrh	r3, [r4, #8]
 800650c:	3305      	adds	r3, #5
 800650e:	b29b      	uxth	r3, r3
				controlSide_data.controlPilot.PWMSET =
 8006510:	8123      	strh	r3, [r4, #8]
				if (controlSide_data.controlPilot.PWMSET >= CPMAX)
 8006512:	8923      	ldrh	r3, [r4, #8]
 8006514:	b29b      	uxth	r3, r3
 8006516:	2b34      	cmp	r3, #52	@ 0x34
 8006518:	d9ec      	bls.n	80064f4 <load_balance+0xb4>
					controlSide_data.controlPilot.PWMSET = CPMAX;
 800651a:	2335      	movs	r3, #53	@ 0x35
 800651c:	e7e9      	b.n	80064f2 <load_balance+0xb2>
					(controlSide_data.controlPilot.PWMSET - 5);
 800651e:	8923      	ldrh	r3, [r4, #8]
 8006520:	3b05      	subs	r3, #5
 8006522:	b29b      	uxth	r3, r3
			controlSide_data.controlPilot.PWMSET =
 8006524:	8123      	strh	r3, [r4, #8]
			if (controlSide_data.controlPilot.PWMSET <= CPMIN)
 8006526:	8923      	ldrh	r3, [r4, #8]
 8006528:	b29b      	uxth	r3, r3
 800652a:	2b0a      	cmp	r3, #10
 800652c:	d8e2      	bhi.n	80064f4 <load_balance+0xb4>
				controlSide_data.controlPilot.PWMSET = CPMIN;
 800652e:	230a      	movs	r3, #10
 8006530:	e7df      	b.n	80064f2 <load_balance+0xb2>
			lowest_voltage = find_lowest(powerSide_data.voltage.VA,
 8006532:	4947      	ldr	r1, [pc, #284]	@ (8006650 <load_balance+0x210>)
 8006534:	8a8b      	ldrh	r3, [r1, #20]
					powerSide_data.voltage.VB, powerSide_data.voltage.VC);
 8006536:	8ac8      	ldrh	r0, [r1, #22]
			lowest_voltage = find_lowest(powerSide_data.voltage.VA,
 8006538:	b29b      	uxth	r3, r3
					powerSide_data.voltage.VB, powerSide_data.voltage.VC);
 800653a:	b280      	uxth	r0, r0
	if (c < lowest)
 800653c:	4283      	cmp	r3, r0
 800653e:	bf28      	it	cs
 8006540:	4603      	movcs	r3, r0
					powerSide_data.voltage.VB, powerSide_data.voltage.VC);
 8006542:	8b09      	ldrh	r1, [r1, #24]
			if ((lowest_voltage - charger_configGet.uv_upper) > 0)
 8006544:	4845      	ldr	r0, [pc, #276]	@ (800665c <load_balance+0x21c>)
					powerSide_data.voltage.VB, powerSide_data.voltage.VC);
 8006546:	b289      	uxth	r1, r1
			if ((lowest_voltage - charger_configGet.uv_upper) > 0)
 8006548:	428b      	cmp	r3, r1
 800654a:	bf28      	it	cs
 800654c:	460b      	movcs	r3, r1
 800654e:	88c1      	ldrh	r1, [r0, #6]
 8006550:	b289      	uxth	r1, r1
 8006552:	428b      	cmp	r3, r1
 8006554:	dd13      	ble.n	800657e <load_balance+0x13e>
				if ((lowest_voltage - charger_configGet.uv_upper) >=10)
 8006556:	88c1      	ldrh	r1, [r0, #6]
 8006558:	b289      	uxth	r1, r1
 800655a:	1a5b      	subs	r3, r3, r1
 800655c:	2b09      	cmp	r3, #9
 800655e:	dd0b      	ble.n	8006578 <load_balance+0x138>
					uv_stable_count++;
 8006560:	4a43      	ldr	r2, [pc, #268]	@ (8006670 <load_balance+0x230>)
 8006562:	7813      	ldrb	r3, [r2, #0]
 8006564:	3301      	adds	r3, #1
 8006566:	b2db      	uxtb	r3, r3
					if (uv_stable_count >= 10)
 8006568:	2b09      	cmp	r3, #9
					uv_stable_count++;
 800656a:	7013      	strb	r3, [r2, #0]
					if (uv_stable_count >= 10)
 800656c:	d9c7      	bls.n	80064fe <load_balance+0xbe>
						controlSide_data.warnings.bits.UV_warn = 0; //clear the warning
 800656e:	7fa3      	ldrb	r3, [r4, #30]
 8006570:	f023 0301 	bic.w	r3, r3, #1
 8006574:	77a3      	strb	r3, [r4, #30]
 8006576:	e7c2      	b.n	80064fe <load_balance+0xbe>
					uv_handle_state = 1;
 8006578:	2301      	movs	r3, #1
				uv_handle_state = 2;
 800657a:	7013      	strb	r3, [r2, #0]
 800657c:	e7bf      	b.n	80064fe <load_balance+0xbe>
 800657e:	2302      	movs	r3, #2
 8006580:	e7fb      	b.n	800657a <load_balance+0x13a>
		if (controlSide_data.errorStatus.bit.serialAError == 1 )
 8006582:	7863      	ldrb	r3, [r4, #1]
 8006584:	07db      	lsls	r3, r3, #31
 8006586:	d4ba      	bmi.n	80064fe <load_balance+0xbe>
		setCPduty = (int16_t) (current_sum /( packet_count * 0.6));
 8006588:	4f35      	ldr	r7, [pc, #212]	@ (8006660 <load_balance+0x220>)
 800658a:	4e36      	ldr	r6, [pc, #216]	@ (8006664 <load_balance+0x224>)
 800658c:	6838      	ldr	r0, [r7, #0]
 800658e:	f7fd fb31 	bl	8003bf4 <__aeabi_i2d>
 8006592:	4680      	mov	r8, r0
 8006594:	8830      	ldrh	r0, [r6, #0]
 8006596:	4689      	mov	r9, r1
 8006598:	f7fd fb2c 	bl	8003bf4 <__aeabi_i2d>
 800659c:	a328      	add	r3, pc, #160	@ (adr r3, 8006640 <load_balance+0x200>)
 800659e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065a2:	f7fd fb91 	bl	8003cc8 <__aeabi_dmul>
 80065a6:	4602      	mov	r2, r0
 80065a8:	460b      	mov	r3, r1
 80065aa:	4640      	mov	r0, r8
 80065ac:	4649      	mov	r1, r9
 80065ae:	f7fd fcb5 	bl	8003f1c <__aeabi_ddiv>
 80065b2:	f7fd fe39 	bl	8004228 <__aeabi_d2iz>
 80065b6:	4b2f      	ldr	r3, [pc, #188]	@ (8006674 <load_balance+0x234>)
 80065b8:	b205      	sxth	r5, r0
 80065ba:	801d      	strh	r5, [r3, #0]
	    cp_max_duty = (uint16_t)(charger_configGet.max_current / 0.6);
 80065bc:	4b27      	ldr	r3, [pc, #156]	@ (800665c <load_balance+0x21c>)
 80065be:	7918      	ldrb	r0, [r3, #4]
 80065c0:	f7fd fb18 	bl	8003bf4 <__aeabi_i2d>
 80065c4:	a31e      	add	r3, pc, #120	@ (adr r3, 8006640 <load_balance+0x200>)
 80065c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ca:	f7fd fca7 	bl	8003f1c <__aeabi_ddiv>
 80065ce:	f7fd fe53 	bl	8004278 <__aeabi_d2uiz>
 80065d2:	4b29      	ldr	r3, [pc, #164]	@ (8006678 <load_balance+0x238>)
 80065d4:	b280      	uxth	r0, r0
		if (setCPduty <= CPMIN)
 80065d6:	2d0a      	cmp	r5, #10
	    cp_max_duty = (uint16_t)(charger_configGet.max_current / 0.6);
 80065d8:	8018      	strh	r0, [r3, #0]
		if (setCPduty <= CPMIN)
 80065da:	dc06      	bgt.n	80065ea <load_balance+0x1aa>
			controlSide_data.controlPilot.PWMSET = CPMIN;
 80065dc:	230a      	movs	r3, #10
 80065de:	8123      	strh	r3, [r4, #8]
			controlSide_data.warnings.bits.UC_warn =1;
 80065e0:	7fa3      	ldrb	r3, [r4, #30]
 80065e2:	f043 0302 	orr.w	r3, r3, #2
			controlSide_data.warnings.bits.UC_warn =0;
 80065e6:	77a3      	strb	r3, [r4, #30]
 80065e8:	e002      	b.n	80065f0 <load_balance+0x1b0>
		else if(setCPduty >= cp_max_duty)
 80065ea:	4285      	cmp	r5, r0
 80065ec:	db1f      	blt.n	800662e <load_balance+0x1ee>
			controlSide_data.controlPilot.PWMSET = cp_max_duty;
 80065ee:	8120      	strh	r0, [r4, #8]
		networksideCurrent[lbt] = (uint16_t)networkSide_data.maxCurrent_req;
 80065f0:	4b19      	ldr	r3, [pc, #100]	@ (8006658 <load_balance+0x218>)
 80065f2:	f8df 8088 	ldr.w	r8, [pc, #136]	@ 800667c <load_balance+0x23c>
 80065f6:	791a      	ldrb	r2, [r3, #4]
 80065f8:	f8b8 5000 	ldrh.w	r5, [r8]
 80065fc:	4b20      	ldr	r3, [pc, #128]	@ (8006680 <load_balance+0x240>)
 80065fe:	f823 2015 	strh.w	r2, [r3, r5, lsl #1]
		setduty[lbt]  = (uint16_t)controlSide_data.controlPilot.PWMSET;
 8006602:	8922      	ldrh	r2, [r4, #8]
 8006604:	4b1f      	ldr	r3, [pc, #124]	@ (8006684 <load_balance+0x244>)
 8006606:	f823 2015 	strh.w	r2, [r3, r5, lsl #1]
		maxchargingCurrent[lbt] = (uint16_t)max_charging_current;
 800660a:	4b12      	ldr	r3, [pc, #72]	@ (8006654 <load_balance+0x214>)
 800660c:	6818      	ldr	r0, [r3, #0]
 800660e:	f7fe f927 	bl	8004860 <__aeabi_f2uiz>
        lbt++;
 8006612:	1c6b      	adds	r3, r5, #1
 8006614:	b29b      	uxth	r3, r3
        if(lbt>=50)
 8006616:	2b32      	cmp	r3, #50	@ 0x32
 8006618:	bf28      	it	cs
 800661a:	2300      	movcs	r3, #0
        lbt++;
 800661c:	f8a8 3000 	strh.w	r3, [r8]
		current_sum  = 0; // reset variables
 8006620:	2300      	movs	r3, #0
		maxchargingCurrent[lbt] = (uint16_t)max_charging_current;
 8006622:	4a19      	ldr	r2, [pc, #100]	@ (8006688 <load_balance+0x248>)
		current_sum  = 0; // reset variables
 8006624:	603b      	str	r3, [r7, #0]
		maxchargingCurrent[lbt] = (uint16_t)max_charging_current;
 8006626:	f822 0015 	strh.w	r0, [r2, r5, lsl #1]
		packet_count = 0;
 800662a:	8033      	strh	r3, [r6, #0]
 800662c:	e767      	b.n	80064fe <load_balance+0xbe>
			controlSide_data.controlPilot.PWMSET = (uint16_t)setCPduty;
 800662e:	b2ad      	uxth	r5, r5
 8006630:	8125      	strh	r5, [r4, #8]
			controlSide_data.warnings.bits.UC_warn =0;
 8006632:	7fa3      	ldrb	r3, [r4, #30]
 8006634:	f023 0302 	bic.w	r3, r3, #2
 8006638:	e7d5      	b.n	80065e6 <load_balance+0x1a6>
 800663a:	bf00      	nop
 800663c:	f3af 8000 	nop.w
 8006640:	33333333 	.word	0x33333333
 8006644:	3fe33333 	.word	0x3fe33333
 8006648:	20001790 	.word	0x20001790
 800664c:	2000177c 	.word	0x2000177c
 8006650:	2000157c 	.word	0x2000157c
 8006654:	200011d8 	.word	0x200011d8
 8006658:	2000155a 	.word	0x2000155a
 800665c:	200011b4 	.word	0x200011b4
 8006660:	200011e0 	.word	0x200011e0
 8006664:	200011dc 	.word	0x200011dc
 8006668:	200015ac 	.word	0x200015ac
 800666c:	200011d1 	.word	0x200011d1
 8006670:	200011d0 	.word	0x200011d0
 8006674:	200011d4 	.word	0x200011d4
 8006678:	200011d2 	.word	0x200011d2
 800667c:	200013f2 	.word	0x200013f2
 8006680:	200014bc 	.word	0x200014bc
 8006684:	20001458 	.word	0x20001458
 8006688:	200013f4 	.word	0x200013f4
 800668c:	00000000 	.word	0x00000000

08006690 <monitor_cp>:
	}
}

void monitor_cp(void)
{
	if (charger_configGet.en_1.bit.cpf_en == 1)
 8006690:	4929      	ldr	r1, [pc, #164]	@ (8006738 <monitor_cp+0xa8>)
{
 8006692:	b510      	push	{r4, lr}
	if (charger_configGet.en_1.bit.cpf_en == 1)
 8006694:	780b      	ldrb	r3, [r1, #0]
 8006696:	4c29      	ldr	r4, [pc, #164]	@ (800673c <monitor_cp+0xac>)
 8006698:	099b      	lsrs	r3, r3, #6
 800669a:	2b01      	cmp	r3, #1
 800669c:	d114      	bne.n	80066c8 <monitor_cp+0x38>
	if ((controlSide_data.controlPilot.cp_Vmax > STATEF_MIN)
 800669e:	69a3      	ldr	r3, [r4, #24]
 80066a0:	3368      	adds	r3, #104	@ 0x68
 80066a2:	db19      	blt.n	80066d8 <monitor_cp+0x48>
			&& (controlSide_data.controlPilot.cp_Vmax < STATEC_MIN))
 80066a4:	69a3      	ldr	r3, [r4, #24]
 80066a6:	2b2d      	cmp	r3, #45	@ 0x2d
 80066a8:	dc16      	bgt.n	80066d8 <monitor_cp+0x48>
		CPFault_errorOutCounter = 0;
 80066aa:	2200      	movs	r2, #0
 80066ac:	4b24      	ldr	r3, [pc, #144]	@ (8006740 <monitor_cp+0xb0>)
 80066ae:	801a      	strh	r2, [r3, #0]
		CPFault_errorInCounter++;
 80066b0:	4a24      	ldr	r2, [pc, #144]	@ (8006744 <monitor_cp+0xb4>)
 80066b2:	8813      	ldrh	r3, [r2, #0]
 80066b4:	3301      	adds	r3, #1
 80066b6:	b29b      	uxth	r3, r3
		if (CPFault_errorInCounter >= CPFault_errorCount)
 80066b8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
		CPFault_errorInCounter++;
 80066bc:	8013      	strh	r3, [r2, #0]
		if (CPFault_errorInCounter >= CPFault_errorCount)
 80066be:	d303      	bcc.n	80066c8 <monitor_cp+0x38>
			controlSide_data.errorStatus.bit.CPFault = 1;
 80066c0:	7863      	ldrb	r3, [r4, #1]
 80066c2:	f043 0310 	orr.w	r3, r3, #16
 80066c6:	7063      	strb	r3, [r4, #1]
	{
		check_CPF();
	}

	if (controlSide_data.controlPilot.PWMSET < CPMIN)
 80066c8:	8923      	ldrh	r3, [r4, #8]
 80066ca:	b29b      	uxth	r3, r3
 80066cc:	2b09      	cmp	r3, #9
 80066ce:	4b1e      	ldr	r3, [pc, #120]	@ (8006748 <monitor_cp+0xb8>)
 80066d0:	d816      	bhi.n	8006700 <monitor_cp+0x70>
	{
		cpMin_reached = true;
 80066d2:	2201      	movs	r2, #1
 80066d4:	701a      	strb	r2, [r3, #0]

	if (controlSide_data.controlPilot.PWMSET >= cp_max_duty)
	{
		controlSide_data.controlPilot.PWMSET = cp_max_duty;
	}
}
 80066d6:	bd10      	pop	{r4, pc}
		if (controlSide_data.status.bit.connector_state == 0)
 80066d8:	7823      	ldrb	r3, [r4, #0]
 80066da:	09db      	lsrs	r3, r3, #7
 80066dc:	d1f4      	bne.n	80066c8 <monitor_cp+0x38>
			CPFault_errorOutCounter++;
 80066de:	4818      	ldr	r0, [pc, #96]	@ (8006740 <monitor_cp+0xb0>)
			CPFault_errorInCounter = 0;
 80066e0:	4a18      	ldr	r2, [pc, #96]	@ (8006744 <monitor_cp+0xb4>)
 80066e2:	8013      	strh	r3, [r2, #0]
			CPFault_errorOutCounter++;
 80066e4:	8802      	ldrh	r2, [r0, #0]
 80066e6:	3201      	adds	r2, #1
 80066e8:	b292      	uxth	r2, r2
			if (CPFault_errorOutCounter >= CPFault_errorCount)
 80066ea:	f5b2 6ffa 	cmp.w	r2, #2000	@ 0x7d0
				controlSide_data.errorStatus.bit.CPFault = 0;
 80066ee:	bf29      	itett	cs
 80066f0:	7862      	ldrbcs	r2, [r4, #1]
			CPFault_errorOutCounter++;
 80066f2:	8002      	strhcc	r2, [r0, #0]
				controlSide_data.errorStatus.bit.CPFault = 0;
 80066f4:	f363 1204 	bfics	r2, r3, #4, #1
				CPFault_errorOutCounter = 0;
 80066f8:	8003      	strhcs	r3, [r0, #0]
				controlSide_data.errorStatus.bit.CPFault = 0;
 80066fa:	bf28      	it	cs
 80066fc:	7062      	strbcs	r2, [r4, #1]
 80066fe:	e7e3      	b.n	80066c8 <monitor_cp+0x38>
	cpMin_reached = false;
 8006700:	2200      	movs	r2, #0
 8006702:	701a      	strb	r2, [r3, #0]
	 cp_max_duty = (uint16_t)(charger_configGet.max_current / 0.6);
 8006704:	7908      	ldrb	r0, [r1, #4]
 8006706:	f7fd fa75 	bl	8003bf4 <__aeabi_i2d>
 800670a:	a309      	add	r3, pc, #36	@ (adr r3, 8006730 <monitor_cp+0xa0>)
 800670c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006710:	f7fd fc04 	bl	8003f1c <__aeabi_ddiv>
 8006714:	f7fd fdb0 	bl	8004278 <__aeabi_d2uiz>
 8006718:	4b0c      	ldr	r3, [pc, #48]	@ (800674c <monitor_cp+0xbc>)
 800671a:	b280      	uxth	r0, r0
 800671c:	8018      	strh	r0, [r3, #0]
	if (controlSide_data.controlPilot.PWMSET >= cp_max_duty)
 800671e:	8923      	ldrh	r3, [r4, #8]
 8006720:	b29b      	uxth	r3, r3
 8006722:	4298      	cmp	r0, r3
		controlSide_data.controlPilot.PWMSET = cp_max_duty;
 8006724:	bf98      	it	ls
 8006726:	8120      	strhls	r0, [r4, #8]
 8006728:	e7d5      	b.n	80066d6 <monitor_cp+0x46>
 800672a:	bf00      	nop
 800672c:	f3af 8000 	nop.w
 8006730:	33333333 	.word	0x33333333
 8006734:	3fe33333 	.word	0x3fe33333
 8006738:	200011b4 	.word	0x200011b4
 800673c:	200015ac 	.word	0x200015ac
 8006740:	200011fa 	.word	0x200011fa
 8006744:	200011fc 	.word	0x200011fc
 8006748:	20001542 	.word	0x20001542
 800674c:	200011d2 	.word	0x200011d2

08006750 <setCP_duty>:
//		else
//		{
//			controlSide_data.controlPilot.cpDuty = PWMFULLON;
//		}
//	}
	if (sm.currentState == STATE_F)
 8006750:	4b10      	ldr	r3, [pc, #64]	@ (8006794 <setCP_duty+0x44>)
 8006752:	781b      	ldrb	r3, [r3, #0]
 8006754:	2b08      	cmp	r3, #8
 8006756:	4b10      	ldr	r3, [pc, #64]	@ (8006798 <setCP_duty+0x48>)
	{
		if (controlSide_data.controlPilot.cp_enable == 1)
 8006758:	7ada      	ldrb	r2, [r3, #11]
	if (sm.currentState == STATE_F)
 800675a:	d103      	bne.n	8006764 <setCP_duty+0x14>
		if (controlSide_data.controlPilot.cp_enable == 1)
 800675c:	2a01      	cmp	r2, #1
 800675e:	d117      	bne.n	8006790 <setCP_duty+0x40>
				controlSide_data.controlPilot.cpDuty =
						controlSide_data.controlPilot.PWMSET;
			}
			else
			{
				controlSide_data.controlPilot.cpDuty = PWMFULLON;
 8006760:	2264      	movs	r2, #100	@ 0x64
 8006762:	e006      	b.n	8006772 <setCP_duty+0x22>
		if (controlSide_data.controlPilot.cp_enable == 1)
 8006764:	2a01      	cmp	r2, #1
 8006766:	d113      	bne.n	8006790 <setCP_duty+0x40>
			if (controlSide_data.controlPilot.cp_duty_enable == 1)
 8006768:	7a9a      	ldrb	r2, [r3, #10]
 800676a:	2a01      	cmp	r2, #1
 800676c:	d1f8      	bne.n	8006760 <setCP_duty+0x10>
						controlSide_data.controlPilot.PWMSET;
 800676e:	891a      	ldrh	r2, [r3, #8]
 8006770:	b292      	uxth	r2, r2
			}

		}
		else
		{
			controlSide_data.controlPilot.cpDuty = PWMFULLOFF;
 8006772:	819a      	strh	r2, [r3, #12]
		}
	}


	if (cp_calibrate)
 8006774:	4a09      	ldr	r2, [pc, #36]	@ (800679c <setCP_duty+0x4c>)
 8006776:	7812      	ldrb	r2, [r2, #0]
 8006778:	b14a      	cbz	r2, 800678e <setCP_duty+0x3e>
	{
		TIM1->CCR1 = (uint32_t) (controlSide_data.controlPilot.cpDuty * 10);
 800677a:	200a      	movs	r0, #10
 800677c:	899a      	ldrh	r2, [r3, #12]
 800677e:	4908      	ldr	r1, [pc, #32]	@ (80067a0 <setCP_duty+0x50>)
 8006780:	b292      	uxth	r2, r2
 8006782:	4342      	muls	r2, r0
 8006784:	634a      	str	r2, [r1, #52]	@ 0x34
		TIM1->CCR4 = (uint32_t) (controlSide_data.controlPilot.cpDuty * 10);
 8006786:	899b      	ldrh	r3, [r3, #12]
 8006788:	b29b      	uxth	r3, r3
 800678a:	4343      	muls	r3, r0
 800678c:	640b      	str	r3, [r1, #64]	@ 0x40
	}
}
 800678e:	4770      	bx	lr
			controlSide_data.controlPilot.cpDuty = PWMFULLOFF;
 8006790:	2200      	movs	r2, #0
 8006792:	e7ee      	b.n	8006772 <setCP_duty+0x22>
 8006794:	2000166c 	.word	0x2000166c
 8006798:	200015ac 	.word	0x200015ac
 800679c:	200011e4 	.word	0x200011e4
 80067a0:	40012c00 	.word	0x40012c00

080067a4 <check_diode>:

void check_diode(void)
{
	if ((controlSide_data.controlPilot.cp_Vmin > STATEF_MIN)
 80067a4:	4b19      	ldr	r3, [pc, #100]	@ (800680c <check_diode+0x68>)
{
 80067a6:	b510      	push	{r4, lr}
	if ((controlSide_data.controlPilot.cp_Vmin > STATEF_MIN)
 80067a8:	695a      	ldr	r2, [r3, #20]
 80067aa:	4919      	ldr	r1, [pc, #100]	@ (8006810 <check_diode+0x6c>)
 80067ac:	3268      	adds	r2, #104	@ 0x68
 80067ae:	4819      	ldr	r0, [pc, #100]	@ (8006814 <check_diode+0x70>)
 80067b0:	db18      	blt.n	80067e4 <check_diode+0x40>
			&& (sm.currentState == STATE_B2)
 80067b2:	4a19      	ldr	r2, [pc, #100]	@ (8006818 <check_diode+0x74>)
 80067b4:	7812      	ldrb	r2, [r2, #0]
 80067b6:	2a04      	cmp	r2, #4
 80067b8:	d114      	bne.n	80067e4 <check_diode+0x40>
			&& (controlSide_data.status.bit.cpPWM_active == 1))
 80067ba:	781a      	ldrb	r2, [r3, #0]
 80067bc:	0652      	lsls	r2, r2, #25
 80067be:	d511      	bpl.n	80067e4 <check_diode+0x40>
	{
		DC_errorOutCounter = 0;
 80067c0:	2400      	movs	r4, #0
		DC_errorInCounter++;
 80067c2:	8802      	ldrh	r2, [r0, #0]
		DC_errorOutCounter = 0;
 80067c4:	800c      	strh	r4, [r1, #0]
		DC_errorInCounter++;
 80067c6:	3201      	adds	r2, #1
 80067c8:	b292      	uxth	r2, r2
		if (DC_errorInCounter >= DC_errorCount)
 80067ca:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
		{
			DC_errorInCounter = 0;
			controlSide_data.errorStatus.bit.diodeCheck_failed = 1;
 80067ce:	bf29      	itett	cs
 80067d0:	785a      	ldrbcs	r2, [r3, #1]
		DC_errorInCounter++;
 80067d2:	8002      	strhcc	r2, [r0, #0]
			controlSide_data.errorStatus.bit.diodeCheck_failed = 1;
 80067d4:	f042 0202 	orrcs.w	r2, r2, #2
 80067d8:	705a      	strbcs	r2, [r3, #1]
			diodeCheck_passed = false;
 80067da:	bf22      	ittt	cs
 80067dc:	4b0f      	ldrcs	r3, [pc, #60]	@ (800681c <check_diode+0x78>)
			DC_errorInCounter = 0;
 80067de:	8004      	strhcs	r4, [r0, #0]
			diodeCheck_passed = false;
 80067e0:	701c      	strbcs	r4, [r3, #0]
			DC_errorOutCounter = 0;
			controlSide_data.errorStatus.bit.diodeCheck_failed = 0;
			diodeCheck_passed = true;
		}
	}
}
 80067e2:	bd10      	pop	{r4, pc}
		DC_errorInCounter = 0;
 80067e4:	2400      	movs	r4, #0
		DC_errorOutCounter++;
 80067e6:	880a      	ldrh	r2, [r1, #0]
		DC_errorInCounter = 0;
 80067e8:	8004      	strh	r4, [r0, #0]
		DC_errorOutCounter++;
 80067ea:	3201      	adds	r2, #1
 80067ec:	b292      	uxth	r2, r2
		if (DC_errorOutCounter >= DC_errorCount)
 80067ee:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
			controlSide_data.errorStatus.bit.diodeCheck_failed = 0;
 80067f2:	bf29      	itett	cs
 80067f4:	785a      	ldrbcs	r2, [r3, #1]
		DC_errorOutCounter++;
 80067f6:	800a      	strhcc	r2, [r1, #0]
			controlSide_data.errorStatus.bit.diodeCheck_failed = 0;
 80067f8:	f364 0241 	bfics	r2, r4, #1, #1
 80067fc:	705a      	strbcs	r2, [r3, #1]
			diodeCheck_passed = true;
 80067fe:	bf21      	itttt	cs
 8006800:	2201      	movcs	r2, #1
 8006802:	4b06      	ldrcs	r3, [pc, #24]	@ (800681c <check_diode+0x78>)
			DC_errorOutCounter = 0;
 8006804:	800c      	strhcs	r4, [r1, #0]
			diodeCheck_passed = true;
 8006806:	701a      	strbcs	r2, [r3, #0]
}
 8006808:	e7eb      	b.n	80067e2 <check_diode+0x3e>
 800680a:	bf00      	nop
 800680c:	200015ac 	.word	0x200015ac
 8006810:	200011f6 	.word	0x200011f6
 8006814:	200011f8 	.word	0x200011f8
 8006818:	2000166c 	.word	0x2000166c
 800681c:	20001202 	.word	0x20001202

08006820 <bootup_vehicleCheck>:

void bootup_vehicleCheck(void)
{
 8006820:	b510      	push	{r4, lr}
//		{
//			stateEntry_flag = true;
//			currentState = STATE_C1;
//		}
//	}
	if (controlSide_data.controlPilot.cp_Vmax > STATEA_MIN)
 8006822:	4c15      	ldr	r4, [pc, #84]	@ (8006878 <bootup_vehicleCheck+0x58>)
 8006824:	69a3      	ldr	r3, [r4, #24]
 8006826:	2b6a      	cmp	r3, #106	@ 0x6a
	{
		controlSide_data.networkSide_request.bit.vehicle_Check = 0;
 8006828:	7f63      	ldrb	r3, [r4, #29]
	if (controlSide_data.controlPilot.cp_Vmax > STATEA_MIN)
 800682a:	dd08      	ble.n	800683e <bootup_vehicleCheck+0x1e>
		changeState((StateMachine *)&sm, STATE_A1);
 800682c:	2101      	movs	r1, #1
		controlSide_data.networkSide_request.bit.vehicle_Check = 0;
 800682e:	f023 0308 	bic.w	r3, r3, #8
 8006832:	7763      	strb	r3, [r4, #29]

		if ((controlSide_data.controlPilot.cp_Vmax > STATEC_MIN) //Jump to STATE C1
		&& (controlSide_data.controlPilot.cp_Vmax < STATEC_MAX))
		{
			stateEntry_flag = true;
			changeState((StateMachine *)&sm, STATE_C1);
 8006834:	4811      	ldr	r0, [pc, #68]	@ (800687c <bootup_vehicleCheck+0x5c>)
		}
	}
}
 8006836:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			changeState((StateMachine *)&sm, STATE_C1);
 800683a:	f001 bc63 	b.w	8008104 <changeState>
		controlSide_data.networkSide_request.bit.vehicle_Check = 1;
 800683e:	f043 0308 	orr.w	r3, r3, #8
 8006842:	7763      	strb	r3, [r4, #29]
		if ((controlSide_data.controlPilot.cp_Vmax > STATEB_MIN) //Jump to STATE B1
 8006844:	69a3      	ldr	r3, [r4, #24]
 8006846:	2b4c      	cmp	r3, #76	@ 0x4c
 8006848:	dd09      	ble.n	800685e <bootup_vehicleCheck+0x3e>
		&& (controlSide_data.controlPilot.cp_Vmax < STATEB_MAX))
 800684a:	69a3      	ldr	r3, [r4, #24]
 800684c:	2b67      	cmp	r3, #103	@ 0x67
 800684e:	dc06      	bgt.n	800685e <bootup_vehicleCheck+0x3e>
			stateEntry_flag = true;
 8006850:	2201      	movs	r2, #1
 8006852:	4b0b      	ldr	r3, [pc, #44]	@ (8006880 <bootup_vehicleCheck+0x60>)
			changeState((StateMachine *)&sm, STATE_B1);
 8006854:	2103      	movs	r1, #3
 8006856:	4809      	ldr	r0, [pc, #36]	@ (800687c <bootup_vehicleCheck+0x5c>)
			stateEntry_flag = true;
 8006858:	701a      	strb	r2, [r3, #0]
			changeState((StateMachine *)&sm, STATE_B1);
 800685a:	f001 fc53 	bl	8008104 <changeState>
		if ((controlSide_data.controlPilot.cp_Vmax > STATEC_MIN) //Jump to STATE C1
 800685e:	69a3      	ldr	r3, [r4, #24]
 8006860:	2b2e      	cmp	r3, #46	@ 0x2e
 8006862:	dd07      	ble.n	8006874 <bootup_vehicleCheck+0x54>
		&& (controlSide_data.controlPilot.cp_Vmax < STATEC_MAX))
 8006864:	69a3      	ldr	r3, [r4, #24]
 8006866:	2b49      	cmp	r3, #73	@ 0x49
 8006868:	dc04      	bgt.n	8006874 <bootup_vehicleCheck+0x54>
			stateEntry_flag = true;
 800686a:	2201      	movs	r2, #1
 800686c:	4b04      	ldr	r3, [pc, #16]	@ (8006880 <bootup_vehicleCheck+0x60>)
			changeState((StateMachine *)&sm, STATE_C1);
 800686e:	2105      	movs	r1, #5
			stateEntry_flag = true;
 8006870:	701a      	strb	r2, [r3, #0]
			changeState((StateMachine *)&sm, STATE_C1);
 8006872:	e7df      	b.n	8006834 <bootup_vehicleCheck+0x14>
}
 8006874:	bd10      	pop	{r4, pc}
 8006876:	bf00      	nop
 8006878:	200015ac 	.word	0x200015ac
 800687c:	2000166c 	.word	0x2000166c
 8006880:	20000009 	.word	0x20000009

08006884 <check_vehicleConnector>:

void check_vehicleConnector(void)
{
 8006884:	b510      	push	{r4, lr}
	if (controlSide_data.controlPilot.cp_enable)
 8006886:	4b12      	ldr	r3, [pc, #72]	@ (80068d0 <check_vehicleConnector+0x4c>)
 8006888:	7ada      	ldrb	r2, [r3, #11]
 800688a:	b19a      	cbz	r2, 80068b4 <check_vehicleConnector+0x30>
	{
		if ((controlSide_data.controlPilot.cp_Vmax > 0)
 800688c:	699a      	ldr	r2, [r3, #24]
 800688e:	4911      	ldr	r1, [pc, #68]	@ (80068d4 <check_vehicleConnector+0x50>)
 8006890:	2a00      	cmp	r2, #0
 8006892:	4811      	ldr	r0, [pc, #68]	@ (80068d8 <check_vehicleConnector+0x54>)
 8006894:	dd0f      	ble.n	80068b6 <check_vehicleConnector+0x32>
				&& (controlSide_data.controlPilot.cp_Vmax < STATEA_MIN))
 8006896:	699a      	ldr	r2, [r3, #24]
 8006898:	2a69      	cmp	r2, #105	@ 0x69
 800689a:	dc0c      	bgt.n	80068b6 <check_vehicleConnector+0x32>
		{
			vehicle_checkOutCounter = 0;
 800689c:	2200      	movs	r2, #0
 800689e:	700a      	strb	r2, [r1, #0]
			vehicle_checkInCounter++;
 80068a0:	7802      	ldrb	r2, [r0, #0]
 80068a2:	3201      	adds	r2, #1
 80068a4:	b2d2      	uxtb	r2, r2
			if (vehicle_checkInCounter >= vehicle_checkCount)
 80068a6:	2a18      	cmp	r2, #24
			vehicle_checkInCounter++;
 80068a8:	7002      	strb	r2, [r0, #0]
			if (vehicle_checkInCounter >= vehicle_checkCount)
 80068aa:	d903      	bls.n	80068b4 <check_vehicleConnector+0x30>
			{
				controlSide_data.status.bit.connector_state = 1;
 80068ac:	781a      	ldrb	r2, [r3, #0]
 80068ae:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
		{
			vehicle_checkInCounter = 0;
			vehicle_checkOutCounter++;
			if (vehicle_checkOutCounter >= vehicle_checkCount)
			{
				controlSide_data.status.bit.connector_state = 0;
 80068b2:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 80068b4:	bd10      	pop	{r4, pc}
			vehicle_checkInCounter = 0;
 80068b6:	2400      	movs	r4, #0
			vehicle_checkOutCounter++;
 80068b8:	780a      	ldrb	r2, [r1, #0]
			vehicle_checkInCounter = 0;
 80068ba:	7004      	strb	r4, [r0, #0]
			vehicle_checkOutCounter++;
 80068bc:	3201      	adds	r2, #1
 80068be:	b2d2      	uxtb	r2, r2
			if (vehicle_checkOutCounter >= vehicle_checkCount)
 80068c0:	2a18      	cmp	r2, #24
			vehicle_checkOutCounter++;
 80068c2:	700a      	strb	r2, [r1, #0]
			if (vehicle_checkOutCounter >= vehicle_checkCount)
 80068c4:	d9f6      	bls.n	80068b4 <check_vehicleConnector+0x30>
				controlSide_data.status.bit.connector_state = 0;
 80068c6:	781a      	ldrb	r2, [r3, #0]
 80068c8:	f364 12c7 	bfi	r2, r4, #7, #1
 80068cc:	e7f1      	b.n	80068b2 <check_vehicleConnector+0x2e>
 80068ce:	bf00      	nop
 80068d0:	200015ac 	.word	0x200015ac
 80068d4:	200011e5 	.word	0x200011e5
 80068d8:	200011e6 	.word	0x200011e6

080068dc <check_PWMActive>:

void check_PWMActive(void)
{
	if (charger_init_flag == true)
 80068dc:	4b18      	ldr	r3, [pc, #96]	@ (8006940 <check_PWMActive+0x64>)
{
 80068de:	b510      	push	{r4, lr}
	if (charger_init_flag == true)
 80068e0:	781b      	ldrb	r3, [r3, #0]
 80068e2:	b1ab      	cbz	r3, 8006910 <check_PWMActive+0x34>
	{
		static uint16_t diff;

		if (controlSide_data.controlPilot.cp_duty_enable == 1)
 80068e4:	4b17      	ldr	r3, [pc, #92]	@ (8006944 <check_PWMActive+0x68>)
 80068e6:	7a9a      	ldrb	r2, [r3, #10]
 80068e8:	2a01      	cmp	r2, #1
 80068ea:	d125      	bne.n	8006938 <check_PWMActive+0x5c>
		{
			diff = (controlSide_data.controlPilot.cp_max
 80068ec:	8a1a      	ldrh	r2, [r3, #16]
					- controlSide_data.controlPilot.cp_min);
 80068ee:	89d9      	ldrh	r1, [r3, #14]
 80068f0:	4815      	ldr	r0, [pc, #84]	@ (8006948 <check_PWMActive+0x6c>)
 80068f2:	1a52      	subs	r2, r2, r1

			if (diff > 1000)
 80068f4:	b292      	uxth	r2, r2
 80068f6:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 80068fa:	f04f 0100 	mov.w	r1, #0
 80068fe:	4c13      	ldr	r4, [pc, #76]	@ (800694c <check_PWMActive+0x70>)
 8006900:	d90d      	bls.n	800691e <check_PWMActive+0x42>
			{
				PWMActive_OutCounter = 0;
				PWMActive_InCounter++;
 8006902:	8822      	ldrh	r2, [r4, #0]
				PWMActive_OutCounter = 0;
 8006904:	8001      	strh	r1, [r0, #0]
				PWMActive_InCounter++;
 8006906:	3201      	adds	r2, #1
 8006908:	b292      	uxth	r2, r2
				if (PWMActive_InCounter >= PWMActive_count)
 800690a:	2ac7      	cmp	r2, #199	@ 0xc7
 800690c:	d801      	bhi.n	8006912 <check_PWMActive+0x36>
				PWMActive_InCounter++;
 800690e:	8022      	strh	r2, [r4, #0]
		else
		{
			controlSide_data.status.bit.cpPWM_active = 0;
		}
	}
}
 8006910:	bd10      	pop	{r4, pc}
					controlSide_data.status.bit.cpPWM_active = 1;
 8006912:	781a      	ldrb	r2, [r3, #0]
					PWMActive_InCounter = 0;
 8006914:	8021      	strh	r1, [r4, #0]
					controlSide_data.status.bit.cpPWM_active = 1;
 8006916:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
			controlSide_data.status.bit.cpPWM_active = 0;
 800691a:	701a      	strb	r2, [r3, #0]
}
 800691c:	e7f8      	b.n	8006910 <check_PWMActive+0x34>
				PWMActive_OutCounter++;
 800691e:	8802      	ldrh	r2, [r0, #0]
				PWMActive_InCounter = 0;
 8006920:	8021      	strh	r1, [r4, #0]
				PWMActive_OutCounter++;
 8006922:	3201      	adds	r2, #1
 8006924:	b292      	uxth	r2, r2
				if (PWMActive_OutCounter >= PWMActive_count)
 8006926:	2ac7      	cmp	r2, #199	@ 0xc7
 8006928:	d801      	bhi.n	800692e <check_PWMActive+0x52>
				PWMActive_OutCounter++;
 800692a:	8002      	strh	r2, [r0, #0]
 800692c:	e7f0      	b.n	8006910 <check_PWMActive+0x34>
					controlSide_data.status.bit.cpPWM_active = 0;
 800692e:	781a      	ldrb	r2, [r3, #0]
					PWMActive_OutCounter = 0;
 8006930:	8001      	strh	r1, [r0, #0]
					controlSide_data.status.bit.cpPWM_active = 0;
 8006932:	f361 1286 	bfi	r2, r1, #6, #1
 8006936:	e7f0      	b.n	800691a <check_PWMActive+0x3e>
			controlSide_data.status.bit.cpPWM_active = 0;
 8006938:	781a      	ldrb	r2, [r3, #0]
 800693a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800693e:	e7ec      	b.n	800691a <check_PWMActive+0x3e>
 8006940:	20001541 	.word	0x20001541
 8006944:	200015ac 	.word	0x200015ac
 8006948:	200011fe 	.word	0x200011fe
 800694c:	20001200 	.word	0x20001200

08006950 <init_dataStructures>:
volatile uint32_t vref_count = 0;
volatile float Temperature = 0.0;

void init_dataStructures(void)
{
	controlSide_data.controlPilot.cpDuty = PWMFULLON;
 8006950:	2364      	movs	r3, #100	@ 0x64
 8006952:	4a2c      	ldr	r2, [pc, #176]	@ (8006a04 <init_dataStructures+0xb4>)
	controlSide_data.controlPilot.cp_Vmax = 0;
	controlSide_data.controlPilot.cp_Vmin = 3800;
 8006954:	f640 61d8 	movw	r1, #3800	@ 0xed8
	controlSide_data.controlPilot.cpDuty = PWMFULLON;
 8006958:	8193      	strh	r3, [r2, #12]
	controlSide_data.controlPilot.cp_Vmax = 0;
 800695a:	2300      	movs	r3, #0
 800695c:	6193      	str	r3, [r2, #24]
	controlSide_data.controlPilot.cp_Vmin = 3800;
 800695e:	6151      	str	r1, [r2, #20]
	controlSide_data.controlPilot.cp_max = 0;
	controlSide_data.controlPilot.cp_min = 0;
	controlSide_data.controlPilot.cp_enable = 1;
 8006960:	2101      	movs	r1, #1
	controlSide_data.controlPilot.cp_max = 0;
 8006962:	8213      	strh	r3, [r2, #16]
	controlSide_data.controlPilot.cp_min = 0;
 8006964:	81d3      	strh	r3, [r2, #14]
	controlSide_data.controlPilot.cp_enable = 1;
 8006966:	72d1      	strb	r1, [r2, #11]
	controlSide_data.networkSide_request.all = 0;
	controlSide_data.outputs.all = 0;
	controlSide_data.powerSide_request.all = 0;
	controlSide_data.status.all = 0;
	controlSide_data.warnings.all = 0;
	controlSide_data.mcuTemp = 0.0;
 8006968:	2100      	movs	r1, #0
	controlSide_data.controlPilot.cp_duty_enable = 0;
 800696a:	7293      	strb	r3, [r2, #10]
	controlSide_data.errorStatus.all = 0;
 800696c:	7053      	strb	r3, [r2, #1]
	controlSide_data.errorStatus.all = 0;
 800696e:	7053      	strb	r3, [r2, #1]
	controlSide_data.errorStatus.all = 0;
 8006970:	7053      	strb	r3, [r2, #1]
	controlSide_data.inputs.all = 0;
 8006972:	8093      	strh	r3, [r2, #4]
	controlSide_data.networkSide_request.all = 0;
 8006974:	7753      	strb	r3, [r2, #29]
	controlSide_data.outputs.all = 0;
 8006976:	8053      	strh	r3, [r2, #2]
	controlSide_data.powerSide_request.all = 0;
 8006978:	7713      	strb	r3, [r2, #28]
	controlSide_data.status.all = 0;
 800697a:	7013      	strb	r3, [r2, #0]
	controlSide_data.warnings.all = 0;
 800697c:	7793      	strb	r3, [r2, #30]
	controlSide_data.mcuTemp = 0.0;
 800697e:	6211      	str	r1, [r2, #32]

	powerSide_data.voltage.VA = 0;
 8006980:	4a21      	ldr	r2, [pc, #132]	@ (8006a08 <init_dataStructures+0xb8>)
 8006982:	8293      	strh	r3, [r2, #20]
	powerSide_data.voltage.VB = 0;
 8006984:	82d3      	strh	r3, [r2, #22]
	powerSide_data.voltage.VC = 0;
 8006986:	8313      	strh	r3, [r2, #24]
	powerSide_data.current.IA = 0;
 8006988:	8353      	strh	r3, [r2, #26]
	powerSide_data.current.IB = 0;
 800698a:	8393      	strh	r3, [r2, #28]
	powerSide_data.current.IC = 0;
 800698c:	83d3      	strh	r3, [r2, #30]
	powerSide_data.powerEnergy.power = 0;
 800698e:	f882 3020 	strb.w	r3, [r2, #32]
	powerSide_data.powerEnergy.kWh = 0;
 8006992:	6253      	str	r3, [r2, #36]	@ 0x24
	powerSide_data.frequency = 0;
 8006994:	8593      	strh	r3, [r2, #44]	@ 0x2c
	powerSide_data.errorStatus.all = 0;
 8006996:	7053      	strb	r3, [r2, #1]
	powerSide_data.status.all = 0;
 8006998:	7013      	strb	r3, [r2, #0]
	powerSide_data.tripStatus.all = 0;
 800699a:	7093      	strb	r3, [r2, #2]
	powerSide_data.tempSensors.T1 = 0.0;
 800699c:	6051      	str	r1, [r2, #4]
	powerSide_data.tempSensors.T2 = 0.0;
 800699e:	6091      	str	r1, [r2, #8]
	powerSide_data.tempSensors.T3 = 0.0;
 80069a0:	60d1      	str	r1, [r2, #12]
	powerSide_data.tempSensors.T4 = 0.0;
 80069a2:	6111      	str	r1, [r2, #16]

	networkSide_data.status = 0;
	networkSide_data.maxCurrent_req = 53;
 80069a4:	2135      	movs	r1, #53	@ 0x35
	networkSide_data.status = 0;
 80069a6:	4a19      	ldr	r2, [pc, #100]	@ (8006a0c <init_dataStructures+0xbc>)
 80069a8:	8013      	strh	r3, [r2, #0]
	networkSide_data.maxCurrent_req = 53;
 80069aa:	7111      	strb	r1, [r2, #4]
	networkSide_data.errors = 0;
 80069ac:	8053      	strh	r3, [r2, #2]
	networkSide_data.ledCommnad = 0;
 80069ae:	7193      	strb	r3, [r2, #6]
	networkSide_data.scheduleCharge = 0;
 80069b0:	7293      	strb	r3, [r2, #10]
	networkSide_data.timeReady = 0;
 80069b2:	7253      	strb	r3, [r2, #9]
	networkSide_data.chargerLock = 0;
 80069b4:	71d3      	strb	r3, [r2, #7]
	networkSide_data.isInternet_available = 0;
 80069b6:	7353      	strb	r3, [r2, #13]
	networkSide_data.loadBalancing_en = 0;
 80069b8:	7313      	strb	r3, [r2, #12]
	networkSide_data.ledOnOff_command = 0;
 80069ba:	7393      	strb	r3, [r2, #14]
	networkSide_data.setTime.Hours = 0;
 80069bc:	73d3      	strb	r3, [r2, #15]
	networkSide_data.setTime.Minutes = 0;
 80069be:	7413      	strb	r3, [r2, #16]
	networkSide_data.weekdayOn.Hours = 0;
 80069c0:	7493      	strb	r3, [r2, #18]
	networkSide_data.weekdayOff.Minutes = 0;
 80069c2:	7593      	strb	r3, [r2, #22]
	networkSide_data.weekendOn.Hours = 0;
 80069c4:	7613      	strb	r3, [r2, #24]
	networkSide_data.weekendOff.Minutes = 0;
 80069c6:	7713      	strb	r3, [r2, #28]

	charger_configGet.en_1.all = 0;
 80069c8:	4a11      	ldr	r2, [pc, #68]	@ (8006a10 <init_dataStructures+0xc0>)
 80069ca:	8013      	strh	r3, [r2, #0]
	charger_configGet.en_2.all = 0;
 80069cc:	8053      	strh	r3, [r2, #2]
	charger_configGet.uv_upper = 0;
 80069ce:	80d3      	strh	r3, [r2, #6]
	charger_configGet.uv_upper = 0;
 80069d0:	80d3      	strh	r3, [r2, #6]
	charger_configGet.ov_upper = 0;
 80069d2:	8153      	strh	r3, [r2, #10]
	charger_configGet.ov_lower = 0;
 80069d4:	8193      	strh	r3, [r2, #12]
	charger_configGet.freq_upper = 0;
 80069d6:	81d3      	strh	r3, [r2, #14]
	charger_configGet.freq_lower = 0;
 80069d8:	8213      	strh	r3, [r2, #16]
	charger_configGet.max_current = 0;
 80069da:	7113      	strb	r3, [r2, #4]
	charger_configGet.config_counter = 0;
 80069dc:	7493      	strb	r3, [r2, #18]
	charger_configGet.config_enable = false;
 80069de:	74d3      	strb	r3, [r2, #19]

	charger_configSet.en_1.all = 0;
 80069e0:	4a0c      	ldr	r2, [pc, #48]	@ (8006a14 <init_dataStructures+0xc4>)
 80069e2:	8013      	strh	r3, [r2, #0]
	charger_configSet.en_2.all = 0;
 80069e4:	8053      	strh	r3, [r2, #2]
	charger_configSet.uv_upper = 0;
 80069e6:	80d3      	strh	r3, [r2, #6]
	charger_configSet.uv_upper = 0;
 80069e8:	80d3      	strh	r3, [r2, #6]
	charger_configSet.ov_upper = 0;
 80069ea:	8153      	strh	r3, [r2, #10]
	charger_configSet.ov_lower = 0;
 80069ec:	8193      	strh	r3, [r2, #12]
	charger_configSet.freq_upper = 0;
 80069ee:	81d3      	strh	r3, [r2, #14]
	charger_configSet.freq_lower = 0;
 80069f0:	8213      	strh	r3, [r2, #16]
	charger_configSet.max_current = 0;
 80069f2:	7113      	strb	r3, [r2, #4]
	charger_configSet.config_counter = 0;
 80069f4:	7493      	strb	r3, [r2, #18]
	charger_configSet.config_enable = false;
 80069f6:	74d3      	strb	r3, [r2, #19]

	hw_version.v1 = 0;
 80069f8:	4a07      	ldr	r2, [pc, #28]	@ (8006a18 <init_dataStructures+0xc8>)
 80069fa:	7013      	strb	r3, [r2, #0]
	hw_version.v2 = 0;
 80069fc:	7053      	strb	r3, [r2, #1]
	hw_version.v3 = 0;
 80069fe:	7093      	strb	r3, [r2, #2]
}
 8006a00:	4770      	bx	lr
 8006a02:	bf00      	nop
 8006a04:	200015ac 	.word	0x200015ac
 8006a08:	2000157c 	.word	0x2000157c
 8006a0c:	2000155a 	.word	0x2000155a
 8006a10:	200011b4 	.word	0x200011b4
 8006a14:	20001198 	.word	0x20001198
 8006a18:	20001170 	.word	0x20001170

08006a1c <buzzer_on>:

volatile bool buzzer_en = false;

void buzzer_on(void)
{
 8006a1c:	b510      	push	{r4, lr}
	BUZZER_ON();
 8006a1e:	4c11      	ldr	r4, [pc, #68]	@ (8006a64 <buzzer_on+0x48>)
 8006a20:	2201      	movs	r2, #1
 8006a22:	2140      	movs	r1, #64	@ 0x40
 8006a24:	4620      	mov	r0, r4
 8006a26:	f003 fb3b 	bl	800a0a0 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006a2a:	203c      	movs	r0, #60	@ 0x3c
 8006a2c:	f002 fc38 	bl	80092a0 <HAL_Delay>
	BUZZER_OFF();
 8006a30:	2200      	movs	r2, #0
 8006a32:	2140      	movs	r1, #64	@ 0x40
 8006a34:	4620      	mov	r0, r4
 8006a36:	f003 fb33 	bl	800a0a0 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006a3a:	203c      	movs	r0, #60	@ 0x3c
 8006a3c:	f002 fc30 	bl	80092a0 <HAL_Delay>
	BUZZER_ON();
 8006a40:	2201      	movs	r2, #1
 8006a42:	2140      	movs	r1, #64	@ 0x40
 8006a44:	4620      	mov	r0, r4
 8006a46:	f003 fb2b 	bl	800a0a0 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006a4a:	203c      	movs	r0, #60	@ 0x3c
 8006a4c:	f002 fc28 	bl	80092a0 <HAL_Delay>
	BUZZER_OFF();
 8006a50:	4620      	mov	r0, r4
 8006a52:	2200      	movs	r2, #0
 8006a54:	2140      	movs	r1, #64	@ 0x40
 8006a56:	f003 fb23 	bl	800a0a0 <HAL_GPIO_WritePin>
	HAL_Delay(60);
}
 8006a5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_Delay(60);
 8006a5e:	203c      	movs	r0, #60	@ 0x3c
 8006a60:	f002 bc1e 	b.w	80092a0 <HAL_Delay>
 8006a64:	40010c00 	.word	0x40010c00

08006a68 <buzzer_poweron>:

void buzzer_poweron(void)
{
 8006a68:	b510      	push	{r4, lr}
	BUZZER_ON();
 8006a6a:	4c29      	ldr	r4, [pc, #164]	@ (8006b10 <buzzer_poweron+0xa8>)
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	2140      	movs	r1, #64	@ 0x40
 8006a70:	4620      	mov	r0, r4
 8006a72:	f003 fb15 	bl	800a0a0 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006a76:	203c      	movs	r0, #60	@ 0x3c
 8006a78:	f002 fc12 	bl	80092a0 <HAL_Delay>
	BUZZER_OFF();
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	2140      	movs	r1, #64	@ 0x40
 8006a80:	4620      	mov	r0, r4
 8006a82:	f003 fb0d 	bl	800a0a0 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006a86:	203c      	movs	r0, #60	@ 0x3c
 8006a88:	f002 fc0a 	bl	80092a0 <HAL_Delay>
	BUZZER_ON();
 8006a8c:	2201      	movs	r2, #1
 8006a8e:	2140      	movs	r1, #64	@ 0x40
 8006a90:	4620      	mov	r0, r4
 8006a92:	f003 fb05 	bl	800a0a0 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006a96:	203c      	movs	r0, #60	@ 0x3c
 8006a98:	f002 fc02 	bl	80092a0 <HAL_Delay>
	BUZZER_OFF();
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	2140      	movs	r1, #64	@ 0x40
 8006aa0:	4620      	mov	r0, r4
 8006aa2:	f003 fafd 	bl	800a0a0 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006aa6:	203c      	movs	r0, #60	@ 0x3c
 8006aa8:	f002 fbfa 	bl	80092a0 <HAL_Delay>
	BUZZER_ON();
 8006aac:	2201      	movs	r2, #1
 8006aae:	2140      	movs	r1, #64	@ 0x40
 8006ab0:	4620      	mov	r0, r4
 8006ab2:	f003 faf5 	bl	800a0a0 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006ab6:	203c      	movs	r0, #60	@ 0x3c
 8006ab8:	f002 fbf2 	bl	80092a0 <HAL_Delay>
	BUZZER_OFF();
 8006abc:	2200      	movs	r2, #0
 8006abe:	2140      	movs	r1, #64	@ 0x40
 8006ac0:	4620      	mov	r0, r4
 8006ac2:	f003 faed 	bl	800a0a0 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006ac6:	203c      	movs	r0, #60	@ 0x3c
 8006ac8:	f002 fbea 	bl	80092a0 <HAL_Delay>
	BUZZER_ON();
 8006acc:	2201      	movs	r2, #1
 8006ace:	2140      	movs	r1, #64	@ 0x40
 8006ad0:	4620      	mov	r0, r4
 8006ad2:	f003 fae5 	bl	800a0a0 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006ad6:	203c      	movs	r0, #60	@ 0x3c
 8006ad8:	f002 fbe2 	bl	80092a0 <HAL_Delay>
	BUZZER_OFF();
 8006adc:	2200      	movs	r2, #0
 8006ade:	2140      	movs	r1, #64	@ 0x40
 8006ae0:	4620      	mov	r0, r4
 8006ae2:	f003 fadd 	bl	800a0a0 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006ae6:	203c      	movs	r0, #60	@ 0x3c
 8006ae8:	f002 fbda 	bl	80092a0 <HAL_Delay>
	BUZZER_ON();
 8006aec:	2201      	movs	r2, #1
 8006aee:	2140      	movs	r1, #64	@ 0x40
 8006af0:	4620      	mov	r0, r4
 8006af2:	f003 fad5 	bl	800a0a0 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006af6:	203c      	movs	r0, #60	@ 0x3c
 8006af8:	f002 fbd2 	bl	80092a0 <HAL_Delay>
	BUZZER_OFF();
 8006afc:	4620      	mov	r0, r4
 8006afe:	2200      	movs	r2, #0
 8006b00:	2140      	movs	r1, #64	@ 0x40
 8006b02:	f003 facd 	bl	800a0a0 <HAL_GPIO_WritePin>
	HAL_Delay(60);
}
 8006b06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_Delay(60);
 8006b0a:	203c      	movs	r0, #60	@ 0x3c
 8006b0c:	f002 bbc8 	b.w	80092a0 <HAL_Delay>
 8006b10:	40010c00 	.word	0x40010c00

08006b14 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006b14:	4b0a      	ldr	r3, [pc, #40]	@ (8006b40 <MX_DMA_Init+0x2c>)
{
 8006b16:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006b18:	695a      	ldr	r2, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8006b1a:	2101      	movs	r1, #1
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006b1c:	f042 0201 	orr.w	r2, r2, #1
 8006b20:	615a      	str	r2, [r3, #20]
 8006b22:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8006b24:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006b26:	f003 0301 	and.w	r3, r3, #1
 8006b2a:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8006b2c:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006b2e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8006b30:	f002 fee6 	bl	8009900 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006b34:	200b      	movs	r0, #11

}
 8006b36:	b003      	add	sp, #12
 8006b38:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006b3c:	f002 bf10 	b.w	8009960 <HAL_NVIC_EnableIRQ>
 8006b40:	40021000 	.word	0x40021000

08006b44 <MX_GPIO_Init>:
        * EXTI
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b44:	2210      	movs	r2, #16
{
 8006b46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b4a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b4c:	eb0d 0002 	add.w	r0, sp, r2
 8006b50:	2100      	movs	r1, #0
 8006b52:	f005 f8df 	bl	800bd14 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006b56:	4b27      	ldr	r3, [pc, #156]	@ (8006bf4 <MX_GPIO_Init+0xb0>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EC_TEST_Pin|N_RELAY_Pin, GPIO_PIN_RESET);
 8006b58:	f8df 809c 	ldr.w	r8, [pc, #156]	@ 8006bf8 <MX_GPIO_Init+0xb4>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006b5c:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OCP_RESET_Pin|GFIC_TEST_Pin|GFIC_RESET_Pin|BOARD_LED_Pin
 8006b5e:	4d27      	ldr	r5, [pc, #156]	@ (8006bfc <MX_GPIO_Init+0xb8>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006b60:	f042 0220 	orr.w	r2, r2, #32
 8006b64:	619a      	str	r2, [r3, #24]
 8006b66:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, EC_TEST_Pin|N_RELAY_Pin, GPIO_PIN_RESET);
 8006b68:	4640      	mov	r0, r8
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006b6a:	f002 0220 	and.w	r2, r2, #32
 8006b6e:	9201      	str	r2, [sp, #4]
 8006b70:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b72:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, EC_TEST_Pin|N_RELAY_Pin, GPIO_PIN_RESET);
 8006b74:	f248 0180 	movw	r1, #32896	@ 0x8080
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b78:	f042 0204 	orr.w	r2, r2, #4
 8006b7c:	619a      	str	r2, [r3, #24]
 8006b7e:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pins : EC_TEST_Pin N_RELAY_Pin */
  GPIO_InitStruct.Pin = EC_TEST_Pin|N_RELAY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006b80:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b82:	f002 0204 	and.w	r2, r2, #4
 8006b86:	9202      	str	r2, [sp, #8]
 8006b88:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006b8a:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006b8c:	2701      	movs	r7, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006b8e:	f042 0208 	orr.w	r2, r2, #8
 8006b92:	619a      	str	r2, [r3, #24]
 8006b94:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, EC_TEST_Pin|N_RELAY_Pin, GPIO_PIN_RESET);
 8006b96:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006b98:	f003 0308 	and.w	r3, r3, #8
 8006b9c:	9303      	str	r3, [sp, #12]
 8006b9e:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, EC_TEST_Pin|N_RELAY_Pin, GPIO_PIN_RESET);
 8006ba0:	f003 fa7e 	bl	800a0a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, OCP_RESET_Pin|GFIC_TEST_Pin|GFIC_RESET_Pin|BOARD_LED_Pin
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	4628      	mov	r0, r5
 8006ba8:	f24a 1158 	movw	r1, #41304	@ 0xa158
 8006bac:	f003 fa78 	bl	800a0a0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006bb0:	2602      	movs	r6, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006bb2:	f248 0380 	movw	r3, #32896	@ 0x8080
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006bb6:	4640      	mov	r0, r8
 8006bb8:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006bba:	e9cd 3704 	strd	r3, r7, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006bbe:	e9cd 4606 	strd	r4, r6, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006bc2:	f003 f993 	bl	8009eec <HAL_GPIO_Init>

  /*Configure GPIO pins : GFIC_TEST_SENSE_Pin GFIC_SENSE_Pin C_FB_Pin */
  GPIO_InitStruct.Pin = GFIC_TEST_SENSE_Pin|GFIC_SENSE_Pin|C_FB_Pin;
 8006bc6:	f245 0320 	movw	r3, #20512	@ 0x5020
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006bca:	4628      	mov	r0, r5
 8006bcc:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006bce:	e9cd 3404 	strd	r3, r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bd2:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006bd4:	f003 f98a 	bl	8009eec <HAL_GPIO_Init>

  /*Configure GPIO pins : OCP_RESET_Pin GFIC_TEST_Pin GFIC_RESET_Pin BOARD_LED_Pin
                           BUZZER_Pin L_RELAY_Pin */
  GPIO_InitStruct.Pin = OCP_RESET_Pin|GFIC_TEST_Pin|GFIC_RESET_Pin|BOARD_LED_Pin
 8006bd8:	f24a 1358 	movw	r3, #41304	@ 0xa158
                          |BUZZER_Pin|L_RELAY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006bdc:	4628      	mov	r0, r5
 8006bde:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006be0:	e9cd 3704 	strd	r3, r7, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006be4:	e9cd 4606 	strd	r4, r6, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006be8:	f003 f980 	bl	8009eec <HAL_GPIO_Init>

}
 8006bec:	b008      	add	sp, #32
 8006bee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bf2:	bf00      	nop
 8006bf4:	40021000 	.word	0x40021000
 8006bf8:	40010800 	.word	0x40010800
 8006bfc:	40010c00 	.word	0x40010c00

08006c00 <get_GPIOFeedback>:
 *          counter reaches `checkCounter`, the contactor state is updated in
 *          the `powerSide_data` structure.
 */
static void get_ContactorFB(void)
{
    if (C_FB() == 1)
 8006c00:	2120      	movs	r1, #32
 *
 * @details This function is the main entry point for updating the contactor
 *          state based on GPIO feedback. It internally calls `get_ContactorFB()`.
 */
void get_GPIOFeedback(void)
{
 8006c02:	b508      	push	{r3, lr}
    if (C_FB() == 1)
 8006c04:	4811      	ldr	r0, [pc, #68]	@ (8006c4c <get_GPIOFeedback+0x4c>)
 8006c06:	f003 fa45 	bl	800a094 <HAL_GPIO_ReadPin>
 8006c0a:	4a11      	ldr	r2, [pc, #68]	@ (8006c50 <get_GPIOFeedback+0x50>)
 8006c0c:	4911      	ldr	r1, [pc, #68]	@ (8006c54 <get_GPIOFeedback+0x54>)
 8006c0e:	b978      	cbnz	r0, 8006c30 <get_GPIOFeedback+0x30>
        CFB_inCounter++;
 8006c10:	780b      	ldrb	r3, [r1, #0]
        CFB_outCounter = 0;
 8006c12:	7010      	strb	r0, [r2, #0]
        CFB_inCounter++;
 8006c14:	3301      	adds	r3, #1
 8006c16:	b2db      	uxtb	r3, r3
        if (CFB_inCounter >= checkCounter)
 8006c18:	2b04      	cmp	r3, #4
 8006c1a:	d801      	bhi.n	8006c20 <get_GPIOFeedback+0x20>
        CFB_inCounter++;
 8006c1c:	700b      	strb	r3, [r1, #0]
    get_ContactorFB();
}
 8006c1e:	bd08      	pop	{r3, pc}
            CFB_inCounter = 0;
 8006c20:	7008      	strb	r0, [r1, #0]
            powerSide_data.status.bit.contactor_state = ON;
 8006c22:	2101      	movs	r1, #1
 8006c24:	4a0c      	ldr	r2, [pc, #48]	@ (8006c58 <get_GPIOFeedback+0x58>)
 8006c26:	7813      	ldrb	r3, [r2, #0]
 8006c28:	f361 1387 	bfi	r3, r1, #6, #2
            powerSide_data.status.bit.contactor_state = OFF;
 8006c2c:	7013      	strb	r3, [r2, #0]
}
 8006c2e:	e7f6      	b.n	8006c1e <get_GPIOFeedback+0x1e>
        CFB_inCounter = 0;
 8006c30:	2000      	movs	r0, #0
        CFB_outCounter++;
 8006c32:	7813      	ldrb	r3, [r2, #0]
        CFB_inCounter = 0;
 8006c34:	7008      	strb	r0, [r1, #0]
        CFB_outCounter++;
 8006c36:	3301      	adds	r3, #1
 8006c38:	b2db      	uxtb	r3, r3
        if (CFB_outCounter >= checkCounter)
 8006c3a:	2b04      	cmp	r3, #4
            CFB_outCounter = 0;
 8006c3c:	bf81      	itttt	hi
 8006c3e:	7010      	strbhi	r0, [r2, #0]
            powerSide_data.status.bit.contactor_state = OFF;
 8006c40:	4a05      	ldrhi	r2, [pc, #20]	@ (8006c58 <get_GPIOFeedback+0x58>)
 8006c42:	7813      	ldrbhi	r3, [r2, #0]
 8006c44:	f360 1387 	bfihi	r3, r0, #6, #2
 8006c48:	e7f0      	b.n	8006c2c <get_GPIOFeedback+0x2c>
 8006c4a:	bf00      	nop
 8006c4c:	40010c00 	.word	0x40010c00
 8006c50:	200015d0 	.word	0x200015d0
 8006c54:	200015d1 	.word	0x200015d1
 8006c58:	2000157c 	.word	0x2000157c

08006c5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006c5c:	b510      	push	{r4, lr}
 8006c5e:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006c60:	2210      	movs	r2, #16
 8006c62:	2100      	movs	r1, #0
 8006c64:	a80c      	add	r0, sp, #48	@ 0x30
 8006c66:	f005 f855 	bl	800bd14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006c6a:	2214      	movs	r2, #20
 8006c6c:	2100      	movs	r1, #0
 8006c6e:	eb0d 0002 	add.w	r0, sp, r2
 8006c72:	f005 f84f 	bl	800bd14 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006c76:	2210      	movs	r2, #16
 8006c78:	2100      	movs	r1, #0
 8006c7a:	a801      	add	r0, sp, #4
 8006c7c:	f005 f84a 	bl	800bd14 <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006c80:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006c82:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006c86:	2109      	movs	r1, #9
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006c88:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006c8a:	e9cd 130a 	strd	r1, r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006c8e:	e9cd 4311 	strd	r4, r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8006c92:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006c96:	a80a      	add	r0, sp, #40	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006c98:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8006c9a:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8006c9c:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006c9e:	f003 fa13 	bl	800a0c8 <HAL_RCC_OscConfig>
 8006ca2:	b108      	cbz	r0, 8006ca8 <SystemClock_Config+0x4c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006ca4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8006ca6:	e7fe      	b.n	8006ca6 <SystemClock_Config+0x4a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006ca8:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006caa:	e9cd 3405 	strd	r3, r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8006cae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006cb2:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006cb4:	e9cd 3008 	strd	r3, r0, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006cb8:	4621      	mov	r1, r4
 8006cba:	a805      	add	r0, sp, #20
 8006cbc:	f003 fbca 	bl	800a454 <HAL_RCC_ClockConfig>
 8006cc0:	b108      	cbz	r0, 8006cc6 <SystemClock_Config+0x6a>
 8006cc2:	b672      	cpsid	i
	while (1)
 8006cc4:	e7fe      	b.n	8006cc4 <SystemClock_Config+0x68>
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8006cc6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006cca:	2203      	movs	r2, #3
 8006ccc:	e9cd 2301 	strd	r2, r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8006cd0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006cd4:	a801      	add	r0, sp, #4
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8006cd6:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006cd8:	f003 fc78 	bl	800a5cc <HAL_RCCEx_PeriphCLKConfig>
 8006cdc:	b108      	cbz	r0, 8006ce2 <SystemClock_Config+0x86>
 8006cde:	b672      	cpsid	i
	while (1)
 8006ce0:	e7fe      	b.n	8006ce0 <SystemClock_Config+0x84>
}
 8006ce2:	b014      	add	sp, #80	@ 0x50
 8006ce4:	bd10      	pop	{r4, pc}
	...

08006ce8 <main>:
{
 8006ce8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			controlSide_data.mcuTemp = (((1.43 - ((adc_store[9] / 4095.0) * VREF)) / 0.0043) + 25.0);
 8006cec:	a7b0      	add	r7, pc, #704	@ (adr r7, 8006fb0 <main+0x2c8>)
 8006cee:	e9d7 6700 	ldrd	r6, r7, [r7]
 8006cf2:	f20f 29c4 	addw	r9, pc, #708	@ 0x2c4
 8006cf6:	e9d9 8900 	ldrd	r8, r9, [r9]
  HAL_Init();
 8006cfa:	f002 faad 	bl	8009258 <HAL_Init>
  SystemClock_Config();
 8006cfe:	f7ff ffad 	bl	8006c5c <SystemClock_Config>
  MX_GPIO_Init();
 8006d02:	f7ff ff1f 	bl	8006b44 <MX_GPIO_Init>
  MX_DMA_Init();
 8006d06:	f7ff ff05 	bl	8006b14 <MX_DMA_Init>
  MX_ADC1_Init();
 8006d0a:	f7fe ffc5 	bl	8005c98 <MX_ADC1_Init>
  MX_TIM1_Init();
 8006d0e:	f002 f84b 	bl	8008da8 <MX_TIM1_Init>
  MX_TIM3_Init();
 8006d12:	f001 ffb7 	bl	8008c84 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8006d16:	f002 f94b 	bl	8008fb0 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8006d1a:	f002 f96f 	bl	8008ffc <MX_USART3_UART_Init>
  MX_RTC_Init();
 8006d1e:	f000 fea1 	bl	8007a64 <MX_RTC_Init>
	HAL_TIM_Base_Start_IT(&htim3);
 8006d22:	48a9      	ldr	r0, [pc, #676]	@ (8006fc8 <main+0x2e0>)
 8006d24:	f004 f84c 	bl	800adc0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8006d28:	2100      	movs	r1, #0
 8006d2a:	48a8      	ldr	r0, [pc, #672]	@ (8006fcc <main+0x2e4>)
 8006d2c:	f004 fb18 	bl	800b360 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8006d30:	210c      	movs	r1, #12
 8006d32:	48a6      	ldr	r0, [pc, #664]	@ (8006fcc <main+0x2e4>)
 8006d34:	f004 fb14 	bl	800b360 <HAL_TIM_PWM_Start>
	HAL_ADCEx_Calibration_Start(&hadc1);
 8006d38:	48a5      	ldr	r0, [pc, #660]	@ (8006fd0 <main+0x2e8>)
 8006d3a:	f002 fd5d 	bl	80097f8 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_store, 11);
 8006d3e:	220b      	movs	r2, #11
 8006d40:	49a4      	ldr	r1, [pc, #656]	@ (8006fd4 <main+0x2ec>)
 8006d42:	48a3      	ldr	r0, [pc, #652]	@ (8006fd0 <main+0x2e8>)
 8006d44:	f002 fc26 	bl	8009594 <HAL_ADC_Start_DMA>
	MX_RTC_Init();
 8006d48:	f000 fe8c 	bl	8007a64 <MX_RTC_Init>
	initRTC();
 8006d4c:	f000 fedc 	bl	8007b08 <initRTC>
	init_dataStructures();
 8006d50:	f7ff fdfe 	bl	8006950 <init_dataStructures>
	initializeStateMachine((StateMachine *)&sm);
 8006d54:	48a0      	ldr	r0, [pc, #640]	@ (8006fd8 <main+0x2f0>)
 8006d56:	f001 f997 	bl	8008088 <initializeStateMachine>
	calibrateCP(0);
 8006d5a:	2000      	movs	r0, #0
 8006d5c:	f7ff fb32 	bl	80063c4 <calibrateCP>
	GFIC_RESET_ON();
 8006d60:	2201      	movs	r2, #1
 8006d62:	2108      	movs	r1, #8
 8006d64:	489d      	ldr	r0, [pc, #628]	@ (8006fdc <main+0x2f4>)
 8006d66:	f003 f99b 	bl	800a0a0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8006d6a:	2064      	movs	r0, #100	@ 0x64
 8006d6c:	f002 fa98 	bl	80092a0 <HAL_Delay>
	GFIC_RESET_OFF();
 8006d70:	2108      	movs	r1, #8
 8006d72:	489a      	ldr	r0, [pc, #616]	@ (8006fdc <main+0x2f4>)
 8006d74:	2200      	movs	r2, #0
 8006d76:	f003 f993 	bl	800a0a0 <HAL_GPIO_WritePin>
	run_GFITest = true;
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	4b98      	ldr	r3, [pc, #608]	@ (8006fe0 <main+0x2f8>)
 8006d7e:	701a      	strb	r2, [r3, #0]
	buzzer_poweron();
 8006d80:	f7ff fe72 	bl	8006a68 <buzzer_poweron>
	CSMS_Init();
 8006d84:	f7fe fc90 	bl	80056a8 <CSMS_Init>
	ModbusRTU_Init();
 8006d88:	f7fe faea 	bl	8005360 <ModbusRTU_Init>
	tick_clear(&timeout);
 8006d8c:	4895      	ldr	r0, [pc, #596]	@ (8006fe4 <main+0x2fc>)
 8006d8e:	f002 f869 	bl	8008e64 <tick_clear>
	tick_clear(&gfi_test);
 8006d92:	4895      	ldr	r0, [pc, #596]	@ (8006fe8 <main+0x300>)
 8006d94:	f002 f866 	bl	8008e64 <tick_clear>
	tick_clear(&rtc_checkCounter);
 8006d98:	4894      	ldr	r0, [pc, #592]	@ (8006fec <main+0x304>)
 8006d9a:	f002 f863 	bl	8008e64 <tick_clear>
	tick_clear(&rtc_updateCounter);
 8006d9e:	4894      	ldr	r0, [pc, #592]	@ (8006ff0 <main+0x308>)
 8006da0:	f002 f860 	bl	8008e64 <tick_clear>
	tick_clear(&serial_error);
 8006da4:	4893      	ldr	r0, [pc, #588]	@ (8006ff4 <main+0x30c>)
 8006da6:	f002 f85d 	bl	8008e64 <tick_clear>
	tick_clear(&load_balance6s);
 8006daa:	4893      	ldr	r0, [pc, #588]	@ (8006ff8 <main+0x310>)
 8006dac:	f002 f85a 	bl	8008e64 <tick_clear>
	tick_clear(&load_balance0_5s);
 8006db0:	4892      	ldr	r0, [pc, #584]	@ (8006ffc <main+0x314>)
 8006db2:	f002 f857 	bl	8008e64 <tick_clear>
	tick_clear(&error_handler);
 8006db6:	4892      	ldr	r0, [pc, #584]	@ (8007000 <main+0x318>)
 8006db8:	f002 f854 	bl	8008e64 <tick_clear>
		if (charger_init_flag == false)
 8006dbc:	4d91      	ldr	r5, [pc, #580]	@ (8007004 <main+0x31c>)
 8006dbe:	4c92      	ldr	r4, [pc, #584]	@ (8007008 <main+0x320>)
 8006dc0:	782b      	ldrb	r3, [r5, #0]
 8006dc2:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006fe4 <main+0x2fc>
 8006dc6:	b963      	cbnz	r3, 8006de2 <main+0xfa>
			if ((networkSide_bootup == true)			//Serial check
 8006dc8:	4b90      	ldr	r3, [pc, #576]	@ (800700c <main+0x324>)
 8006dca:	781b      	ldrb	r3, [r3, #0]
 8006dcc:	b14b      	cbz	r3, 8006de2 <main+0xfa>
					&& (bootup_timeUpdate == true)		//RTC check
 8006dce:	7823      	ldrb	r3, [r4, #0]
 8006dd0:	b13b      	cbz	r3, 8006de2 <main+0xfa>
					&& ((timeout.timeout_30s == true) || (emeter_bootup == true)))		//Modbus check or 30sec Timeout
 8006dd2:	f89a 300f 	ldrb.w	r3, [sl, #15]
 8006dd6:	b913      	cbnz	r3, 8006dde <main+0xf6>
 8006dd8:	4b8d      	ldr	r3, [pc, #564]	@ (8007010 <main+0x328>)
 8006dda:	781b      	ldrb	r3, [r3, #0]
 8006ddc:	b10b      	cbz	r3, 8006de2 <main+0xfa>
				charger_init_flag = true;
 8006dde:	2301      	movs	r3, #1
 8006de0:	702b      	strb	r3, [r5, #0]
		if (charger_setup_flag == false)
 8006de2:	f8df b230 	ldr.w	fp, [pc, #560]	@ 8007014 <main+0x32c>
 8006de6:	f89b 3000 	ldrb.w	r3, [fp]
 8006dea:	b923      	cbnz	r3, 8006df6 <main+0x10e>
			get_chargerConfig();
 8006dec:	f7ff f898 	bl	8005f20 <get_chargerConfig>
			charger_setup_flag = true;
 8006df0:	2301      	movs	r3, #1
 8006df2:	f88b 3000 	strb.w	r3, [fp]
		if (charger_configSet.config_enable == true)
 8006df6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8007018 <main+0x330>
 8006dfa:	f89b 3013 	ldrb.w	r3, [fp, #19]
 8006dfe:	b14b      	cbz	r3, 8006e14 <main+0x12c>
			set_chargerConfig();
 8006e00:	f7ff f8bc 	bl	8005f7c <set_chargerConfig>
			charger_configSet.config_enable = false;
 8006e04:	2300      	movs	r3, #0
			HAL_Delay(100);
 8006e06:	2064      	movs	r0, #100	@ 0x64
			charger_configSet.config_enable = false;
 8006e08:	f88b 3013 	strb.w	r3, [fp, #19]
			HAL_Delay(100);
 8006e0c:	f002 fa48 	bl	80092a0 <HAL_Delay>
			HAL_NVIC_SystemReset();
 8006e10:	f002 fdb4 	bl	800997c <HAL_NVIC_SystemReset>
		check_vehicleConnector();
 8006e14:	f7ff fd36 	bl	8006884 <check_vehicleConnector>
		check_PWMActive();
 8006e18:	f7ff fd60 	bl	80068dc <check_PWMActive>
		if (timeout.timeout_0_5s == true)
 8006e1c:	f89a 3006 	ldrb.w	r3, [sl, #6]
 8006e20:	b10b      	cbz	r3, 8006e26 <main+0x13e>
			check_diode();
 8006e22:	f7ff fcbf 	bl	80067a4 <check_diode>
		ModbusRTU_functions();
 8006e26:	f7fe faa1 	bl	800536c <ModbusRTU_functions>
		get_EnergyMeterData();
 8006e2a:	f000 f9a3 	bl	8007174 <get_EnergyMeterData>
		if (charger_init_flag == true)
 8006e2e:	782b      	ldrb	r3, [r5, #0]
 8006e30:	b10b      	cbz	r3, 8006e36 <main+0x14e>
			CSMS_functions();
 8006e32:	f7fe fc3b 	bl	80056ac <CSMS_functions>
		transmitSerial();
 8006e36:	f002 f97f 	bl	8009138 <transmitSerial>
				if ((bootup_timeUpdate == false)
 8006e3a:	7823      	ldrb	r3, [r4, #0]
 8006e3c:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8006e40:	b9f3      	cbnz	r3, 8006e80 <main+0x198>
					bootup_timeUpdate = true;
 8006e42:	f04f 0a01 	mov.w	sl, #1
 8006e46:	f884 a000 	strb.w	sl, [r4]
					get_date();
 8006e4a:	f000 ff6f 	bl	8007d2c <get_date>
					HAL_RTC_GetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN);
 8006e4e:	462a      	mov	r2, r5
 8006e50:	4972      	ldr	r1, [pc, #456]	@ (800701c <main+0x334>)
 8006e52:	4873      	ldr	r0, [pc, #460]	@ (8007020 <main+0x338>)
 8006e54:	f003 fd98 	bl	800a988 <HAL_RTC_GetTime>
					HAL_RTC_GetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN);
 8006e58:	462a      	mov	r2, r5
 8006e5a:	4972      	ldr	r1, [pc, #456]	@ (8007024 <main+0x33c>)
 8006e5c:	4870      	ldr	r0, [pc, #448]	@ (8007020 <main+0x338>)
 8006e5e:	f003 fe9d 	bl	800ab9c <HAL_RTC_GetDate>
					uint32_t unix_time_set = RTC_ToEpoch(&RtcTime, &RtcDate);
 8006e62:	4970      	ldr	r1, [pc, #448]	@ (8007024 <main+0x33c>)
 8006e64:	486d      	ldr	r0, [pc, #436]	@ (800701c <main+0x334>)
 8006e66:	f000 fea3 	bl	8007bb0 <RTC_ToEpoch>
 8006e6a:	4604      	mov	r4, r0
					HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, (unix_time_set & 0xFFFF));
 8006e6c:	b282      	uxth	r2, r0
 8006e6e:	4651      	mov	r1, sl
 8006e70:	486b      	ldr	r0, [pc, #428]	@ (8007020 <main+0x338>)
 8006e72:	f003 ff21 	bl	800acb8 <HAL_RTCEx_BKUPWrite>
					HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, (unix_time_set >> 16));
 8006e76:	2102      	movs	r1, #2
 8006e78:	4869      	ldr	r0, [pc, #420]	@ (8007020 <main+0x338>)
 8006e7a:	0c22      	lsrs	r2, r4, #16
 8006e7c:	f003 ff1c 	bl	800acb8 <HAL_RTCEx_BKUPWrite>
				if (networkSide_data.alarmUpdate == 1)
 8006e80:	4c69      	ldr	r4, [pc, #420]	@ (8007028 <main+0x340>)
 8006e82:	7ae3      	ldrb	r3, [r4, #11]
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d101      	bne.n	8006e8c <main+0x1a4>
					updateAlarm();
 8006e88:	f001 f800 	bl	8007e8c <updateAlarm>
				if (rtc_checkCounter.timeout_10s == true)
 8006e8c:	4857      	ldr	r0, [pc, #348]	@ (8006fec <main+0x304>)
 8006e8e:	7b43      	ldrb	r3, [r0, #13]
 8006e90:	b1e3      	cbz	r3, 8006ecc <main+0x1e4>
					tick_clear(&rtc_checkCounter);
 8006e92:	f001 ffe7 	bl	8008e64 <tick_clear>
					if ((networkSide_data.isInternet_available == 1)
 8006e96:	7b63      	ldrb	r3, [r4, #13]
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d139      	bne.n	8006f10 <main+0x228>
							&& (networkSide_data.timeReady == 1))
 8006e9c:	7a63      	ldrb	r3, [r4, #9]
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d136      	bne.n	8006f10 <main+0x228>
						updateRTC();
 8006ea2:	f000 ff9d 	bl	8007de0 <updateRTC>
						updateAlarm();
 8006ea6:	f000 fff1 	bl	8007e8c <updateAlarm>
					checkWeekday_Time();
 8006eaa:	f001 f861 	bl	8007f70 <checkWeekday_Time>
					if (controlSide_data.networkSide_request.bit.rtcUpdateComplete
 8006eae:	4b5f      	ldr	r3, [pc, #380]	@ (800702c <main+0x344>)
 8006eb0:	7f5a      	ldrb	r2, [r3, #29]
 8006eb2:	0691      	lsls	r1, r2, #26
						controlSide_data.networkSide_request.bit.rtcUpdateComplete =
 8006eb4:	bf42      	ittt	mi
 8006eb6:	7f5a      	ldrbmi	r2, [r3, #29]
 8006eb8:	f022 0220 	bicmi.w	r2, r2, #32
 8006ebc:	775a      	strbmi	r2, [r3, #29]
					if (controlSide_data.networkSide_request.bit.rtcUpdateAlarmComplete
 8006ebe:	7f5a      	ldrb	r2, [r3, #29]
 8006ec0:	0652      	lsls	r2, r2, #25
						controlSide_data.networkSide_request.bit.rtcUpdateAlarmComplete =
 8006ec2:	bf42      	ittt	mi
 8006ec4:	7f5a      	ldrbmi	r2, [r3, #29]
 8006ec6:	f022 0240 	bicmi.w	r2, r2, #64	@ 0x40
 8006eca:	775a      	strbmi	r2, [r3, #29]
		if (debug_count >= 6000)
 8006ecc:	f241 716f 	movw	r1, #5999	@ 0x176f
		debug_count++;
 8006ed0:	4a57      	ldr	r2, [pc, #348]	@ (8007030 <main+0x348>)
 8006ed2:	8813      	ldrh	r3, [r2, #0]
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	b29b      	uxth	r3, r3
		if (debug_count >= 6000)
 8006ed8:	428b      	cmp	r3, r1
 8006eda:	d833      	bhi.n	8006f44 <main+0x25c>
		debug_count++;
 8006edc:	8013      	strh	r3, [r2, #0]
		get_EnergyMeterData();
 8006ede:	f000 f949 	bl	8007174 <get_EnergyMeterData>
		calculate_Energy();
 8006ee2:	f000 f90b 	bl	80070fc <calculate_Energy>
		if (buzzer_en == true)
 8006ee6:	4b53      	ldr	r3, [pc, #332]	@ (8007034 <main+0x34c>)
 8006ee8:	781a      	ldrb	r2, [r3, #0]
 8006eea:	b11a      	cbz	r2, 8006ef4 <main+0x20c>
			buzzer_en = false;
 8006eec:	2200      	movs	r2, #0
 8006eee:	701a      	strb	r2, [r3, #0]
			buzzer_on();
 8006ef0:	f7ff fd94 	bl	8006a1c <buzzer_on>
		errorBuffer_log();
 8006ef4:	f000 fd64 	bl	80079c0 <errorBuffer_log>
		errorBuffer_report();
 8006ef8:	f000 fd7e 	bl	80079f8 <errorBuffer_report>
		if (OTA_flag == true)
 8006efc:	4b4e      	ldr	r3, [pc, #312]	@ (8007038 <main+0x350>)
 8006efe:	781a      	ldrb	r2, [r3, #0]
 8006f00:	2a00      	cmp	r2, #0
 8006f02:	f43f af5b 	beq.w	8006dbc <main+0xd4>
			OTA_flag = false;
 8006f06:	2200      	movs	r2, #0
 8006f08:	701a      	strb	r2, [r3, #0]
			Flag_up();
 8006f0a:	f7fe fe81 	bl	8005c10 <Flag_up>
 8006f0e:	e755      	b.n	8006dbc <main+0xd4>
						HAL_RTC_GetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN);
 8006f10:	2200      	movs	r2, #0
 8006f12:	4942      	ldr	r1, [pc, #264]	@ (800701c <main+0x334>)
 8006f14:	4842      	ldr	r0, [pc, #264]	@ (8007020 <main+0x338>)
 8006f16:	f003 fd37 	bl	800a988 <HAL_RTC_GetTime>
						HAL_RTC_GetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN);
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	4941      	ldr	r1, [pc, #260]	@ (8007024 <main+0x33c>)
 8006f1e:	4840      	ldr	r0, [pc, #256]	@ (8007020 <main+0x338>)
 8006f20:	f003 fe3c 	bl	800ab9c <HAL_RTC_GetDate>
						uint32_t unix_time_set = RTC_ToEpoch(&RtcTime, &RtcDate);
 8006f24:	493f      	ldr	r1, [pc, #252]	@ (8007024 <main+0x33c>)
 8006f26:	483d      	ldr	r0, [pc, #244]	@ (800701c <main+0x334>)
 8006f28:	f000 fe42 	bl	8007bb0 <RTC_ToEpoch>
 8006f2c:	4604      	mov	r4, r0
						HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1,
 8006f2e:	b282      	uxth	r2, r0
 8006f30:	2101      	movs	r1, #1
 8006f32:	483b      	ldr	r0, [pc, #236]	@ (8007020 <main+0x338>)
 8006f34:	f003 fec0 	bl	800acb8 <HAL_RTCEx_BKUPWrite>
						HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, (unix_time_set >> 16));
 8006f38:	2102      	movs	r1, #2
 8006f3a:	4839      	ldr	r0, [pc, #228]	@ (8007020 <main+0x338>)
 8006f3c:	0c22      	lsrs	r2, r4, #16
 8006f3e:	f003 febb 	bl	800acb8 <HAL_RTCEx_BKUPWrite>
 8006f42:	e7b0      	b.n	8006ea6 <main+0x1be>
			debug_count = 0;
 8006f44:	2300      	movs	r3, #0
			HAL_GPIO_TogglePin(BOARD_LED_GPIO_Port, BOARD_LED_Pin);
 8006f46:	2110      	movs	r1, #16
 8006f48:	4824      	ldr	r0, [pc, #144]	@ (8006fdc <main+0x2f4>)
			debug_count = 0;
 8006f4a:	8013      	strh	r3, [r2, #0]
			HAL_GPIO_TogglePin(BOARD_LED_GPIO_Port, BOARD_LED_Pin);
 8006f4c:	f003 f8ad 	bl	800a0aa <HAL_GPIO_TogglePin>
			temperature_NTC();
 8006f50:	f001 fe06 	bl	8008b60 <temperature_NTC>
			controlSide_data.mcuTemp = (((1.43 - ((adc_store[9] / 4095.0) * VREF)) / 0.0043) + 25.0);
 8006f54:	4b1f      	ldr	r3, [pc, #124]	@ (8006fd4 <main+0x2ec>)
 8006f56:	8a58      	ldrh	r0, [r3, #18]
 8006f58:	4b38      	ldr	r3, [pc, #224]	@ (800703c <main+0x354>)
 8006f5a:	b280      	uxth	r0, r0
 8006f5c:	f8d3 a000 	ldr.w	sl, [r3]
 8006f60:	f7fc fe48 	bl	8003bf4 <__aeabi_i2d>
 8006f64:	a316      	add	r3, pc, #88	@ (adr r3, 8006fc0 <main+0x2d8>)
 8006f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f6a:	f7fc ffd7 	bl	8003f1c <__aeabi_ddiv>
 8006f6e:	4604      	mov	r4, r0
 8006f70:	4650      	mov	r0, sl
 8006f72:	460d      	mov	r5, r1
 8006f74:	f7fc fe50 	bl	8003c18 <__aeabi_f2d>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	460b      	mov	r3, r1
 8006f7c:	4620      	mov	r0, r4
 8006f7e:	4629      	mov	r1, r5
 8006f80:	f7fc fea2 	bl	8003cc8 <__aeabi_dmul>
 8006f84:	4602      	mov	r2, r0
 8006f86:	460b      	mov	r3, r1
 8006f88:	4630      	mov	r0, r6
 8006f8a:	4639      	mov	r1, r7
 8006f8c:	f7fc fce4 	bl	8003958 <__aeabi_dsub>
 8006f90:	4642      	mov	r2, r8
 8006f92:	464b      	mov	r3, r9
 8006f94:	f7fc ffc2 	bl	8003f1c <__aeabi_ddiv>
 8006f98:	4b29      	ldr	r3, [pc, #164]	@ (8007040 <main+0x358>)
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f7fc fcde 	bl	800395c <__adddf3>
 8006fa0:	f7fd f98a 	bl	80042b8 <__aeabi_d2f>
 8006fa4:	4b21      	ldr	r3, [pc, #132]	@ (800702c <main+0x344>)
 8006fa6:	6218      	str	r0, [r3, #32]
 8006fa8:	e799      	b.n	8006ede <main+0x1f6>
 8006faa:	bf00      	nop
 8006fac:	f3af 8000 	nop.w
 8006fb0:	ae147ae1 	.word	0xae147ae1
 8006fb4:	3ff6e147 	.word	0x3ff6e147
 8006fb8:	75f6fd22 	.word	0x75f6fd22
 8006fbc:	3f719ce0 	.word	0x3f719ce0
 8006fc0:	00000000 	.word	0x00000000
 8006fc4:	40affe00 	.word	0x40affe00
 8006fc8:	200016d8 	.word	0x200016d8
 8006fcc:	20001720 	.word	0x20001720
 8006fd0:	20001140 	.word	0x20001140
 8006fd4:	20001544 	.word	0x20001544
 8006fd8:	2000166c 	.word	0x2000166c
 8006fdc:	40010c00 	.word	0x40010c00
 8006fe0:	20001608 	.word	0x20001608
 8006fe4:	200017f4 	.word	0x200017f4
 8006fe8:	200017e0 	.word	0x200017e0
 8006fec:	200017cc 	.word	0x200017cc
 8006ff0:	200017b8 	.word	0x200017b8
 8006ff4:	200017a4 	.word	0x200017a4
 8006ff8:	20001790 	.word	0x20001790
 8006ffc:	2000177c 	.word	0x2000177c
 8007000:	20001768 	.word	0x20001768
 8007004:	20001541 	.word	0x20001541
 8007008:	2000162d 	.word	0x2000162d
 800700c:	20000008 	.word	0x20000008
 8007010:	20000097 	.word	0x20000097
 8007014:	20001540 	.word	0x20001540
 8007018:	20001198 	.word	0x20001198
 800701c:	2000164b 	.word	0x2000164b
 8007020:	20001650 	.word	0x20001650
 8007024:	20001647 	.word	0x20001647
 8007028:	2000155a 	.word	0x2000155a
 800702c:	200015ac 	.word	0x200015ac
 8007030:	200015d4 	.word	0x200015d4
 8007034:	20001520 	.word	0x20001520
 8007038:	200010f8 	.word	0x200010f8
 800703c:	20001530 	.word	0x20001530
 8007040:	40390000 	.word	0x40390000

08007044 <HAL_TIM_PeriodElapsedCallback>:
{
 8007044:	b508      	push	{r3, lr}
	if (htim->Instance == TIM3)
 8007046:	6802      	ldr	r2, [r0, #0]
 8007048:	4b1f      	ldr	r3, [pc, #124]	@ (80070c8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800704a:	429a      	cmp	r2, r3
 800704c:	d133      	bne.n	80070b6 <HAL_TIM_PeriodElapsedCallback+0x72>
		tick_count(&timeout);
 800704e:	481f      	ldr	r0, [pc, #124]	@ (80070cc <HAL_TIM_PeriodElapsedCallback+0x88>)
 8007050:	f001 ff1a 	bl	8008e88 <tick_count>
		tick_count(&gfi_test);
 8007054:	481e      	ldr	r0, [pc, #120]	@ (80070d0 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8007056:	f001 ff17 	bl	8008e88 <tick_count>
		tick_count(&serial_error);
 800705a:	481e      	ldr	r0, [pc, #120]	@ (80070d4 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800705c:	f001 ff14 	bl	8008e88 <tick_count>
		tick_count(&load_balance6s);
 8007060:	481d      	ldr	r0, [pc, #116]	@ (80070d8 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8007062:	f001 ff11 	bl	8008e88 <tick_count>
		tick_count(&error_handler);
 8007066:	481d      	ldr	r0, [pc, #116]	@ (80070dc <HAL_TIM_PeriodElapsedCallback+0x98>)
 8007068:	f001 ff0e 	bl	8008e88 <tick_count>
		tick_count(&load_balance0_5s);
 800706c:	481c      	ldr	r0, [pc, #112]	@ (80070e0 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800706e:	f001 ff0b 	bl	8008e88 <tick_count>
		tick_count(&rtc_checkCounter);
 8007072:	481c      	ldr	r0, [pc, #112]	@ (80070e4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8007074:	f001 ff08 	bl	8008e88 <tick_count>
		check_vehicleConnector();
 8007078:	f7ff fc04 	bl	8006884 <check_vehicleConnector>
		get_GPIOFeedback();
 800707c:	f7ff fdc0 	bl	8006c00 <get_GPIOFeedback>
		if ((charger_init_flag == true) && (charger_setup_flag == true))
 8007080:	4b19      	ldr	r3, [pc, #100]	@ (80070e8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8007082:	781b      	ldrb	r3, [r3, #0]
 8007084:	b173      	cbz	r3, 80070a4 <HAL_TIM_PeriodElapsedCallback+0x60>
 8007086:	4b19      	ldr	r3, [pc, #100]	@ (80070ec <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8007088:	781b      	ldrb	r3, [r3, #0]
 800708a:	b15b      	cbz	r3, 80070a4 <HAL_TIM_PeriodElapsedCallback+0x60>
			load_balance(0);
 800708c:	2000      	movs	r0, #0
 800708e:	f7ff f9d7 	bl	8006440 <load_balance>
			monitor_cp();
 8007092:	f7ff fafd 	bl	8006690 <monitor_cp>
			errorDetector();
 8007096:	f000 f893 	bl	80071c0 <errorDetector>
			errorHandler();
 800709a:	f000 fba7 	bl	80077ec <errorHandler>
			runStateMachine((StateMachine *)&sm);
 800709e:	4814      	ldr	r0, [pc, #80]	@ (80070f0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80070a0:	f001 f890 	bl	80081c4 <runStateMachine>
		setCP_duty();
 80070a4:	f7ff fb54 	bl	8006750 <setCP_duty>
		CSMS_trigCount++;
 80070a8:	4a12      	ldr	r2, [pc, #72]	@ (80070f4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80070aa:	7813      	ldrb	r3, [r2, #0]
 80070ac:	3301      	adds	r3, #1
 80070ae:	b2db      	uxtb	r3, r3
		if (CSMS_trigCount > 1) // 500 us adapter
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	d801      	bhi.n	80070b8 <HAL_TIM_PeriodElapsedCallback+0x74>
		CSMS_trigCount++;
 80070b4:	7013      	strb	r3, [r2, #0]
}
 80070b6:	bd08      	pop	{r3, pc}
			CSMS_trigCount = 0;
 80070b8:	2300      	movs	r3, #0
 80070ba:	7013      	strb	r3, [r2, #0]
			CSMS_Intick(); // 1ms timer
 80070bc:	f7fe fa38 	bl	8005530 <CSMS_Intick>
}
 80070c0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			ModbusRTU_Intick();
 80070c4:	f7fd bf8a 	b.w	8004fdc <ModbusRTU_Intick>
 80070c8:	40000400 	.word	0x40000400
 80070cc:	200017f4 	.word	0x200017f4
 80070d0:	200017e0 	.word	0x200017e0
 80070d4:	200017a4 	.word	0x200017a4
 80070d8:	20001790 	.word	0x20001790
 80070dc:	20001768 	.word	0x20001768
 80070e0:	2000177c 	.word	0x2000177c
 80070e4:	200017cc 	.word	0x200017cc
 80070e8:	20001541 	.word	0x20001541
 80070ec:	20001540 	.word	0x20001540
 80070f0:	2000166c 	.word	0x2000166c
 80070f4:	200015d2 	.word	0x200015d2

080070f8 <Error_Handler>:
 80070f8:	b672      	cpsid	i
	while (1)
 80070fa:	e7fe      	b.n	80070fa <Error_Handler+0x2>

080070fc <calculate_Energy>:
 * @details This function calculates the energy consumed during the charging
 *          process by comparing the current energy reading with the starting
 *          value. Updates the `powerSide_data.powerEnergy.kWh` with the result.
 */
void calculate_Energy(void)
{
 80070fc:	b510      	push	{r4, lr}
    static uint32_t temp;

    if ((sm.currentState == STATE_C2) &&
 80070fe:	4b16      	ldr	r3, [pc, #88]	@ (8007158 <calculate_Energy+0x5c>)
 8007100:	781b      	ldrb	r3, [r3, #0]
 8007102:	2b06      	cmp	r3, #6
 8007104:	d114      	bne.n	8007130 <calculate_Energy+0x34>
        (controlSide_data.status.bit.charging_active == 1))
 8007106:	4b15      	ldr	r3, [pc, #84]	@ (800715c <calculate_Energy+0x60>)
 8007108:	781b      	ldrb	r3, [r3, #0]
    if ((sm.currentState == STATE_C2) &&
 800710a:	069b      	lsls	r3, r3, #26
 800710c:	d510      	bpl.n	8007130 <calculate_Energy+0x34>
    {
        if (measure_energy == true)
 800710e:	4a14      	ldr	r2, [pc, #80]	@ (8007160 <calculate_Energy+0x64>)
 8007110:	4b14      	ldr	r3, [pc, #80]	@ (8007164 <calculate_Energy+0x68>)
 8007112:	7811      	ldrb	r1, [r2, #0]
 8007114:	b169      	cbz	r1, 8007132 <calculate_Energy+0x36>
        {
            powerSide_data.powerEnergy.kWh = 0;
 8007116:	2100      	movs	r1, #0
 8007118:	4813      	ldr	r0, [pc, #76]	@ (8007168 <calculate_Energy+0x6c>)
 800711a:	6241      	str	r1, [r0, #36]	@ 0x24
            start_energy = (uint32_t)ADL.data.activeEnergy;
 800711c:	4813      	ldr	r0, [pc, #76]	@ (800716c <calculate_Energy+0x70>)
 800711e:	6a04      	ldr	r4, [r0, #32]
 8007120:	601c      	str	r4, [r3, #0]

            if ((start_energy == ADL.data.activeEnergy) && (start_energy != 0))
 8007122:	6a04      	ldr	r4, [r0, #32]
 8007124:	6818      	ldr	r0, [r3, #0]
 8007126:	4284      	cmp	r4, r0
 8007128:	d10f      	bne.n	800714a <calculate_Energy+0x4e>
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	b16b      	cbz	r3, 800714a <calculate_Energy+0x4e>
            {
                measure_energy = false;
 800712e:	7011      	strb	r1, [r2, #0]
            {
                energy_error_count++;
            }
        }
    }
}
 8007130:	bd10      	pop	{r4, pc}
            if (start_energy != 0)
 8007132:	681a      	ldr	r2, [r3, #0]
 8007134:	b14a      	cbz	r2, 800714a <calculate_Energy+0x4e>
                temp = (uint32_t)(ADL.data.activeEnergy - start_energy);
 8007136:	490d      	ldr	r1, [pc, #52]	@ (800716c <calculate_Energy+0x70>)
 8007138:	6a0a      	ldr	r2, [r1, #32]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	1ad3      	subs	r3, r2, r3
                if (temp >= (uint32_t)ADL.data.activeEnergy)
 800713e:	6a0a      	ldr	r2, [r1, #32]
 8007140:	4293      	cmp	r3, r2
 8007142:	d2f5      	bcs.n	8007130 <calculate_Energy+0x34>
                    powerSide_data.powerEnergy.kWh = temp;
 8007144:	4a08      	ldr	r2, [pc, #32]	@ (8007168 <calculate_Energy+0x6c>)
 8007146:	6253      	str	r3, [r2, #36]	@ 0x24
 8007148:	e7f2      	b.n	8007130 <calculate_Energy+0x34>
                energy_error_count++;
 800714a:	4a09      	ldr	r2, [pc, #36]	@ (8007170 <calculate_Energy+0x74>)
 800714c:	8813      	ldrh	r3, [r2, #0]
 800714e:	3301      	adds	r3, #1
 8007150:	b29b      	uxth	r3, r3
 8007152:	8013      	strh	r3, [r2, #0]
}
 8007154:	e7ec      	b.n	8007130 <calculate_Energy+0x34>
 8007156:	bf00      	nop
 8007158:	2000166c 	.word	0x2000166c
 800715c:	200015ac 	.word	0x200015ac
 8007160:	200015dc 	.word	0x200015dc
 8007164:	200015d8 	.word	0x200015d8
 8007168:	2000157c 	.word	0x2000157c
 800716c:	20000098 	.word	0x20000098
 8007170:	200015d6 	.word	0x200015d6

08007174 <get_EnergyMeterData>:
    powerSide_data.voltage.VB = (uint16_t)ADL.data.voltage_PhaseB;
    powerSide_data.voltage.VC = (uint16_t)ADL.data.voltage_PhaseC;
    powerSide_data.current.IA = (uint16_t)ADL.data.current_PhaseA;
    powerSide_data.current.IB = (uint16_t)ADL.data.current_PhaseB;
    powerSide_data.current.IC = (uint16_t)ADL.data.current_PhaseC;
    powerSide_data.powerEnergy.power = (uint8_t)((ADL.data.activePower) / 100);
 8007174:	2064      	movs	r0, #100	@ 0x64
    powerSide_data.voltage.VA = (uint16_t)ADL.data.voltage_PhaseA;
 8007176:	4a10      	ldr	r2, [pc, #64]	@ (80071b8 <get_EnergyMeterData+0x44>)
 8007178:	4b10      	ldr	r3, [pc, #64]	@ (80071bc <get_EnergyMeterData+0x48>)
 800717a:	8991      	ldrh	r1, [r2, #12]
 800717c:	b289      	uxth	r1, r1
 800717e:	8299      	strh	r1, [r3, #20]
    powerSide_data.voltage.VB = (uint16_t)ADL.data.voltage_PhaseB;
 8007180:	89d1      	ldrh	r1, [r2, #14]
 8007182:	b289      	uxth	r1, r1
 8007184:	82d9      	strh	r1, [r3, #22]
    powerSide_data.voltage.VC = (uint16_t)ADL.data.voltage_PhaseC;
 8007186:	8a11      	ldrh	r1, [r2, #16]
 8007188:	b289      	uxth	r1, r1
 800718a:	8319      	strh	r1, [r3, #24]
    powerSide_data.current.IA = (uint16_t)ADL.data.current_PhaseA;
 800718c:	8a51      	ldrh	r1, [r2, #18]
 800718e:	b289      	uxth	r1, r1
 8007190:	8359      	strh	r1, [r3, #26]
    powerSide_data.current.IB = (uint16_t)ADL.data.current_PhaseB;
 8007192:	8a91      	ldrh	r1, [r2, #20]
 8007194:	b289      	uxth	r1, r1
 8007196:	8399      	strh	r1, [r3, #28]
    powerSide_data.current.IC = (uint16_t)ADL.data.current_PhaseC;
 8007198:	8ad1      	ldrh	r1, [r2, #22]
 800719a:	b289      	uxth	r1, r1
 800719c:	83d9      	strh	r1, [r3, #30]
    powerSide_data.powerEnergy.power = (uint8_t)((ADL.data.activePower) / 100);
 800719e:	69d1      	ldr	r1, [r2, #28]
 80071a0:	fbb1 f1f0 	udiv	r1, r1, r0
 80071a4:	b2c9      	uxtb	r1, r1
 80071a6:	f883 1020 	strb.w	r1, [r3, #32]
    powerSide_data.frequency = (uint16_t)(ADL.data.freqeuncy / 100);
 80071aa:	8b12      	ldrh	r2, [r2, #24]
 80071ac:	b292      	uxth	r2, r2
 80071ae:	fbb2 f2f0 	udiv	r2, r2, r0
 80071b2:	859a      	strh	r2, [r3, #44]	@ 0x2c
}
 80071b4:	4770      	bx	lr
 80071b6:	bf00      	nop
 80071b8:	20000098 	.word	0x20000098
 80071bc:	2000157c 	.word	0x2000157c

080071c0 <errorDetector>:
 * Aggregates all individual checks for protection mechanisms including
 * overcurrent, undervoltage, overvoltage, and more. Triggers appropriate
 * error handling routines as required.
 */
void errorDetector(void)
{
 80071c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (charger_configGet.en_1.bit.sc_en == 1)
 80071c4:	4c9f      	ldr	r4, [pc, #636]	@ (8007444 <errorDetector+0x284>)
 80071c6:	7823      	ldrb	r3, [r4, #0]
 80071c8:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	d113      	bne.n	80071f8 <errorDetector+0x38>
	if ((sm.currentState != STATE_C2)
 80071d0:	4b9d      	ldr	r3, [pc, #628]	@ (8007448 <errorDetector+0x288>)
 80071d2:	4a9e      	ldr	r2, [pc, #632]	@ (800744c <errorDetector+0x28c>)
 80071d4:	781b      	ldrb	r3, [r3, #0]
 80071d6:	499e      	ldr	r1, [pc, #632]	@ (8007450 <errorDetector+0x290>)
 80071d8:	2b06      	cmp	r3, #6
 80071da:	f000 80c7 	beq.w	800736c <errorDetector+0x1ac>
			&& (powerSide_data.status.bit.contactor_state == ON))
 80071de:	7813      	ldrb	r3, [r2, #0]
 80071e0:	099b      	lsrs	r3, r3, #6
 80071e2:	2b01      	cmp	r3, #1
 80071e4:	f040 80c2 	bne.w	800736c <errorDetector+0x1ac>
		SC_errorInCounter++;
 80071e8:	880b      	ldrh	r3, [r1, #0]
 80071ea:	3301      	adds	r3, #1
 80071ec:	b29b      	uxth	r3, r3
		if (SC_errorInCounter >= SC_errorCount)
 80071ee:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80071f2:	f080 80b4 	bcs.w	800735e <errorDetector+0x19e>
		SC_errorInCounter++;
 80071f6:	800b      	strh	r3, [r1, #0]
	{
		check_SC();
	}

	if ((charger_configGet.en_1.bit.gfi_en == 1) && (GFI_bypasss_flag == false))
 80071f8:	7863      	ldrb	r3, [r4, #1]
 80071fa:	f003 0303 	and.w	r3, r3, #3
 80071fe:	2b01      	cmp	r3, #1
 8007200:	f040 80f9 	bne.w	80073f6 <errorDetector+0x236>
 8007204:	4b93      	ldr	r3, [pc, #588]	@ (8007454 <errorDetector+0x294>)
 8007206:	781b      	ldrb	r3, [r3, #0]
 8007208:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 800720c:	2b00      	cmp	r3, #0
 800720e:	f040 80f2 	bne.w	80073f6 <errorDetector+0x236>
	{
		GFIC_RESET_OFF();
 8007212:	462a      	mov	r2, r5
 8007214:	2108      	movs	r1, #8
 8007216:	4890      	ldr	r0, [pc, #576]	@ (8007458 <errorDetector+0x298>)
 8007218:	f002 ff42 	bl	800a0a0 <HAL_GPIO_WritePin>
	if (GFIC_SENSE() == 1)
 800721c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8007220:	488d      	ldr	r0, [pc, #564]	@ (8007458 <errorDetector+0x298>)
 8007222:	f002 ff37 	bl	800a094 <HAL_GPIO_ReadPin>
 8007226:	2801      	cmp	r0, #1
 8007228:	4a8c      	ldr	r2, [pc, #560]	@ (800745c <errorDetector+0x29c>)
 800722a:	498d      	ldr	r1, [pc, #564]	@ (8007460 <errorDetector+0x2a0>)
 800722c:	f040 80ab 	bne.w	8007386 <errorDetector+0x1c6>
		GFI_errorInCounter++;
 8007230:	880b      	ldrh	r3, [r1, #0]
		GFI_errorOutCounter = 0;
 8007232:	8015      	strh	r5, [r2, #0]
		GFI_errorInCounter++;
 8007234:	3301      	adds	r3, #1
 8007236:	b29b      	uxth	r3, r3
		if (GFI_errorInCounter >= GFI_errorCount)
 8007238:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800723c:	f080 809c 	bcs.w	8007378 <errorDetector+0x1b8>
		GFI_errorInCounter++;
 8007240:	800b      	strh	r3, [r1, #0]
		check_GFI();

		if (charger_configGet.en_1.bit.gfit_en == 1)
 8007242:	7865      	ldrb	r5, [r4, #1]
 8007244:	f3c5 0881 	ubfx	r8, r5, #2, #2
 8007248:	4645      	mov	r5, r8
 800724a:	2d01      	cmp	r5, #1
 800724c:	d10a      	bne.n	8007264 <errorDetector+0xa4>
	if (run_GFITest == true)
 800724e:	4f85      	ldr	r7, [pc, #532]	@ (8007464 <errorDetector+0x2a4>)
 8007250:	783b      	ldrb	r3, [r7, #0]
 8007252:	b13b      	cbz	r3, 8007264 <errorDetector+0xa4>
		switch (state)
 8007254:	4e84      	ldr	r6, [pc, #528]	@ (8007468 <errorDetector+0x2a8>)
 8007256:	7833      	ldrb	r3, [r6, #0]
 8007258:	2b00      	cmp	r3, #0
 800725a:	f000 80a3 	beq.w	80073a4 <errorDetector+0x1e4>
 800725e:	2b01      	cmp	r3, #1
 8007260:	f000 80ac 	beq.w	80073bc <errorDetector+0x1fc>
	if (threePhaseMeter)
 8007264:	4e81      	ldr	r6, [pc, #516]	@ (800746c <errorDetector+0x2ac>)
 8007266:	7833      	ldrb	r3, [r6, #0]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d032      	beq.n	80072d2 <errorDetector+0x112>
		if (((powerSide_data.current.IA >= OC_THRESHOLD)
 800726c:	f640 51ab 	movw	r1, #3499	@ 0xdab
 8007270:	4b76      	ldr	r3, [pc, #472]	@ (800744c <errorDetector+0x28c>)
 8007272:	8b5a      	ldrh	r2, [r3, #26]
 8007274:	b292      	uxth	r2, r2
 8007276:	428a      	cmp	r2, r1
 8007278:	497d      	ldr	r1, [pc, #500]	@ (8007470 <errorDetector+0x2b0>)
 800727a:	d905      	bls.n	8007288 <errorDetector+0xc8>
				&& (powerSide_data.current.IA < 10000))
 800727c:	f242 700f 	movw	r0, #9999	@ 0x270f
 8007280:	8b5a      	ldrh	r2, [r3, #26]
 8007282:	b292      	uxth	r2, r2
 8007284:	4282      	cmp	r2, r0
 8007286:	d919      	bls.n	80072bc <errorDetector+0xfc>
				|| ((powerSide_data.current.IB >= OC_THRESHOLD)
 8007288:	f640 50ab 	movw	r0, #3499	@ 0xdab
 800728c:	8b9a      	ldrh	r2, [r3, #28]
 800728e:	b292      	uxth	r2, r2
 8007290:	4282      	cmp	r2, r0
 8007292:	d905      	bls.n	80072a0 <errorDetector+0xe0>
						&& (powerSide_data.current.IA < 10000))
 8007294:	f242 700f 	movw	r0, #9999	@ 0x270f
 8007298:	8b5a      	ldrh	r2, [r3, #26]
 800729a:	b292      	uxth	r2, r2
 800729c:	4282      	cmp	r2, r0
 800729e:	d90d      	bls.n	80072bc <errorDetector+0xfc>
				|| ((powerSide_data.current.IC >= OC_THRESHOLD)
 80072a0:	f640 50ab 	movw	r0, #3499	@ 0xdab
 80072a4:	8bda      	ldrh	r2, [r3, #30]
 80072a6:	b292      	uxth	r2, r2
 80072a8:	4282      	cmp	r2, r0
 80072aa:	f240 80b2 	bls.w	8007412 <errorDetector+0x252>
						&& (powerSide_data.current.IA < 10000)))
 80072ae:	f242 700f 	movw	r0, #9999	@ 0x270f
 80072b2:	8b5a      	ldrh	r2, [r3, #26]
 80072b4:	b292      	uxth	r2, r2
 80072b6:	4282      	cmp	r2, r0
 80072b8:	f200 80ab 	bhi.w	8007412 <errorDetector+0x252>
			OC_errorInCounter++;
 80072bc:	880a      	ldrh	r2, [r1, #0]
 80072be:	3201      	adds	r2, #1
 80072c0:	b292      	uxth	r2, r2
			if (OC_errorInCounter >= OC_errorCount)
 80072c2:	f5b2 6ffa 	cmp.w	r2, #2000	@ 0x7d0
			OC_errorInCounter++;
 80072c6:	800a      	strh	r2, [r1, #0]
			if (OC_errorInCounter >= OC_errorCount)
 80072c8:	d303      	bcc.n	80072d2 <errorDetector+0x112>
				powerSide_data.tripStatus.bit.trip_OC = 1;
 80072ca:	789a      	ldrb	r2, [r3, #2]
 80072cc:	f042 0201 	orr.w	r2, r2, #1
 80072d0:	709a      	strb	r2, [r3, #2]
	if (singlePhaseMeter)
 80072d2:	4d68      	ldr	r5, [pc, #416]	@ (8007474 <errorDetector+0x2b4>)
 80072d4:	782b      	ldrb	r3, [r5, #0]
 80072d6:	b1d3      	cbz	r3, 800730e <errorDetector+0x14e>
		if ((powerSide_data.current.IA >= OC_THRESHOLD)
 80072d8:	f640 51ab 	movw	r1, #3499	@ 0xdab
 80072dc:	4b5b      	ldr	r3, [pc, #364]	@ (800744c <errorDetector+0x28c>)
 80072de:	4864      	ldr	r0, [pc, #400]	@ (8007470 <errorDetector+0x2b0>)
 80072e0:	8b5a      	ldrh	r2, [r3, #26]
 80072e2:	b292      	uxth	r2, r2
 80072e4:	428a      	cmp	r2, r1
 80072e6:	4964      	ldr	r1, [pc, #400]	@ (8007478 <errorDetector+0x2b8>)
 80072e8:	f240 809c 	bls.w	8007424 <errorDetector+0x264>
				&& (powerSide_data.current.IA < 10000))
 80072ec:	f242 770f 	movw	r7, #9999	@ 0x270f
 80072f0:	8b5a      	ldrh	r2, [r3, #26]
 80072f2:	b292      	uxth	r2, r2
 80072f4:	42ba      	cmp	r2, r7
 80072f6:	f200 8095 	bhi.w	8007424 <errorDetector+0x264>
			OC_errorOutCounter = 0;
 80072fa:	2700      	movs	r7, #0
			OC_errorInCounter++;
 80072fc:	8802      	ldrh	r2, [r0, #0]
			OC_errorOutCounter = 0;
 80072fe:	800f      	strh	r7, [r1, #0]
			OC_errorInCounter++;
 8007300:	3201      	adds	r2, #1
 8007302:	b292      	uxth	r2, r2
			if (OC_errorInCounter >= OC_errorCount)
 8007304:	f5b2 6ffa 	cmp.w	r2, #2000	@ 0x7d0
 8007308:	f080 8086 	bcs.w	8007418 <errorDetector+0x258>
			OC_errorInCounter++;
 800730c:	8002      	strh	r2, [r0, #0]
		}
	}

	check_OC();

	if (charger_configGet.en_1.bit.pl_en == 1)
 800730e:	7863      	ldrb	r3, [r4, #1]
 8007310:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8007314:	2b01      	cmp	r3, #1
 8007316:	f040 80d6 	bne.w	80074c6 <errorDetector+0x306>
	if ((powerSide_data.voltage.VA < 1000)
 800731a:	4b4c      	ldr	r3, [pc, #304]	@ (800744c <errorDetector+0x28c>)
 800731c:	4957      	ldr	r1, [pc, #348]	@ (800747c <errorDetector+0x2bc>)
 800731e:	8a9a      	ldrh	r2, [r3, #20]
 8007320:	b292      	uxth	r2, r2
 8007322:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 8007326:	d30a      	bcc.n	800733e <errorDetector+0x17e>
			|| (powerSide_data.voltage.VB < 1000)
 8007328:	8ada      	ldrh	r2, [r3, #22]
 800732a:	b292      	uxth	r2, r2
 800732c:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 8007330:	d305      	bcc.n	800733e <errorDetector+0x17e>
			|| (powerSide_data.voltage.VB < 1000))
 8007332:	8ada      	ldrh	r2, [r3, #22]
 8007334:	b292      	uxth	r2, r2
 8007336:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 800733a:	f080 80a7 	bcs.w	800748c <errorDetector+0x2cc>
		PL_errorOutCounter = 0;
 800733e:	2000      	movs	r0, #0
		PL_errorInCounter++;
 8007340:	880a      	ldrh	r2, [r1, #0]
 8007342:	3201      	adds	r2, #1
 8007344:	b292      	uxth	r2, r2
 8007346:	800a      	strh	r2, [r1, #0]
		PL_errorOutCounter = 0;
 8007348:	494d      	ldr	r1, [pc, #308]	@ (8007480 <errorDetector+0x2c0>)
		if (PL_errorInCounter >= PL_errorCount)
 800734a:	f5b2 6f7a 	cmp.w	r2, #4000	@ 0xfa0
		PL_errorOutCounter = 0;
 800734e:	8008      	strh	r0, [r1, #0]
		if (PL_errorInCounter >= PL_errorCount)
 8007350:	f0c0 80b9 	bcc.w	80074c6 <errorDetector+0x306>
			powerSide_data.errorStatus.bit.error_PL = 1;
 8007354:	785a      	ldrb	r2, [r3, #1]
 8007356:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
					powerSide_data.errorStatus.bit.error_PL = 0;
 800735a:	705a      	strb	r2, [r3, #1]
 800735c:	e0b3      	b.n	80074c6 <errorDetector+0x306>
			SC_errorInCounter = 0;
 800735e:	2300      	movs	r3, #0
 8007360:	800b      	strh	r3, [r1, #0]
			powerSide_data.errorStatus.bit.error_SR_C = 1;
 8007362:	7853      	ldrb	r3, [r2, #1]
 8007364:	f043 0304 	orr.w	r3, r3, #4
		powerSide_data.errorStatus.bit.error_SR_C = 0;
 8007368:	7053      	strb	r3, [r2, #1]
 800736a:	e745      	b.n	80071f8 <errorDetector+0x38>
		SC_errorInCounter = 0;
 800736c:	2000      	movs	r0, #0
		powerSide_data.errorStatus.bit.error_SR_C = 0;
 800736e:	7853      	ldrb	r3, [r2, #1]
		SC_errorInCounter = 0;
 8007370:	8008      	strh	r0, [r1, #0]
		powerSide_data.errorStatus.bit.error_SR_C = 0;
 8007372:	f360 0382 	bfi	r3, r0, #2, #1
 8007376:	e7f7      	b.n	8007368 <errorDetector+0x1a8>
			powerSide_data.tripStatus.bit.trip_GFI = 1;
 8007378:	4a34      	ldr	r2, [pc, #208]	@ (800744c <errorDetector+0x28c>)
			GFI_errorInCounter = 0;
 800737a:	800d      	strh	r5, [r1, #0]
			powerSide_data.tripStatus.bit.trip_GFI = 1;
 800737c:	7893      	ldrb	r3, [r2, #2]
 800737e:	f043 0302 	orr.w	r3, r3, #2
			powerSide_data.tripStatus.bit.trip_GFI = 0;
 8007382:	7093      	strb	r3, [r2, #2]
 8007384:	e75d      	b.n	8007242 <errorDetector+0x82>
		GFI_errorOutCounter++;
 8007386:	8813      	ldrh	r3, [r2, #0]
		GFI_errorInCounter = 0;
 8007388:	800d      	strh	r5, [r1, #0]
		GFI_errorOutCounter++;
 800738a:	3301      	adds	r3, #1
 800738c:	b29b      	uxth	r3, r3
		if (GFI_errorOutCounter >= GFI_errorCount)
 800738e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8007392:	d201      	bcs.n	8007398 <errorDetector+0x1d8>
		GFI_errorOutCounter++;
 8007394:	8013      	strh	r3, [r2, #0]
 8007396:	e754      	b.n	8007242 <errorDetector+0x82>
			GFI_errorOutCounter = 0;
 8007398:	8015      	strh	r5, [r2, #0]
			powerSide_data.tripStatus.bit.trip_GFI = 0;
 800739a:	4a2c      	ldr	r2, [pc, #176]	@ (800744c <errorDetector+0x28c>)
 800739c:	7893      	ldrb	r3, [r2, #2]
 800739e:	f365 0341 	bfi	r3, r5, #1, #1
 80073a2:	e7ee      	b.n	8007382 <errorDetector+0x1c2>
			tick_clear(&gfi_test);
 80073a4:	4837      	ldr	r0, [pc, #220]	@ (8007484 <errorDetector+0x2c4>)
 80073a6:	f001 fd5d 	bl	8008e64 <tick_clear>
			GFIC_TEST_ON();
 80073aa:	4642      	mov	r2, r8
 80073ac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80073b0:	4829      	ldr	r0, [pc, #164]	@ (8007458 <errorDetector+0x298>)
 80073b2:	f002 fe75 	bl	800a0a0 <HAL_GPIO_WritePin>
			state = 1;
 80073b6:	f886 8000 	strb.w	r8, [r6]
			break;
 80073ba:	e753      	b.n	8007264 <errorDetector+0xa4>
			if (gfi_test.timeout_0_5s == true)
 80073bc:	4b31      	ldr	r3, [pc, #196]	@ (8007484 <errorDetector+0x2c4>)
 80073be:	799b      	ldrb	r3, [r3, #6]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	f43f af4f 	beq.w	8007264 <errorDetector+0xa4>
				if (GFIC_TEST_SENSE() == 1)
 80073c6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80073ca:	4823      	ldr	r0, [pc, #140]	@ (8007458 <errorDetector+0x298>)
 80073cc:	f002 fe62 	bl	800a094 <HAL_GPIO_ReadPin>
 80073d0:	4a1e      	ldr	r2, [pc, #120]	@ (800744c <errorDetector+0x28c>)
 80073d2:	2801      	cmp	r0, #1
					powerSide_data.errorStatus.bit.error_GFI_test = 0;
 80073d4:	7853      	ldrb	r3, [r2, #1]
				GFIC_TEST_OFF();
 80073d6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
					powerSide_data.errorStatus.bit.error_GFI_test = 0;
 80073da:	bf0c      	ite	eq
 80073dc:	f023 0308 	biceq.w	r3, r3, #8
					powerSide_data.errorStatus.bit.error_GFI_test = 1;
 80073e0:	f043 0308 	orrne.w	r3, r3, #8
 80073e4:	7053      	strb	r3, [r2, #1]
				GFIC_TEST_OFF();
 80073e6:	481c      	ldr	r0, [pc, #112]	@ (8007458 <errorDetector+0x298>)
 80073e8:	2200      	movs	r2, #0
 80073ea:	f002 fe59 	bl	800a0a0 <HAL_GPIO_WritePin>
				run_GFITest = false;
 80073ee:	2300      	movs	r3, #0
 80073f0:	703b      	strb	r3, [r7, #0]
				state = 0;
 80073f2:	7033      	strb	r3, [r6, #0]
 80073f4:	e736      	b.n	8007264 <errorDetector+0xa4>
		GFIC_RESET_ON();
 80073f6:	2201      	movs	r2, #1
 80073f8:	2108      	movs	r1, #8
 80073fa:	4817      	ldr	r0, [pc, #92]	@ (8007458 <errorDetector+0x298>)
 80073fc:	f002 fe50 	bl	800a0a0 <HAL_GPIO_WritePin>
		if (timeout.timeout_3s == true)
 8007400:	4b21      	ldr	r3, [pc, #132]	@ (8007488 <errorDetector+0x2c8>)
 8007402:	7a5b      	ldrb	r3, [r3, #9]
 8007404:	2b00      	cmp	r3, #0
 8007406:	f43f af2d 	beq.w	8007264 <errorDetector+0xa4>
			GFI_bypasss_flag = false;
 800740a:	2200      	movs	r2, #0
 800740c:	4b11      	ldr	r3, [pc, #68]	@ (8007454 <errorDetector+0x294>)
 800740e:	701a      	strb	r2, [r3, #0]
 8007410:	e728      	b.n	8007264 <errorDetector+0xa4>
			OC_errorInCounter = 0;
 8007412:	2300      	movs	r3, #0
 8007414:	800b      	strh	r3, [r1, #0]
 8007416:	e75c      	b.n	80072d2 <errorDetector+0x112>
				powerSide_data.tripStatus.bit.trip_OC = 1;
 8007418:	789a      	ldrb	r2, [r3, #2]
				OC_errorInCounter = 0;
 800741a:	8007      	strh	r7, [r0, #0]
				powerSide_data.tripStatus.bit.trip_OC = 1;
 800741c:	f042 0201 	orr.w	r2, r2, #1
				powerSide_data.tripStatus.bit.trip_OC = 0;
 8007420:	709a      	strb	r2, [r3, #2]
 8007422:	e774      	b.n	800730e <errorDetector+0x14e>
			OC_errorInCounter = 0;
 8007424:	2700      	movs	r7, #0
			OC_errorOutCounter++;
 8007426:	880a      	ldrh	r2, [r1, #0]
			OC_errorInCounter = 0;
 8007428:	8007      	strh	r7, [r0, #0]
			OC_errorOutCounter++;
 800742a:	3201      	adds	r2, #1
 800742c:	b292      	uxth	r2, r2
			if (OC_errorOutCounter >= OC_errorCount)
 800742e:	f5b2 6ffa 	cmp.w	r2, #2000	@ 0x7d0
 8007432:	d201      	bcs.n	8007438 <errorDetector+0x278>
			OC_errorOutCounter++;
 8007434:	800a      	strh	r2, [r1, #0]
 8007436:	e76a      	b.n	800730e <errorDetector+0x14e>
				powerSide_data.tripStatus.bit.trip_OC = 0;
 8007438:	789a      	ldrb	r2, [r3, #2]
				OC_errorOutCounter = 0;
 800743a:	800f      	strh	r7, [r1, #0]
				powerSide_data.tripStatus.bit.trip_OC = 0;
 800743c:	f367 0200 	bfi	r2, r7, #0, #1
 8007440:	e7ee      	b.n	8007420 <errorDetector+0x260>
 8007442:	bf00      	nop
 8007444:	200011b4 	.word	0x200011b4
 8007448:	2000166c 	.word	0x2000166c
 800744c:	2000157c 	.word	0x2000157c
 8007450:	200015ec 	.word	0x200015ec
 8007454:	200015df 	.word	0x200015df
 8007458:	40010c00 	.word	0x40010c00
 800745c:	20001602 	.word	0x20001602
 8007460:	20001604 	.word	0x20001604
 8007464:	20001608 	.word	0x20001608
 8007468:	200015de 	.word	0x200015de
 800746c:	20000094 	.word	0x20000094
 8007470:	20001600 	.word	0x20001600
 8007474:	20000095 	.word	0x20000095
 8007478:	200015fe 	.word	0x200015fe
 800747c:	200015f4 	.word	0x200015f4
 8007480:	200015f2 	.word	0x200015f2
 8007484:	200017e0 	.word	0x200017e0
 8007488:	200017f4 	.word	0x200017f4
		PL_errorInCounter = 0;
 800748c:	2200      	movs	r2, #0
 800748e:	800a      	strh	r2, [r1, #0]
		if (controlSide_data.status.bit.connector_state == 0)
 8007490:	4a7c      	ldr	r2, [pc, #496]	@ (8007684 <errorDetector+0x4c4>)
 8007492:	7811      	ldrb	r1, [r2, #0]
 8007494:	09c9      	lsrs	r1, r1, #7
 8007496:	d116      	bne.n	80074c6 <errorDetector+0x306>
			if ((powerSide_data.voltage.VA >= 1500)
 8007498:	f240 52db 	movw	r2, #1499	@ 0x5db
 800749c:	8a98      	ldrh	r0, [r3, #20]
 800749e:	b280      	uxth	r0, r0
 80074a0:	4290      	cmp	r0, r2
 80074a2:	d910      	bls.n	80074c6 <errorDetector+0x306>
					&& (powerSide_data.voltage.VB >= 1500)
 80074a4:	8ad8      	ldrh	r0, [r3, #22]
 80074a6:	b280      	uxth	r0, r0
 80074a8:	4290      	cmp	r0, r2
 80074aa:	d90c      	bls.n	80074c6 <errorDetector+0x306>
					&& (powerSide_data.voltage.VC >= 1500))
 80074ac:	8b18      	ldrh	r0, [r3, #24]
 80074ae:	b280      	uxth	r0, r0
 80074b0:	4290      	cmp	r0, r2
 80074b2:	d908      	bls.n	80074c6 <errorDetector+0x306>
				if (PL_errorOutCounter >= UV_errorCount)
 80074b4:	f242 770f 	movw	r7, #9999	@ 0x270f
				PL_errorOutCounter++;
 80074b8:	4873      	ldr	r0, [pc, #460]	@ (8007688 <errorDetector+0x4c8>)
 80074ba:	8802      	ldrh	r2, [r0, #0]
 80074bc:	3201      	adds	r2, #1
 80074be:	b292      	uxth	r2, r2
				if (PL_errorOutCounter >= UV_errorCount)
 80074c0:	42ba      	cmp	r2, r7
 80074c2:	d846      	bhi.n	8007552 <errorDetector+0x392>
				PL_errorOutCounter++;
 80074c4:	8002      	strh	r2, [r0, #0]
	{
		check_PL();
	}

	if (charger_configGet.en_2.bit.ot_en == 1)
 80074c6:	78a3      	ldrb	r3, [r4, #2]
 80074c8:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	d114      	bne.n	80074fa <errorDetector+0x33a>
	if (((uint8_t)powerSide_data.tempSensors.T1) >= OT_UPPER_THRESHOLD)
 80074d0:	4f6e      	ldr	r7, [pc, #440]	@ (800768c <errorDetector+0x4cc>)
 80074d2:	f04f 0800 	mov.w	r8, #0
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f7fd f9c2 	bl	8004860 <__aeabi_f2uiz>
 80074dc:	b2c0      	uxtb	r0, r0
 80074de:	283b      	cmp	r0, #59	@ 0x3b
 80074e0:	4a6b      	ldr	r2, [pc, #428]	@ (8007690 <errorDetector+0x4d0>)
 80074e2:	d942      	bls.n	800756a <errorDetector+0x3aa>
		if (OT_errorInCounter >= OT_errorCount)
 80074e4:	f649 413f 	movw	r1, #39999	@ 0x9c3f
		OT_errorOutCounter = 0;
 80074e8:	4b6a      	ldr	r3, [pc, #424]	@ (8007694 <errorDetector+0x4d4>)
 80074ea:	f8a3 8000 	strh.w	r8, [r3]
		OT_errorInCounter++;
 80074ee:	8813      	ldrh	r3, [r2, #0]
 80074f0:	3301      	adds	r3, #1
 80074f2:	b29b      	uxth	r3, r3
		if (OT_errorInCounter >= OT_errorCount)
 80074f4:	428b      	cmp	r3, r1
 80074f6:	d831      	bhi.n	800755c <errorDetector+0x39c>
			OT_errorOutCounter++;
 80074f8:	8013      	strh	r3, [r2, #0]
	{
		check_OT();
	}

	if (charger_configGet.en_1.bit.ov_en == 1)
 80074fa:	7823      	ldrb	r3, [r4, #0]
 80074fc:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8007500:	2b01      	cmp	r3, #1
 8007502:	f040 808f 	bne.w	8007624 <errorDetector+0x464>
	if (threePhaseMeter)
 8007506:	7833      	ldrb	r3, [r6, #0]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d060      	beq.n	80075ce <errorDetector+0x40e>
		if ((powerSide_data.voltage.VA >= charger_configGet.ov_upper)
 800750c:	4b5f      	ldr	r3, [pc, #380]	@ (800768c <errorDetector+0x4cc>)
 800750e:	4862      	ldr	r0, [pc, #392]	@ (8007698 <errorDetector+0x4d8>)
 8007510:	8a99      	ldrh	r1, [r3, #20]
 8007512:	8962      	ldrh	r2, [r4, #10]
 8007514:	b289      	uxth	r1, r1
 8007516:	b292      	uxth	r2, r2
 8007518:	4291      	cmp	r1, r2
 800751a:	d20b      	bcs.n	8007534 <errorDetector+0x374>
				|| (powerSide_data.voltage.VB >= charger_configGet.ov_upper)
 800751c:	8ad9      	ldrh	r1, [r3, #22]
 800751e:	8962      	ldrh	r2, [r4, #10]
 8007520:	b289      	uxth	r1, r1
 8007522:	b292      	uxth	r2, r2
 8007524:	4291      	cmp	r1, r2
 8007526:	d205      	bcs.n	8007534 <errorDetector+0x374>
				|| (powerSide_data.voltage.VC >= charger_configGet.ov_upper))
 8007528:	8b19      	ldrh	r1, [r3, #24]
 800752a:	8962      	ldrh	r2, [r4, #10]
 800752c:	b289      	uxth	r1, r1
 800752e:	b292      	uxth	r2, r2
 8007530:	4291      	cmp	r1, r2
 8007532:	d330      	bcc.n	8007596 <errorDetector+0x3d6>
			OV_errorOutCounter = 0;
 8007534:	2100      	movs	r1, #0
 8007536:	4a59      	ldr	r2, [pc, #356]	@ (800769c <errorDetector+0x4dc>)
 8007538:	8011      	strh	r1, [r2, #0]
			OV_errorInCounter++;
 800753a:	8802      	ldrh	r2, [r0, #0]
 800753c:	3201      	adds	r2, #1
 800753e:	b292      	uxth	r2, r2
			if (OV_errorInCounter >= OV_errorCount)
 8007540:	f5b2 6f7a 	cmp.w	r2, #4000	@ 0xfa0
			OV_errorInCounter++;
 8007544:	8002      	strh	r2, [r0, #0]
			if (OV_errorInCounter >= OV_errorCount)
 8007546:	d342      	bcc.n	80075ce <errorDetector+0x40e>
				powerSide_data.errorStatus.bit.error_OV = 1;
 8007548:	785a      	ldrb	r2, [r3, #1]
 800754a:	f042 0201 	orr.w	r2, r2, #1
					powerSide_data.errorStatus.bit.error_OV = 0;
 800754e:	705a      	strb	r2, [r3, #1]
 8007550:	e03d      	b.n	80075ce <errorDetector+0x40e>
					powerSide_data.errorStatus.bit.error_PL = 0;
 8007552:	785a      	ldrb	r2, [r3, #1]
					PL_errorOutCounter = 0;
 8007554:	8001      	strh	r1, [r0, #0]
					powerSide_data.errorStatus.bit.error_PL = 0;
 8007556:	f361 1286 	bfi	r2, r1, #6, #1
 800755a:	e6fe      	b.n	800735a <errorDetector+0x19a>
			powerSide_data.errorStatus.bit.error_OT = 1;
 800755c:	787b      	ldrb	r3, [r7, #1]
			OT_errorInCounter = 0;
 800755e:	f8a2 8000 	strh.w	r8, [r2]
			powerSide_data.errorStatus.bit.error_OT = 1;
 8007562:	f043 0320 	orr.w	r3, r3, #32
				powerSide_data.errorStatus.bit.error_OT = 0;
 8007566:	707b      	strb	r3, [r7, #1]
 8007568:	e7c7      	b.n	80074fa <errorDetector+0x33a>
		if (((uint8_t)powerSide_data.tempSensors.T1) < OT_LOWER_THRESHOLD)
 800756a:	6878      	ldr	r0, [r7, #4]
		OT_errorInCounter = 0;
 800756c:	f8a2 8000 	strh.w	r8, [r2]
		if (((uint8_t)powerSide_data.tempSensors.T1) < OT_LOWER_THRESHOLD)
 8007570:	f7fd f976 	bl	8004860 <__aeabi_f2uiz>
 8007574:	b2c0      	uxtb	r0, r0
 8007576:	2836      	cmp	r0, #54	@ 0x36
 8007578:	d8bf      	bhi.n	80074fa <errorDetector+0x33a>
			if (OT_errorOutCounter >= OT_errorCount)
 800757a:	f649 413f 	movw	r1, #39999	@ 0x9c3f
			OT_errorOutCounter++;
 800757e:	4a45      	ldr	r2, [pc, #276]	@ (8007694 <errorDetector+0x4d4>)
 8007580:	8813      	ldrh	r3, [r2, #0]
 8007582:	3301      	adds	r3, #1
 8007584:	b29b      	uxth	r3, r3
			if (OT_errorOutCounter >= OT_errorCount)
 8007586:	428b      	cmp	r3, r1
 8007588:	d9b6      	bls.n	80074f8 <errorDetector+0x338>
				powerSide_data.errorStatus.bit.error_OT = 0;
 800758a:	787b      	ldrb	r3, [r7, #1]
				OT_errorOutCounter = 0;
 800758c:	f8a2 8000 	strh.w	r8, [r2]
				powerSide_data.errorStatus.bit.error_OT = 0;
 8007590:	f368 1345 	bfi	r3, r8, #5, #1
 8007594:	e7e7      	b.n	8007566 <errorDetector+0x3a6>
			OV_errorInCounter = 0;
 8007596:	2100      	movs	r1, #0
 8007598:	8001      	strh	r1, [r0, #0]
			if ((powerSide_data.voltage.VA < charger_configGet.ov_lower)
 800759a:	8a98      	ldrh	r0, [r3, #20]
 800759c:	89a2      	ldrh	r2, [r4, #12]
 800759e:	b280      	uxth	r0, r0
 80075a0:	b292      	uxth	r2, r2
 80075a2:	4290      	cmp	r0, r2
 80075a4:	d213      	bcs.n	80075ce <errorDetector+0x40e>
					&& (powerSide_data.voltage.VB < charger_configGet.ov_lower)
 80075a6:	8ad8      	ldrh	r0, [r3, #22]
 80075a8:	89a2      	ldrh	r2, [r4, #12]
 80075aa:	b280      	uxth	r0, r0
 80075ac:	b292      	uxth	r2, r2
 80075ae:	4290      	cmp	r0, r2
 80075b0:	d20d      	bcs.n	80075ce <errorDetector+0x40e>
					&& (powerSide_data.voltage.VC < charger_configGet.ov_lower))
 80075b2:	8b18      	ldrh	r0, [r3, #24]
 80075b4:	89a2      	ldrh	r2, [r4, #12]
 80075b6:	b280      	uxth	r0, r0
 80075b8:	b292      	uxth	r2, r2
 80075ba:	4290      	cmp	r0, r2
 80075bc:	d207      	bcs.n	80075ce <errorDetector+0x40e>
				OV_errorOutCounter++;
 80075be:	4837      	ldr	r0, [pc, #220]	@ (800769c <errorDetector+0x4dc>)
 80075c0:	8802      	ldrh	r2, [r0, #0]
 80075c2:	3201      	adds	r2, #1
 80075c4:	b292      	uxth	r2, r2
				if (OV_errorOutCounter >= OV_errorCount)
 80075c6:	f5b2 6f7a 	cmp.w	r2, #4000	@ 0xfa0
 80075ca:	d216      	bcs.n	80075fa <errorDetector+0x43a>
				OV_errorOutCounter++;
 80075cc:	8002      	strh	r2, [r0, #0]
	if (singlePhaseMeter)
 80075ce:	782b      	ldrb	r3, [r5, #0]
 80075d0:	b343      	cbz	r3, 8007624 <errorDetector+0x464>
		if (powerSide_data.voltage.VA >= charger_configGet.ov_upper)
 80075d2:	4b2e      	ldr	r3, [pc, #184]	@ (800768c <errorDetector+0x4cc>)
 80075d4:	8a99      	ldrh	r1, [r3, #20]
 80075d6:	8962      	ldrh	r2, [r4, #10]
 80075d8:	b289      	uxth	r1, r1
 80075da:	b292      	uxth	r2, r2
 80075dc:	4291      	cmp	r1, r2
 80075de:	492e      	ldr	r1, [pc, #184]	@ (8007698 <errorDetector+0x4d8>)
 80075e0:	d310      	bcc.n	8007604 <errorDetector+0x444>
			OV_errorInCounter++;
 80075e2:	880a      	ldrh	r2, [r1, #0]
 80075e4:	3201      	adds	r2, #1
 80075e6:	b292      	uxth	r2, r2
			if (OV_errorInCounter >= OV_errorCount)
 80075e8:	f5b2 6f7a 	cmp.w	r2, #4000	@ 0xfa0
			OV_errorInCounter++;
 80075ec:	800a      	strh	r2, [r1, #0]
			if (OV_errorInCounter >= OV_errorCount)
 80075ee:	d319      	bcc.n	8007624 <errorDetector+0x464>
				powerSide_data.errorStatus.bit.error_OV = 1;
 80075f0:	785a      	ldrb	r2, [r3, #1]
 80075f2:	f042 0201 	orr.w	r2, r2, #1
					powerSide_data.errorStatus.bit.error_OV = 0;
 80075f6:	705a      	strb	r2, [r3, #1]
 80075f8:	e014      	b.n	8007624 <errorDetector+0x464>
					powerSide_data.errorStatus.bit.error_OV = 0;
 80075fa:	785a      	ldrb	r2, [r3, #1]
					OV_errorOutCounter = 0;
 80075fc:	8001      	strh	r1, [r0, #0]
					powerSide_data.errorStatus.bit.error_OV = 0;
 80075fe:	f361 0200 	bfi	r2, r1, #0, #1
 8007602:	e7a4      	b.n	800754e <errorDetector+0x38e>
			OV_errorInCounter = 0;
 8007604:	2000      	movs	r0, #0
 8007606:	8008      	strh	r0, [r1, #0]
			if (powerSide_data.voltage.VA < charger_configGet.ov_lower)
 8007608:	8a99      	ldrh	r1, [r3, #20]
 800760a:	89a2      	ldrh	r2, [r4, #12]
 800760c:	b289      	uxth	r1, r1
 800760e:	b292      	uxth	r2, r2
 8007610:	4291      	cmp	r1, r2
 8007612:	4922      	ldr	r1, [pc, #136]	@ (800769c <errorDetector+0x4dc>)
 8007614:	d233      	bcs.n	800767e <errorDetector+0x4be>
				OV_errorOutCounter++;
 8007616:	880a      	ldrh	r2, [r1, #0]
 8007618:	3201      	adds	r2, #1
 800761a:	b292      	uxth	r2, r2
				if (OV_errorOutCounter >= OV_errorCount)
 800761c:	f5b2 6f7a 	cmp.w	r2, #4000	@ 0xfa0
 8007620:	d228      	bcs.n	8007674 <errorDetector+0x4b4>
				OV_errorOutCounter++;
 8007622:	800a      	strh	r2, [r1, #0]
	{
		check_OV();
	}

	if (charger_configGet.en_1.bit.uv_en == 1)
 8007624:	7823      	ldrb	r3, [r4, #0]
 8007626:	f003 0303 	and.w	r3, r3, #3
 800762a:	2b01      	cmp	r3, #1
 800762c:	d164      	bne.n	80076f8 <errorDetector+0x538>
	if (threePhaseMeter)
 800762e:	7833      	ldrb	r3, [r6, #0]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d043      	beq.n	80076bc <errorDetector+0x4fc>
		if ((powerSide_data.voltage.VA < charger_configGet.uv_lower)
 8007634:	4b15      	ldr	r3, [pc, #84]	@ (800768c <errorDetector+0x4cc>)
 8007636:	8a99      	ldrh	r1, [r3, #20]
 8007638:	8922      	ldrh	r2, [r4, #8]
 800763a:	b289      	uxth	r1, r1
 800763c:	b292      	uxth	r2, r2
 800763e:	4291      	cmp	r1, r2
 8007640:	4917      	ldr	r1, [pc, #92]	@ (80076a0 <errorDetector+0x4e0>)
 8007642:	d30b      	bcc.n	800765c <errorDetector+0x49c>
				|| (powerSide_data.voltage.VB < charger_configGet.uv_lower)
 8007644:	8ad8      	ldrh	r0, [r3, #22]
 8007646:	8922      	ldrh	r2, [r4, #8]
 8007648:	b280      	uxth	r0, r0
 800764a:	b292      	uxth	r2, r2
 800764c:	4290      	cmp	r0, r2
 800764e:	d305      	bcc.n	800765c <errorDetector+0x49c>
				|| (powerSide_data.voltage.VC < charger_configGet.uv_lower))
 8007650:	8b18      	ldrh	r0, [r3, #24]
 8007652:	8922      	ldrh	r2, [r4, #8]
 8007654:	b280      	uxth	r0, r0
 8007656:	b292      	uxth	r2, r2
 8007658:	4290      	cmp	r0, r2
 800765a:	d26b      	bcs.n	8007734 <errorDetector+0x574>
			UV_errorOutCounter = 0;
 800765c:	2000      	movs	r0, #0
			if (UV_errorInCounter >= UV_errorCount)
 800765e:	f242 760f 	movw	r6, #9999	@ 0x270f
			UV_errorOutCounter = 0;
 8007662:	4a10      	ldr	r2, [pc, #64]	@ (80076a4 <errorDetector+0x4e4>)
 8007664:	8010      	strh	r0, [r2, #0]
			UV_errorInCounter++;
 8007666:	880a      	ldrh	r2, [r1, #0]
 8007668:	3201      	adds	r2, #1
 800766a:	b292      	uxth	r2, r2
			if (UV_errorInCounter >= UV_errorCount)
 800766c:	42b2      	cmp	r2, r6
 800766e:	d81b      	bhi.n	80076a8 <errorDetector+0x4e8>
				UV_errorOutCounter++;
 8007670:	800a      	strh	r2, [r1, #0]
 8007672:	e023      	b.n	80076bc <errorDetector+0x4fc>
					powerSide_data.errorStatus.bit.error_OV = 0;
 8007674:	785a      	ldrb	r2, [r3, #1]
					OV_errorOutCounter = 0;
 8007676:	8008      	strh	r0, [r1, #0]
					powerSide_data.errorStatus.bit.error_OV = 0;
 8007678:	f360 0200 	bfi	r2, r0, #0, #1
 800767c:	e7bb      	b.n	80075f6 <errorDetector+0x436>
				OV_errorOutCounter = 0;
 800767e:	8008      	strh	r0, [r1, #0]
 8007680:	e7d0      	b.n	8007624 <errorDetector+0x464>
 8007682:	bf00      	nop
 8007684:	200015ac 	.word	0x200015ac
 8007688:	200015f2 	.word	0x200015f2
 800768c:	2000157c 	.word	0x2000157c
 8007690:	200015ea 	.word	0x200015ea
 8007694:	200015e8 	.word	0x200015e8
 8007698:	200015f8 	.word	0x200015f8
 800769c:	200015f6 	.word	0x200015f6
 80076a0:	200015fc 	.word	0x200015fc
 80076a4:	200015fa 	.word	0x200015fa
				powerSide_data.errorStatus.bit.error_UV = 1;
 80076a8:	785a      	ldrb	r2, [r3, #1]
				UV_errorInCounter = 0;
 80076aa:	8008      	strh	r0, [r1, #0]
				powerSide_data.errorStatus.bit.error_UV = 1;
 80076ac:	f042 0202 	orr.w	r2, r2, #2
 80076b0:	705a      	strb	r2, [r3, #1]
			controlSide_data.warnings.bits.UV_warn = 1;
 80076b2:	4a48      	ldr	r2, [pc, #288]	@ (80077d4 <errorDetector+0x614>)
 80076b4:	7f93      	ldrb	r3, [r2, #30]
 80076b6:	f043 0301 	orr.w	r3, r3, #1
 80076ba:	7793      	strb	r3, [r2, #30]
	if (singlePhaseMeter)
 80076bc:	782b      	ldrb	r3, [r5, #0]
 80076be:	b1db      	cbz	r3, 80076f8 <errorDetector+0x538>
		if (powerSide_data.voltage.VA < charger_configGet.uv_lower)
 80076c0:	4b45      	ldr	r3, [pc, #276]	@ (80077d8 <errorDetector+0x618>)
 80076c2:	2000      	movs	r0, #0
 80076c4:	8a99      	ldrh	r1, [r3, #20]
 80076c6:	8922      	ldrh	r2, [r4, #8]
 80076c8:	b289      	uxth	r1, r1
 80076ca:	b292      	uxth	r2, r2
 80076cc:	4291      	cmp	r1, r2
 80076ce:	4d43      	ldr	r5, [pc, #268]	@ (80077dc <errorDetector+0x61c>)
 80076d0:	4943      	ldr	r1, [pc, #268]	@ (80077e0 <errorDetector+0x620>)
 80076d2:	d251      	bcs.n	8007778 <errorDetector+0x5b8>
			UV_errorOutCounter = 0;
 80076d4:	8008      	strh	r0, [r1, #0]
			if (UV_errorInCounter >= UV_errorCount)
 80076d6:	f242 710f 	movw	r1, #9999	@ 0x270f
			UV_errorInCounter++;
 80076da:	882a      	ldrh	r2, [r5, #0]
 80076dc:	3201      	adds	r2, #1
 80076de:	b292      	uxth	r2, r2
			if (UV_errorInCounter >= UV_errorCount)
 80076e0:	428a      	cmp	r2, r1
			UV_errorInCounter++;
 80076e2:	802a      	strh	r2, [r5, #0]
			if (UV_errorInCounter >= UV_errorCount)
 80076e4:	d908      	bls.n	80076f8 <errorDetector+0x538>
				powerSide_data.errorStatus.bit.error_UV = 1;
 80076e6:	785a      	ldrb	r2, [r3, #1]
 80076e8:	f042 0202 	orr.w	r2, r2, #2
 80076ec:	705a      	strb	r2, [r3, #1]
			controlSide_data.warnings.bits.UV_warn = 1;
 80076ee:	4a39      	ldr	r2, [pc, #228]	@ (80077d4 <errorDetector+0x614>)
 80076f0:	7f93      	ldrb	r3, [r2, #30]
 80076f2:	f043 0301 	orr.w	r3, r3, #1
 80076f6:	7793      	strb	r3, [r2, #30]
	{
		check_UV();
	}

	if (charger_configGet.en_1.bit.freq_en == 1)
 80076f8:	7863      	ldrb	r3, [r4, #1]
 80076fa:	099b      	lsrs	r3, r3, #6
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d117      	bne.n	8007730 <errorDetector+0x570>
	if ((powerSide_data.frequency >= charger_configGet.freq_lower)
 8007700:	4b35      	ldr	r3, [pc, #212]	@ (80077d8 <errorDetector+0x618>)
 8007702:	4838      	ldr	r0, [pc, #224]	@ (80077e4 <errorDetector+0x624>)
 8007704:	8d99      	ldrh	r1, [r3, #44]	@ 0x2c
 8007706:	8a22      	ldrh	r2, [r4, #16]
 8007708:	b289      	uxth	r1, r1
 800770a:	b292      	uxth	r2, r2
 800770c:	4291      	cmp	r1, r2
 800770e:	4936      	ldr	r1, [pc, #216]	@ (80077e8 <errorDetector+0x628>)
 8007710:	d350      	bcc.n	80077b4 <errorDetector+0x5f4>
			&& (powerSide_data.frequency <= charger_configGet.freq_upper))
 8007712:	8d9d      	ldrh	r5, [r3, #44]	@ 0x2c
 8007714:	89e2      	ldrh	r2, [r4, #14]
 8007716:	b2ad      	uxth	r5, r5
 8007718:	b292      	uxth	r2, r2
 800771a:	4295      	cmp	r5, r2
 800771c:	d84a      	bhi.n	80077b4 <errorDetector+0x5f4>
		Freq_errorInCounter = 0;
 800771e:	2400      	movs	r4, #0
		Freq_errorOutCounter++;
 8007720:	8802      	ldrh	r2, [r0, #0]
		Freq_errorInCounter = 0;
 8007722:	800c      	strh	r4, [r1, #0]
		Freq_errorOutCounter++;
 8007724:	3201      	adds	r2, #1
 8007726:	b292      	uxth	r2, r2
		if (Freq_errorOutCounter >= Freq_errorCount)
 8007728:	f5b2 6f7a 	cmp.w	r2, #4000	@ 0xfa0
 800772c:	d23c      	bcs.n	80077a8 <errorDetector+0x5e8>
		Freq_errorOutCounter++;
 800772e:	8002      	strh	r2, [r0, #0]
	{
		check_Freq();
	}

//	check_CFB();
}
 8007730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			UV_errorInCounter = 0;
 8007734:	2000      	movs	r0, #0
 8007736:	8008      	strh	r0, [r1, #0]
			if ((powerSide_data.voltage.VA >= charger_configGet.uv_upper)
 8007738:	8a99      	ldrh	r1, [r3, #20]
 800773a:	88e2      	ldrh	r2, [r4, #6]
 800773c:	b289      	uxth	r1, r1
 800773e:	b292      	uxth	r2, r2
 8007740:	4291      	cmp	r1, r2
 8007742:	d3bb      	bcc.n	80076bc <errorDetector+0x4fc>
					&& (powerSide_data.voltage.VB >= charger_configGet.uv_upper)
 8007744:	8ad9      	ldrh	r1, [r3, #22]
 8007746:	88e2      	ldrh	r2, [r4, #6]
 8007748:	b289      	uxth	r1, r1
 800774a:	b292      	uxth	r2, r2
 800774c:	4291      	cmp	r1, r2
 800774e:	d3b5      	bcc.n	80076bc <errorDetector+0x4fc>
					&& (powerSide_data.voltage.VC >= charger_configGet.uv_upper))
 8007750:	8b19      	ldrh	r1, [r3, #24]
 8007752:	88e2      	ldrh	r2, [r4, #6]
 8007754:	b289      	uxth	r1, r1
 8007756:	b292      	uxth	r2, r2
 8007758:	4291      	cmp	r1, r2
 800775a:	d3af      	bcc.n	80076bc <errorDetector+0x4fc>
				if (UV_errorOutCounter >= UV_errorCount)
 800775c:	f242 760f 	movw	r6, #9999	@ 0x270f
				UV_errorOutCounter++;
 8007760:	491f      	ldr	r1, [pc, #124]	@ (80077e0 <errorDetector+0x620>)
 8007762:	880a      	ldrh	r2, [r1, #0]
 8007764:	3201      	adds	r2, #1
 8007766:	b292      	uxth	r2, r2
				if (UV_errorOutCounter >= UV_errorCount)
 8007768:	42b2      	cmp	r2, r6
 800776a:	d981      	bls.n	8007670 <errorDetector+0x4b0>
					powerSide_data.errorStatus.bit.error_UV = 0;
 800776c:	785a      	ldrb	r2, [r3, #1]
					UV_errorOutCounter = 0;
 800776e:	8008      	strh	r0, [r1, #0]
					powerSide_data.errorStatus.bit.error_UV = 0;
 8007770:	f360 0241 	bfi	r2, r0, #1, #1
 8007774:	705a      	strb	r2, [r3, #1]
 8007776:	e7a1      	b.n	80076bc <errorDetector+0x4fc>
			UV_errorInCounter = 0;
 8007778:	8028      	strh	r0, [r5, #0]
			if (powerSide_data.voltage.VA >= charger_configGet.uv_upper)
 800777a:	8a9d      	ldrh	r5, [r3, #20]
 800777c:	88e2      	ldrh	r2, [r4, #6]
 800777e:	b2ad      	uxth	r5, r5
 8007780:	b292      	uxth	r2, r2
 8007782:	4295      	cmp	r5, r2
 8007784:	d30e      	bcc.n	80077a4 <errorDetector+0x5e4>
				if (UV_errorOutCounter >= UV_errorCount)
 8007786:	f242 750f 	movw	r5, #9999	@ 0x270f
				UV_errorOutCounter++;
 800778a:	880a      	ldrh	r2, [r1, #0]
 800778c:	3201      	adds	r2, #1
 800778e:	b292      	uxth	r2, r2
				if (UV_errorOutCounter >= UV_errorCount)
 8007790:	42aa      	cmp	r2, r5
					powerSide_data.errorStatus.bit.error_UV = 0;
 8007792:	bf89      	itett	hi
 8007794:	785a      	ldrbhi	r2, [r3, #1]
				UV_errorOutCounter++;
 8007796:	800a      	strhls	r2, [r1, #0]
					powerSide_data.errorStatus.bit.error_UV = 0;
 8007798:	f360 0241 	bfihi	r2, r0, #1, #1
					UV_errorOutCounter = 0;
 800779c:	8008      	strhhi	r0, [r1, #0]
					powerSide_data.errorStatus.bit.error_UV = 0;
 800779e:	bf88      	it	hi
 80077a0:	705a      	strbhi	r2, [r3, #1]
 80077a2:	e7a9      	b.n	80076f8 <errorDetector+0x538>
				UV_errorOutCounter = 0;
 80077a4:	8008      	strh	r0, [r1, #0]
 80077a6:	e7a7      	b.n	80076f8 <errorDetector+0x538>
			powerSide_data.errorStatus.bit.error_Freq = 0;
 80077a8:	785a      	ldrb	r2, [r3, #1]
			Freq_errorOutCounter = 0;
 80077aa:	8004      	strh	r4, [r0, #0]
			powerSide_data.errorStatus.bit.error_Freq = 0;
 80077ac:	f364 1204 	bfi	r2, r4, #4, #1
			powerSide_data.errorStatus.bit.error_Freq = 1;
 80077b0:	705a      	strb	r2, [r3, #1]
}
 80077b2:	e7bd      	b.n	8007730 <errorDetector+0x570>
		Freq_errorOutCounter = 0;
 80077b4:	2400      	movs	r4, #0
		Freq_errorInCounter++;
 80077b6:	880a      	ldrh	r2, [r1, #0]
		Freq_errorOutCounter = 0;
 80077b8:	8004      	strh	r4, [r0, #0]
		Freq_errorInCounter++;
 80077ba:	3201      	adds	r2, #1
 80077bc:	b292      	uxth	r2, r2
		if (Freq_errorInCounter >= Freq_errorCount)
 80077be:	f5b2 6f7a 	cmp.w	r2, #4000	@ 0xfa0
 80077c2:	d201      	bcs.n	80077c8 <errorDetector+0x608>
		Freq_errorInCounter++;
 80077c4:	800a      	strh	r2, [r1, #0]
 80077c6:	e7b3      	b.n	8007730 <errorDetector+0x570>
			powerSide_data.errorStatus.bit.error_Freq = 1;
 80077c8:	785a      	ldrb	r2, [r3, #1]
			Freq_errorInCounter = 0;
 80077ca:	800c      	strh	r4, [r1, #0]
			powerSide_data.errorStatus.bit.error_Freq = 1;
 80077cc:	f042 0210 	orr.w	r2, r2, #16
 80077d0:	e7ee      	b.n	80077b0 <errorDetector+0x5f0>
 80077d2:	bf00      	nop
 80077d4:	200015ac 	.word	0x200015ac
 80077d8:	2000157c 	.word	0x2000157c
 80077dc:	200015fc 	.word	0x200015fc
 80077e0:	200015fa 	.word	0x200015fa
 80077e4:	200015ee 	.word	0x200015ee
 80077e8:	200015f0 	.word	0x200015f0

080077ec <errorHandler>:
 * Processes all detected errors, sets fault levels, and updates error logs.
 * Handles specific faults such as GFI trips, overcurrent, undervoltage,
 * overvoltage, and stuck contactors.
 */
void errorHandler(void)
{
 80077ec:	b570      	push	{r4, r5, r6, lr}
	/*Stuck contactor handler*/
	if (powerSide_data.errorStatus.bit.error_SR_C == 1)
 80077ee:	4d6d      	ldr	r5, [pc, #436]	@ (80079a4 <errorHandler+0x1b8>)
 80077f0:	4c6d      	ldr	r4, [pc, #436]	@ (80079a8 <errorHandler+0x1bc>)
 80077f2:	786b      	ldrb	r3, [r5, #1]
 80077f4:	f013 0f04 	tst.w	r3, #4
 80077f8:	f3c3 0280 	ubfx	r2, r3, #2, #1
 80077fc:	d006      	beq.n	800780c <errorHandler+0x20>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 80077fe:	2102      	movs	r1, #2
 8007800:	7863      	ldrb	r3, [r4, #1]
 8007802:	f361 0383 	bfi	r3, r1, #2, #2
 8007806:	7063      	strb	r3, [r4, #1]
		currentError = SC;
 8007808:	4b68      	ldr	r3, [pc, #416]	@ (80079ac <errorHandler+0x1c0>)
 800780a:	701a      	strb	r2, [r3, #0]
	}
	/*GFI Test failure handler*/
	if (powerSide_data.errorStatus.bit.error_GFI_test == 1)
 800780c:	786b      	ldrb	r3, [r5, #1]
 800780e:	0718      	lsls	r0, r3, #28
 8007810:	d506      	bpl.n	8007820 <errorHandler+0x34>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007812:	2202      	movs	r2, #2
 8007814:	7863      	ldrb	r3, [r4, #1]
 8007816:	f362 0383 	bfi	r3, r2, #2, #2
 800781a:	7063      	strb	r3, [r4, #1]
		currentError = GFI_Test;
 800781c:	4b63      	ldr	r3, [pc, #396]	@ (80079ac <errorHandler+0x1c0>)
 800781e:	701a      	strb	r2, [r3, #0]
	}
	/*GFI handler*/
	if (powerSide_data.tripStatus.bit.trip_GFI == 1)
 8007820:	78ab      	ldrb	r3, [r5, #2]
 8007822:	4e63      	ldr	r6, [pc, #396]	@ (80079b0 <errorHandler+0x1c4>)
 8007824:	f013 0f02 	tst.w	r3, #2
 8007828:	f3c3 0140 	ubfx	r1, r3, #1, #1
 800782c:	d014      	beq.n	8007858 <errorHandler+0x6c>
	{
		if (GFI_triggered == false)
 800782e:	4861      	ldr	r0, [pc, #388]	@ (80079b4 <errorHandler+0x1c8>)
 8007830:	4b61      	ldr	r3, [pc, #388]	@ (80079b8 <errorHandler+0x1cc>)
 8007832:	7802      	ldrb	r2, [r0, #0]
 8007834:	b922      	cbnz	r2, 8007840 <errorHandler+0x54>
		{
			GFI_triggered = true;
			GFCI_errorCounter++;
 8007836:	781a      	ldrb	r2, [r3, #0]
			GFI_triggered = true;
 8007838:	7001      	strb	r1, [r0, #0]
			GFCI_errorCounter++;
 800783a:	3201      	adds	r2, #1
 800783c:	701a      	strb	r2, [r3, #0]
			gfic_reset = true;
 800783e:	7031      	strb	r1, [r6, #0]
		}

		if (GFCI_errorCounter >= GFCI_errorCount)
 8007840:	781b      	ldrb	r3, [r3, #0]
 8007842:	2b02      	cmp	r3, #2
		{
			controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007844:	7863      	ldrb	r3, [r4, #1]
		if (GFCI_errorCounter >= GFCI_errorCount)
 8007846:	f240 80a7 	bls.w	8007998 <errorHandler+0x1ac>
			controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 800784a:	2202      	movs	r2, #2
 800784c:	f362 0383 	bfi	r3, r2, #2, #2
			currentError = GFI;
 8007850:	2203      	movs	r2, #3
			controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007852:	7063      	strb	r3, [r4, #1]
			currentError = GFI;
 8007854:	4b55      	ldr	r3, [pc, #340]	@ (80079ac <errorHandler+0x1c0>)
 8007856:	701a      	strb	r2, [r3, #0]
		{
			controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
		}
	}
	/*Modbus error handler*/
	if (controlSide_data.errorStatus.bit.serialAError == 1)
 8007858:	7863      	ldrb	r3, [r4, #1]
 800785a:	07d9      	lsls	r1, r3, #31
 800785c:	d507      	bpl.n	800786e <errorHandler+0x82>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 800785e:	2202      	movs	r2, #2
 8007860:	7863      	ldrb	r3, [r4, #1]
 8007862:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = modbus_error;
 8007866:	2204      	movs	r2, #4
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007868:	7063      	strb	r3, [r4, #1]
		currentError = modbus_error;
 800786a:	4b50      	ldr	r3, [pc, #320]	@ (80079ac <errorHandler+0x1c0>)
 800786c:	701a      	strb	r2, [r3, #0]
	}
	/*Over current handler*/
	if (powerSide_data.tripStatus.bit.trip_OC == 1)
 800786e:	78ab      	ldrb	r3, [r5, #2]
 8007870:	07da      	lsls	r2, r3, #31
 8007872:	d507      	bpl.n	8007884 <errorHandler+0x98>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007874:	2202      	movs	r2, #2
 8007876:	7863      	ldrb	r3, [r4, #1]
 8007878:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = OC;
 800787c:	2205      	movs	r2, #5
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 800787e:	7063      	strb	r3, [r4, #1]
		currentError = OC;
 8007880:	4b4a      	ldr	r3, [pc, #296]	@ (80079ac <errorHandler+0x1c0>)
 8007882:	701a      	strb	r2, [r3, #0]
	}
	/*Phase loss handler*/
	if (powerSide_data.errorStatus.bit.error_PL == 1)
 8007884:	786b      	ldrb	r3, [r5, #1]
 8007886:	065b      	lsls	r3, r3, #25
 8007888:	d507      	bpl.n	800789a <errorHandler+0xae>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 800788a:	2202      	movs	r2, #2
 800788c:	7863      	ldrb	r3, [r4, #1]
 800788e:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = PL;
 8007892:	2206      	movs	r2, #6
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007894:	7063      	strb	r3, [r4, #1]
		currentError = PL;
 8007896:	4b45      	ldr	r3, [pc, #276]	@ (80079ac <errorHandler+0x1c0>)
 8007898:	701a      	strb	r2, [r3, #0]
	}
	/*Over temperature handler*/
	if (powerSide_data.errorStatus.bit.error_OT == 1)
 800789a:	786b      	ldrb	r3, [r5, #1]
 800789c:	0698      	lsls	r0, r3, #26
 800789e:	f3c3 1240 	ubfx	r2, r3, #5, #1
 80078a2:	d506      	bpl.n	80078b2 <errorHandler+0xc6>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 80078a4:	7863      	ldrb	r3, [r4, #1]
 80078a6:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = OT;
 80078aa:	2207      	movs	r2, #7
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 80078ac:	7063      	strb	r3, [r4, #1]
		currentError = OT;
 80078ae:	4b3f      	ldr	r3, [pc, #252]	@ (80079ac <errorHandler+0x1c0>)
 80078b0:	701a      	strb	r2, [r3, #0]
	}
	/*Control pilot fault handler*/
	if (controlSide_data.errorStatus.bit.CPFault == 1)
 80078b2:	7863      	ldrb	r3, [r4, #1]
 80078b4:	06d9      	lsls	r1, r3, #27
 80078b6:	d507      	bpl.n	80078c8 <errorHandler+0xdc>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 80078b8:	2202      	movs	r2, #2
 80078ba:	7863      	ldrb	r3, [r4, #1]
 80078bc:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = CP_Fault;
 80078c0:	2208      	movs	r2, #8
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 80078c2:	7063      	strb	r3, [r4, #1]
		currentError = CP_Fault;
 80078c4:	4b39      	ldr	r3, [pc, #228]	@ (80079ac <errorHandler+0x1c0>)
 80078c6:	701a      	strb	r2, [r3, #0]
	}
	/*Diode check failure handler*/
	if (controlSide_data.errorStatus.bit.diodeCheck_failed == 1)
 80078c8:	7863      	ldrb	r3, [r4, #1]
 80078ca:	079a      	lsls	r2, r3, #30
 80078cc:	d507      	bpl.n	80078de <errorHandler+0xf2>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 80078ce:	2202      	movs	r2, #2
 80078d0:	7863      	ldrb	r3, [r4, #1]
 80078d2:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = Diode_Failure;
 80078d6:	2209      	movs	r2, #9
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 80078d8:	7063      	strb	r3, [r4, #1]
		currentError = Diode_Failure;
 80078da:	4b34      	ldr	r3, [pc, #208]	@ (80079ac <errorHandler+0x1c0>)
 80078dc:	701a      	strb	r2, [r3, #0]
	}
	/*Over voltage handler*/
	if (powerSide_data.errorStatus.bit.error_OV == 1)
 80078de:	786b      	ldrb	r3, [r5, #1]
 80078e0:	f013 0201 	ands.w	r2, r3, #1
 80078e4:	d006      	beq.n	80078f4 <errorHandler+0x108>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 80078e6:	7863      	ldrb	r3, [r4, #1]
 80078e8:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = OV;
 80078ec:	220a      	movs	r2, #10
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 80078ee:	7063      	strb	r3, [r4, #1]
		currentError = OV;
 80078f0:	4b2e      	ldr	r3, [pc, #184]	@ (80079ac <errorHandler+0x1c0>)
 80078f2:	701a      	strb	r2, [r3, #0]
	}
	/*Under voltage handler*/
	if (powerSide_data.errorStatus.bit.error_UV == 1)
 80078f4:	786b      	ldrb	r3, [r5, #1]
 80078f6:	f3c3 0240 	ubfx	r2, r3, #1, #1
 80078fa:	079b      	lsls	r3, r3, #30
 80078fc:	d506      	bpl.n	800790c <errorHandler+0x120>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 80078fe:	7863      	ldrb	r3, [r4, #1]
 8007900:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = UV;
 8007904:	220b      	movs	r2, #11
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 8007906:	7063      	strb	r3, [r4, #1]
		currentError = UV;
 8007908:	4b28      	ldr	r3, [pc, #160]	@ (80079ac <errorHandler+0x1c0>)
 800790a:	701a      	strb	r2, [r3, #0]
	}

	/*Frequency error handler*/
	if (powerSide_data.errorStatus.bit.error_Freq == 1)
 800790c:	786b      	ldrb	r3, [r5, #1]
 800790e:	06d8      	lsls	r0, r3, #27
 8007910:	f3c3 1200 	ubfx	r2, r3, #4, #1
 8007914:	d506      	bpl.n	8007924 <errorHandler+0x138>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 8007916:	7863      	ldrb	r3, [r4, #1]
 8007918:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = Freq;
 800791c:	220c      	movs	r2, #12
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 800791e:	7063      	strb	r3, [r4, #1]
		currentError = Freq;
 8007920:	4b22      	ldr	r3, [pc, #136]	@ (80079ac <errorHandler+0x1c0>)
 8007922:	701a      	strb	r2, [r3, #0]
	}
	/*Contactor feedback error handler*/
	if (powerSide_data.errorStatus.bit.error_CFB == 1)
 8007924:	786b      	ldrb	r3, [r5, #1]
 8007926:	09db      	lsrs	r3, r3, #7
 8007928:	d007      	beq.n	800793a <errorHandler+0x14e>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 800792a:	2202      	movs	r2, #2
 800792c:	7863      	ldrb	r3, [r4, #1]
 800792e:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = CFB;
 8007932:	220d      	movs	r2, #13
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007934:	7063      	strb	r3, [r4, #1]
		currentError = CFB;
 8007936:	4b1d      	ldr	r3, [pc, #116]	@ (80079ac <errorHandler+0x1c0>)
 8007938:	701a      	strb	r2, [r3, #0]
	}

	/*GFI trip reset handler*/
	if (gfic_reset == true)
 800793a:	7833      	ldrb	r3, [r6, #0]
 800793c:	b1cb      	cbz	r3, 8007972 <errorHandler+0x186>
	{
		if (GFCI_errorCounter >= GFCI_errorCount)
 800793e:	4a1e      	ldr	r2, [pc, #120]	@ (80079b8 <errorHandler+0x1cc>)
 8007940:	7813      	ldrb	r3, [r2, #0]
 8007942:	2b02      	cmp	r3, #2
 8007944:	d905      	bls.n	8007952 <errorHandler+0x166>
		{
			if (controlSide_data.status.bit.connector_state == 0)
 8007946:	7823      	ldrb	r3, [r4, #0]
 8007948:	f3c3 11c0 	ubfx	r1, r3, #7, #1
 800794c:	09db      	lsrs	r3, r3, #7
 800794e:	d110      	bne.n	8007972 <errorHandler+0x186>
			{
				GFCI_errorCounter = 0;
 8007950:	7011      	strb	r1, [r2, #0]
				GFIC_RESET_ON();
 8007952:	2108      	movs	r1, #8
 8007954:	2201      	movs	r2, #1
 8007956:	4819      	ldr	r0, [pc, #100]	@ (80079bc <errorHandler+0x1d0>)
 8007958:	f002 fba2 	bl	800a0a0 <HAL_GPIO_WritePin>

				if (powerSide_data.tripStatus.bit.trip_GFI == 0)
 800795c:	78ab      	ldrb	r3, [r5, #2]
 800795e:	0799      	lsls	r1, r3, #30
 8007960:	d407      	bmi.n	8007972 <errorHandler+0x186>
				{
					GFI_triggered = false;
 8007962:	2200      	movs	r2, #0
 8007964:	4b13      	ldr	r3, [pc, #76]	@ (80079b4 <errorHandler+0x1c8>)
					gfic_reset = false;
					GFIC_RESET_OFF();
 8007966:	2108      	movs	r1, #8
 8007968:	4814      	ldr	r0, [pc, #80]	@ (80079bc <errorHandler+0x1d0>)
					GFI_triggered = false;
 800796a:	701a      	strb	r2, [r3, #0]
					gfic_reset = false;
 800796c:	7032      	strb	r2, [r6, #0]
					GFIC_RESET_OFF();
 800796e:	f002 fb97 	bl	800a0a0 <HAL_GPIO_WritePin>
			}
		}
	}

	/*Handle error flags clearing*/
	if ((powerSide_data.tripStatus.all == 0)
 8007972:	78ab      	ldrb	r3, [r5, #2]
 8007974:	b97b      	cbnz	r3, 8007996 <errorHandler+0x1aa>
			&& (powerSide_data.errorStatus.all == 0)
 8007976:	786b      	ldrb	r3, [r5, #1]
 8007978:	b96b      	cbnz	r3, 8007996 <errorHandler+0x1aa>
			&& (controlSide_data.errorStatus.bit.diodeCheck_failed == 0)
 800797a:	7863      	ldrb	r3, [r4, #1]
 800797c:	079a      	lsls	r2, r3, #30
 800797e:	d40a      	bmi.n	8007996 <errorHandler+0x1aa>
			&& (controlSide_data.errorStatus.bit.CPFault == 0)
 8007980:	7863      	ldrb	r3, [r4, #1]
 8007982:	06db      	lsls	r3, r3, #27
 8007984:	d407      	bmi.n	8007996 <errorHandler+0x1aa>
			&& (controlSide_data.errorStatus.bit.serialAError == 0))
 8007986:	7863      	ldrb	r3, [r4, #1]
 8007988:	f013 0201 	ands.w	r2, r3, #1
	{
		controlSide_data.errorStatus.bit.fault_level = 0;
 800798c:	bf02      	ittt	eq
 800798e:	7863      	ldrbeq	r3, [r4, #1]
 8007990:	f362 0383 	bfieq	r3, r2, #2, #2
 8007994:	7063      	strbeq	r3, [r4, #1]
	}
}
 8007996:	bd70      	pop	{r4, r5, r6, pc}
			controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 8007998:	2201      	movs	r2, #1
 800799a:	f362 0383 	bfi	r3, r2, #2, #2
 800799e:	7063      	strb	r3, [r4, #1]
 80079a0:	e75a      	b.n	8007858 <errorHandler+0x6c>
 80079a2:	bf00      	nop
 80079a4:	2000157c 	.word	0x2000157c
 80079a8:	200015ac 	.word	0x200015ac
 80079ac:	200015e2 	.word	0x200015e2
 80079b0:	20001609 	.word	0x20001609
 80079b4:	20001606 	.word	0x20001606
 80079b8:	20001607 	.word	0x20001607
 80079bc:	40010c00 	.word	0x40010c00

080079c0 <errorBuffer_log>:
 * @details
 * Maintains a log of detected errors for analysis or reporting. Ensures the
 * error buffer is updated only when a new error occurs.
 */
void errorBuffer_log(void)
{
 80079c0:	b510      	push	{r4, lr}
	if (currentError != previousError)
 80079c2:	4b09      	ldr	r3, [pc, #36]	@ (80079e8 <errorBuffer_log+0x28>)
 80079c4:	4909      	ldr	r1, [pc, #36]	@ (80079ec <errorBuffer_log+0x2c>)
 80079c6:	781a      	ldrb	r2, [r3, #0]
 80079c8:	780b      	ldrb	r3, [r1, #0]
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d00a      	beq.n	80079e4 <errorBuffer_log+0x24>
	{
		error_buffer[errorLog_count] = currentError;
 80079ce:	4808      	ldr	r0, [pc, #32]	@ (80079f0 <errorBuffer_log+0x30>)
 80079d0:	4c08      	ldr	r4, [pc, #32]	@ (80079f4 <errorBuffer_log+0x34>)
 80079d2:	7803      	ldrb	r3, [r0, #0]
		if (errorLog_count >= ERROR_BUFFER_SIZE)
		{
			errorLog_count = 0;
		}

		previousError = currentError;
 80079d4:	700a      	strb	r2, [r1, #0]
		error_buffer[errorLog_count] = currentError;
 80079d6:	54e2      	strb	r2, [r4, r3]
		errorLog_count++;
 80079d8:	3301      	adds	r3, #1
 80079da:	b2db      	uxtb	r3, r3
		if (errorLog_count >= ERROR_BUFFER_SIZE)
 80079dc:	2b05      	cmp	r3, #5
 80079de:	bf28      	it	cs
 80079e0:	2300      	movcs	r3, #0
		errorLog_count++;
 80079e2:	7003      	strb	r3, [r0, #0]
	}
}
 80079e4:	bd10      	pop	{r4, pc}
 80079e6:	bf00      	nop
 80079e8:	200015e2 	.word	0x200015e2
 80079ec:	200015e1 	.word	0x200015e1
 80079f0:	200015e0 	.word	0x200015e0
 80079f4:	200015e3 	.word	0x200015e3

080079f8 <errorBuffer_report>:
 */
void errorBuffer_report(void)
{
	static uint8_t id = 0;

	if (error_handler.timeout_8s == true)
 80079f8:	480b      	ldr	r0, [pc, #44]	@ (8007a28 <errorBuffer_report+0x30>)
{
 80079fa:	b508      	push	{r3, lr}
	if (error_handler.timeout_8s == true)
 80079fc:	7b03      	ldrb	r3, [r0, #12]
 80079fe:	b18b      	cbz	r3, 8007a24 <errorBuffer_report+0x2c>
	{
		tick_clear(&error_handler);
 8007a00:	f001 fa30 	bl	8008e64 <tick_clear>

		controlSide_data.errorReport = error_buffer[id];
 8007a04:	4a09      	ldr	r2, [pc, #36]	@ (8007a2c <errorBuffer_report+0x34>)
 8007a06:	490a      	ldr	r1, [pc, #40]	@ (8007a30 <errorBuffer_report+0x38>)
 8007a08:	7813      	ldrb	r3, [r2, #0]
 8007a0a:	480a      	ldr	r0, [pc, #40]	@ (8007a34 <errorBuffer_report+0x3c>)
 8007a0c:	5cc9      	ldrb	r1, [r1, r3]
		id++;
 8007a0e:	3301      	adds	r3, #1
		controlSide_data.errorReport = error_buffer[id];
 8007a10:	b2c9      	uxtb	r1, r1
 8007a12:	77c1      	strb	r1, [r0, #31]

		if (id >= errorLog_count)
 8007a14:	4908      	ldr	r1, [pc, #32]	@ (8007a38 <errorBuffer_report+0x40>)
		id++;
 8007a16:	b2db      	uxtb	r3, r3
		if (id >= errorLog_count)
 8007a18:	7809      	ldrb	r1, [r1, #0]
		id++;
 8007a1a:	7013      	strb	r3, [r2, #0]
		if (id >= errorLog_count)
 8007a1c:	4299      	cmp	r1, r3
		{
			id = 0;
 8007a1e:	bf9c      	itt	ls
 8007a20:	2300      	movls	r3, #0
 8007a22:	7013      	strbls	r3, [r2, #0]
		}
	}
}
 8007a24:	bd08      	pop	{r3, pc}
 8007a26:	bf00      	nop
 8007a28:	20001768 	.word	0x20001768
 8007a2c:	200015dd 	.word	0x200015dd
 8007a30:	200015e3 	.word	0x200015e3
 8007a34:	200015ac 	.word	0x200015ac
 8007a38:	200015e0 	.word	0x200015e0

08007a3c <errorBuffer_clear>:
 * @details
 * Resets the error buffer and clears any stored error information.
 */
void errorBuffer_clear(void)
{
	currentError = 0;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	4a05      	ldr	r2, [pc, #20]	@ (8007a54 <errorBuffer_clear+0x18>)
 8007a40:	7013      	strb	r3, [r2, #0]
	previousError = 0;
 8007a42:	4a05      	ldr	r2, [pc, #20]	@ (8007a58 <errorBuffer_clear+0x1c>)
 8007a44:	7013      	strb	r3, [r2, #0]
	errorLog_count = 0;
 8007a46:	4a05      	ldr	r2, [pc, #20]	@ (8007a5c <errorBuffer_clear+0x20>)
 8007a48:	7013      	strb	r3, [r2, #0]
	memset((uint8_t*) error_buffer, 0, (sizeof(error_buffer)/sizeof(error_buffer[0])));
 8007a4a:	4a05      	ldr	r2, [pc, #20]	@ (8007a60 <errorBuffer_clear+0x24>)
 8007a4c:	6013      	str	r3, [r2, #0]
 8007a4e:	7113      	strb	r3, [r2, #4]
}
 8007a50:	4770      	bx	lr
 8007a52:	bf00      	nop
 8007a54:	200015e2 	.word	0x200015e2
 8007a58:	200015e1 	.word	0x200015e1
 8007a5c:	200015e0 	.word	0x200015e0
 8007a60:	200015e3 	.word	0x200015e3

08007a64 <MX_RTC_Init>:
  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8007a64:	f04f 33ff 	mov.w	r3, #4294967295
{
 8007a68:	b513      	push	{r0, r1, r4, lr}
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8007a6a:	4a15      	ldr	r2, [pc, #84]	@ (8007ac0 <MX_RTC_Init+0x5c>)
  hrtc.Instance = RTC;
 8007a6c:	4815      	ldr	r0, [pc, #84]	@ (8007ac4 <MX_RTC_Init+0x60>)
  RTC_TimeTypeDef sTime = {0};
 8007a6e:	2400      	movs	r4, #0
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8007a70:	e9c0 2300 	strd	r2, r3, [r0]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8007a74:	f44f 7380 	mov.w	r3, #256	@ 0x100
  RTC_TimeTypeDef sTime = {0};
 8007a78:	f8ad 4000 	strh.w	r4, [sp]
 8007a7c:	f88d 4002 	strb.w	r4, [sp, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8007a80:	9401      	str	r4, [sp, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8007a82:	6083      	str	r3, [r0, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8007a84:	f003 f8d2 	bl	800ac2c <HAL_RTC_Init>
 8007a88:	b108      	cbz	r0, 8007a8e <MX_RTC_Init+0x2a>
  {
    Error_Handler();
 8007a8a:	f7ff fb35 	bl	80070f8 <Error_Handler>
  */
  sTime.Hours = 0x0;
  sTime.Minutes = 0x0;
  sTime.Seconds = 0x0;

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8007a8e:	2201      	movs	r2, #1
 8007a90:	4669      	mov	r1, sp
 8007a92:	480c      	ldr	r0, [pc, #48]	@ (8007ac4 <MX_RTC_Init+0x60>)
  sTime.Hours = 0x0;
 8007a94:	f8ad 4000 	strh.w	r4, [sp]
  sTime.Seconds = 0x0;
 8007a98:	f88d 4002 	strb.w	r4, [sp, #2]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8007a9c:	f002 ff22 	bl	800a8e4 <HAL_RTC_SetTime>
 8007aa0:	b108      	cbz	r0, 8007aa6 <MX_RTC_Init+0x42>
  {
    Error_Handler();
 8007aa2:	f7ff fb29 	bl	80070f8 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8007aa6:	4b08      	ldr	r3, [pc, #32]	@ (8007ac8 <MX_RTC_Init+0x64>)
  DateToUpdate.Month = RTC_MONTH_JANUARY;
  DateToUpdate.Date = 0x1;
  DateToUpdate.Year = 0x0;

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	4806      	ldr	r0, [pc, #24]	@ (8007ac4 <MX_RTC_Init+0x60>)
 8007aac:	a901      	add	r1, sp, #4
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8007aae:	9301      	str	r3, [sp, #4]
  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8007ab0:	f003 f81e 	bl	800aaf0 <HAL_RTC_SetDate>
 8007ab4:	b108      	cbz	r0, 8007aba <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8007ab6:	f7ff fb1f 	bl	80070f8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8007aba:	b002      	add	sp, #8
 8007abc:	bd10      	pop	{r4, pc}
 8007abe:	bf00      	nop
 8007ac0:	40002800 	.word	0x40002800
 8007ac4:	20001650 	.word	0x20001650
 8007ac8:	00010101 	.word	0x00010101

08007acc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8007acc:	b507      	push	{r0, r1, r2, lr}

  if(rtcHandle->Instance==RTC)
 8007ace:	4b0b      	ldr	r3, [pc, #44]	@ (8007afc <HAL_RTC_MspInit+0x30>)
 8007ad0:	6802      	ldr	r2, [r0, #0]
 8007ad2:	429a      	cmp	r2, r3
 8007ad4:	d10f      	bne.n	8007af6 <HAL_RTC_MspInit+0x2a>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8007ad6:	f002 faf1 	bl	800a0bc <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8007ada:	4b09      	ldr	r3, [pc, #36]	@ (8007b00 <HAL_RTC_MspInit+0x34>)
 8007adc:	69da      	ldr	r2, [r3, #28]
 8007ade:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8007ae2:	61da      	str	r2, [r3, #28]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8007ae4:	2201      	movs	r2, #1
    __HAL_RCC_BKP_CLK_ENABLE();
 8007ae6:	69db      	ldr	r3, [r3, #28]
 8007ae8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007aec:	9301      	str	r3, [sp, #4]
 8007aee:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_RTC_ENABLE();
 8007af0:	4b04      	ldr	r3, [pc, #16]	@ (8007b04 <HAL_RTC_MspInit+0x38>)
 8007af2:	f8c3 243c 	str.w	r2, [r3, #1084]	@ 0x43c
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8007af6:	b003      	add	sp, #12
 8007af8:	f85d fb04 	ldr.w	pc, [sp], #4
 8007afc:	40002800 	.word	0x40002800
 8007b00:	40021000 	.word	0x40021000
 8007b04:	42420000 	.word	0x42420000

08007b08 <initRTC>:
//--------------------------------------------------------------------------------
//			RTC initialization Function
//--------------------------------------------------------------------------------
void initRTC(void)
{
	RtcTime.Hours = 0;
 8007b08:	2300      	movs	r3, #0
 8007b0a:	4a19      	ldr	r2, [pc, #100]	@ (8007b70 <initRTC+0x68>)
 8007b0c:	7013      	strb	r3, [r2, #0]
	RtcTime.Minutes = 0;
 8007b0e:	7053      	strb	r3, [r2, #1]
	RtcTime.Seconds = 0;
 8007b10:	7093      	strb	r3, [r2, #2]

	RtcDate.Date = 0;
 8007b12:	4a18      	ldr	r2, [pc, #96]	@ (8007b74 <initRTC+0x6c>)
	RtcDate.Month = 0;
	RtcDate.Year = 0;
	RtcDate.WeekDay = 0;
 8007b14:	7013      	strb	r3, [r2, #0]
	RtcDate.Date = 0;
 8007b16:	7093      	strb	r3, [r2, #2]
	RtcDate.Month = 0;
 8007b18:	7053      	strb	r3, [r2, #1]
	RtcDate.Year = 0;
 8007b1a:	70d3      	strb	r3, [r2, #3]

	rtcUpdate_time.Hours = 0;
 8007b1c:	4a16      	ldr	r2, [pc, #88]	@ (8007b78 <initRTC+0x70>)
 8007b1e:	7013      	strb	r3, [r2, #0]
	rtcUpdate_time.Minutes = 0;
 8007b20:	7053      	strb	r3, [r2, #1]
	rtcUpdate_time.Seconds = 0;
 8007b22:	7093      	strb	r3, [r2, #2]

	rtcUpdate_date.Date = 0;
 8007b24:	4a15      	ldr	r2, [pc, #84]	@ (8007b7c <initRTC+0x74>)
	rtcUpdate_date.Month = 0;
	rtcUpdate_date.Year = 0;
	rtcUpdate_date.WeekDay = 0;
 8007b26:	7013      	strb	r3, [r2, #0]
	rtcUpdate_date.Date = 0;
 8007b28:	7093      	strb	r3, [r2, #2]
	rtcUpdate_date.Month = 0;
 8007b2a:	7053      	strb	r3, [r2, #1]
	rtcUpdate_date.Year = 0;
 8007b2c:	70d3      	strb	r3, [r2, #3]

	weekdayOn.Hours = 0;
 8007b2e:	4a14      	ldr	r2, [pc, #80]	@ (8007b80 <initRTC+0x78>)
 8007b30:	7013      	strb	r3, [r2, #0]
	weekdayOn.Minutes = 0;
 8007b32:	7053      	strb	r3, [r2, #1]
	weekdayOn.Seconds = 0;
 8007b34:	7093      	strb	r3, [r2, #2]

	weekdayOff.Hours = 0;
 8007b36:	4a13      	ldr	r2, [pc, #76]	@ (8007b84 <initRTC+0x7c>)
 8007b38:	7013      	strb	r3, [r2, #0]
	weekdayOff.Minutes = 0;
 8007b3a:	7053      	strb	r3, [r2, #1]
	weekdayOff.Seconds = 0;
 8007b3c:	7093      	strb	r3, [r2, #2]

	weekendOn.Hours = 0;
 8007b3e:	4a12      	ldr	r2, [pc, #72]	@ (8007b88 <initRTC+0x80>)
 8007b40:	7013      	strb	r3, [r2, #0]
	weekendOn.Minutes = 0;
 8007b42:	7053      	strb	r3, [r2, #1]
	weekendOn.Seconds = 0;
 8007b44:	7093      	strb	r3, [r2, #2]

	weekendOff.Hours = 0;
 8007b46:	4a11      	ldr	r2, [pc, #68]	@ (8007b8c <initRTC+0x84>)
 8007b48:	7013      	strb	r3, [r2, #0]
	weekendOff.Minutes = 0;
 8007b4a:	7053      	strb	r3, [r2, #1]
	weekendOff.Seconds = 0;
 8007b4c:	7093      	strb	r3, [r2, #2]

	rtcUpdate = false;
 8007b4e:	4a10      	ldr	r2, [pc, #64]	@ (8007b90 <initRTC+0x88>)
 8007b50:	7013      	strb	r3, [r2, #0]
	rtcUpdateComplete = false;
 8007b52:	4a10      	ldr	r2, [pc, #64]	@ (8007b94 <initRTC+0x8c>)
 8007b54:	7013      	strb	r3, [r2, #0]
	rtcUpdateAlarm = false;
 8007b56:	4a10      	ldr	r2, [pc, #64]	@ (8007b98 <initRTC+0x90>)
 8007b58:	7013      	strb	r3, [r2, #0]
	rtcUpdateAlarmComplete = false;
 8007b5a:	4a10      	ldr	r2, [pc, #64]	@ (8007b9c <initRTC+0x94>)
 8007b5c:	7013      	strb	r3, [r2, #0]
	alarmWeekday_active = false;
 8007b5e:	4a10      	ldr	r2, [pc, #64]	@ (8007ba0 <initRTC+0x98>)
 8007b60:	7013      	strb	r3, [r2, #0]
	alarmWeekend_active = false;
 8007b62:	4a10      	ldr	r2, [pc, #64]	@ (8007ba4 <initRTC+0x9c>)
 8007b64:	7013      	strb	r3, [r2, #0]

	alarmCount = 0;
 8007b66:	4a10      	ldr	r2, [pc, #64]	@ (8007ba8 <initRTC+0xa0>)
 8007b68:	7013      	strb	r3, [r2, #0]
	scheduleOnOff = 0;
 8007b6a:	4a10      	ldr	r2, [pc, #64]	@ (8007bac <initRTC+0xa4>)
 8007b6c:	7013      	strb	r3, [r2, #0]
}
 8007b6e:	4770      	bx	lr
 8007b70:	2000164b 	.word	0x2000164b
 8007b74:	20001647 	.word	0x20001647
 8007b78:	20001644 	.word	0x20001644
 8007b7c:	20001640 	.word	0x20001640
 8007b80:	2000163d 	.word	0x2000163d
 8007b84:	2000163a 	.word	0x2000163a
 8007b88:	20001637 	.word	0x20001637
 8007b8c:	20001634 	.word	0x20001634
 8007b90:	20001633 	.word	0x20001633
 8007b94:	20001632 	.word	0x20001632
 8007b98:	20001631 	.word	0x20001631
 8007b9c:	20001630 	.word	0x20001630
 8007ba0:	2000162f 	.word	0x2000162f
 8007ba4:	2000162e 	.word	0x2000162e
 8007ba8:	2000162a 	.word	0x2000162a
 8007bac:	2000162b 	.word	0x2000162b

08007bb0 <RTC_ToEpoch>:
	uint8_t m;
	uint32_t JDN;

	// These hardcore math's are taken from http://en.wikipedia.org/wiki/Julian_da
	// Calculate some coefficients
	a = (14 - date->Month) / 12;
 8007bb0:	220c      	movs	r2, #12
{
 8007bb2:	b570      	push	{r4, r5, r6, lr}
	a = (14 - date->Month) / 12;
 8007bb4:	784b      	ldrb	r3, [r1, #1]
 8007bb6:	f1c3 050e 	rsb	r5, r3, #14
 8007bba:	fb95 f5f2 	sdiv	r5, r5, r2
	y = (date->Year + 2000) + 4800 - a; // years since 1 March, 4801 BC
 8007bbe:	78ca      	ldrb	r2, [r1, #3]
	a = (14 - date->Month) / 12;
 8007bc0:	b2ed      	uxtb	r5, r5
	y = (date->Year + 2000) + 4800 - a; // years since 1 March, 4801 BC
 8007bc2:	f502 52d4 	add.w	r2, r2, #6784	@ 0x1a80
 8007bc6:	3210      	adds	r2, #16
 8007bc8:	1b54      	subs	r4, r2, r5
	m = date->Month + (12 * a) - 3; // since 1 March, 4801 BC

	// Gregorian calendar date compute
	JDN = date->Date;
 8007bca:	7889      	ldrb	r1, [r1, #2]
 8007bcc:	4a17      	ldr	r2, [pc, #92]	@ (8007c2c <RTC_ToEpoch+0x7c>)
	y = (date->Year + 2000) + 4800 - a; // years since 1 March, 4801 BC
 8007bce:	b2a6      	uxth	r6, r4
	JDN += (153 * m + 2) / 5;
	JDN += 365 * y;
	JDN += y / 4;
	JDN += -y / 100;
	JDN += y / 400;
 8007bd0:	440a      	add	r2, r1
 8007bd2:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8007bd6:	fbb6 f1f1 	udiv	r1, r6, r1
	JDN += y / 4;
 8007bda:	f3c4 048d 	ubfx	r4, r4, #2, #14
 8007bde:	4422      	add	r2, r4
 8007be0:	440a      	add	r2, r1
 8007be2:	f240 116d 	movw	r1, #365	@ 0x16d
 8007be6:	fb01 2206 	mla	r2, r1, r6, r2
	JDN += -y / 100;
 8007bea:	f06f 0163 	mvn.w	r1, #99	@ 0x63
 8007bee:	fb96 f6f1 	sdiv	r6, r6, r1
	JDN += (153 * m + 2) / 5;
 8007bf2:	2199      	movs	r1, #153	@ 0x99
	m = date->Month + (12 * a) - 3; // since 1 March, 4801 BC
 8007bf4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007bf8:	3b03      	subs	r3, #3
 8007bfa:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	JDN += (153 * m + 2) / 5;
 8007bfe:	b2db      	uxtb	r3, r3
 8007c00:	434b      	muls	r3, r1
 8007c02:	2105      	movs	r1, #5
 8007c04:	3302      	adds	r3, #2
 8007c06:	fbb3 f3f1 	udiv	r3, r3, r1
	JDN = JDN - 32045;
	JDN = JDN - JULIAN_DATE_BASE;    // Calculate from base date
	JDN *= 86400;                     // Days to seconds
	JDN += time->Hours * 3600;    // ... and today seconds
	JDN += time->Minutes * 60;
 8007c0a:	243c      	movs	r4, #60	@ 0x3c
 8007c0c:	4432      	add	r2, r6
	JDN = JDN - JULIAN_DATE_BASE;    // Calculate from base date
 8007c0e:	4413      	add	r3, r2
	JDN += time->Minutes * 60;
 8007c10:	7842      	ldrb	r2, [r0, #1]
	JDN += time->Hours * 3600;    // ... and today seconds
 8007c12:	7801      	ldrb	r1, [r0, #0]
	JDN += time->Minutes * 60;
 8007c14:	4362      	muls	r2, r4
	JDN += time->Seconds;
 8007c16:	f44f 6461 	mov.w	r4, #3600	@ 0xe10
 8007c1a:	fb04 2201 	mla	r2, r4, r1, r2
 8007c1e:	7881      	ldrb	r1, [r0, #2]

	return JDN;
}
 8007c20:	4803      	ldr	r0, [pc, #12]	@ (8007c30 <RTC_ToEpoch+0x80>)
	JDN += time->Seconds;
 8007c22:	440a      	add	r2, r1
}
 8007c24:	fb00 2003 	mla	r0, r0, r3, r2
 8007c28:	bd70      	pop	{r4, r5, r6, pc}
 8007c2a:	bf00      	nop
 8007c2c:	ffda4547 	.word	0xffda4547
 8007c30:	00015180 	.word	0x00015180

08007c34 <RTC_FromEpoch>:

// Convert epoch time to Date/Time structures
void RTC_FromEpoch(uint32_t epoch, RTC_TimeTypeDef *time, RTC_DateTypeDef *date)
{
 8007c34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c38:	4690      	mov	r8, r2
	uint64_t JD = 0;
	uint64_t JDN = 0;

	// These hardcore math's are taken from http://en.wikipedia.org/wiki/Julian_day

	JD = ((epoch + 43200) / (86400 >> 1)) + (2440587 << 1) + 1;
 8007c3a:	f64a 02c0 	movw	r2, #43200	@ 0xa8c0
 8007c3e:	1883      	adds	r3, r0, r2
 8007c40:	fbb3 f3f2 	udiv	r3, r3, r2
{
 8007c44:	4606      	mov	r6, r0
	JD = ((epoch + 43200) / (86400 >> 1)) + (2440587 << 1) + 1;
 8007c46:	4836      	ldr	r0, [pc, #216]	@ (8007d20 <RTC_FromEpoch+0xec>)
	t1 = tm / 24;
	hour = tm - (t1 * 24);

	dow = JDN % 7;
	a = JDN + 32044;
	b = ((4 * a) + 3) / 146097;
 8007c48:	4a36      	ldr	r2, [pc, #216]	@ (8007d24 <RTC_FromEpoch+0xf0>)
	JD = ((epoch + 43200) / (86400 >> 1)) + (2440587 << 1) + 1;
 8007c4a:	4418      	add	r0, r3
	a = JDN + 32044;
 8007c4c:	f647 532c 	movw	r3, #32044	@ 0x7d2c
 8007c50:	eb03 0350 	add.w	r3, r3, r0, lsr #1
	b = ((4 * a) + 3) / 146097;
 8007c54:	009c      	lsls	r4, r3, #2
 8007c56:	3403      	adds	r4, #3
 8007c58:	fbb4 f4f2 	udiv	r4, r4, r2
{
 8007c5c:	4689      	mov	r9, r1
	c = a - ((146097 * b) / 4);
	d = ((4 * c) + 3) / 1461;
 8007c5e:	f240 51b5 	movw	r1, #1461	@ 0x5b5
	c = a - ((146097 * b) / 4);
 8007c62:	4362      	muls	r2, r4
 8007c64:	eba3 0392 	sub.w	r3, r3, r2, lsr #2
	d = ((4 * c) + 3) / 1461;
 8007c68:	009a      	lsls	r2, r3, #2
 8007c6a:	3203      	adds	r2, #3
 8007c6c:	fbb2 f2f1 	udiv	r2, r2, r1
	e = c - ((1461 * d) / 4);
	m = ((5 * e) + 2) / 153;
 8007c70:	f04f 0e99 	mov.w	lr, #153	@ 0x99
	mday = e - (((153 * m) + 2) / 5) + 1;
	month = m + 3 - (12 * (m / 10));
 8007c74:	f240 5afa 	movw	sl, #1530	@ 0x5fa
	e = c - ((1461 * d) / 4);
 8007c78:	4351      	muls	r1, r2
 8007c7a:	eba3 0391 	sub.w	r3, r3, r1, lsr #2
	m = ((5 * e) + 2) / 153;
 8007c7e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8007c82:	3102      	adds	r1, #2
 8007c84:	fbb1 fcfe 	udiv	ip, r1, lr
	month = m + 3 - (12 * (m / 10));
 8007c88:	fbb1 f1fa 	udiv	r1, r1, sl
	year = (100 * b) + d - 4800 + (m / 10);
 8007c8c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8007c90:	eb04 0484 	add.w	r4, r4, r4, lsl #2
	month = m + 3 - (12 * (m / 10));
 8007c94:	b289      	uxth	r1, r1
	year = (100 * b) + d - 4800 + (m / 10);
 8007c96:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8007c9a:	440c      	add	r4, r1
	month = m + 3 - (12 * (m / 10));
 8007c9c:	f10c 0203 	add.w	r2, ip, #3
 8007ca0:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8007ca4:	eba2 0281 	sub.w	r2, r2, r1, lsl #2

	date->Year = year - 2000;
	date->Month = month;
 8007ca8:	f888 2001 	strb.w	r2, [r8, #1]
	mday = e - (((153 * m) + 2) / 5) + 1;
 8007cac:	2205      	movs	r2, #5
 8007cae:	fb0e fc0c 	mul.w	ip, lr, ip
 8007cb2:	f10c 0c02 	add.w	ip, ip, #2
 8007cb6:	fbbc fcf2 	udiv	ip, ip, r2
	t1 = tm / 60;
 8007cba:	f44f 6561 	mov.w	r5, #3600	@ 0xe10
	t1 = tm / 60;
 8007cbe:	273c      	movs	r7, #60	@ 0x3c
	date->Year = year - 2000;
 8007cc0:	f5a4 5494 	sub.w	r4, r4, #4736	@ 0x1280
	mday = e - (((153 * m) + 2) / 5) + 1;
 8007cc4:	3301      	adds	r3, #1
 8007cc6:	eba3 030c 	sub.w	r3, r3, ip
	date->Year = year - 2000;
 8007cca:	3c10      	subs	r4, #16
	date->Date = mday;
 8007ccc:	f888 3002 	strb.w	r3, [r8, #2]
	dow = JDN % 7;
 8007cd0:	2207      	movs	r2, #7
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	2100      	movs	r1, #0
	date->Year = year - 2000;
 8007cd6:	f888 4003 	strb.w	r4, [r8, #3]
	dow = JDN % 7;
 8007cda:	0840      	lsrs	r0, r0, #1
 8007cdc:	f7fc fde0 	bl	80048a0 <__aeabi_uldivmod>
	t1 = tm / 24;
 8007ce0:	4b11      	ldr	r3, [pc, #68]	@ (8007d28 <RTC_FromEpoch+0xf4>)
	t1 = tm / 60;
 8007ce2:	fbb6 f5f5 	udiv	r5, r6, r5
	t1 = tm / 24;
 8007ce6:	fbb6 f3f3 	udiv	r3, r6, r3
	t1 = tm / 60;
 8007cea:	fbb6 f7f7 	udiv	r7, r6, r7
	min = tm - (t1 * 60);
 8007cee:	b2ad      	uxth	r5, r5
	hour = tm - (t1 * 24);
 8007cf0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
	sec = tm - (t1 * 60);
 8007cf4:	b2bf      	uxth	r7, r7
	hour = tm - (t1 * 24);
 8007cf6:	eba5 03c3 	sub.w	r3, r5, r3, lsl #3
	min = tm - (t1 * 60);
 8007cfa:	ebc5 1505 	rsb	r5, r5, r5, lsl #4
 8007cfe:	eba7 0585 	sub.w	r5, r7, r5, lsl #2
	sec = tm - (t1 * 60);
 8007d02:	ebc7 1707 	rsb	r7, r7, r7, lsl #4
 8007d06:	eba6 0687 	sub.w	r6, r6, r7, lsl #2
	date->WeekDay = dow;
 8007d0a:	f888 2000 	strb.w	r2, [r8]
	time->Hours = hour;
 8007d0e:	f889 3000 	strb.w	r3, [r9]
	time->Minutes = min;
 8007d12:	f889 5001 	strb.w	r5, [r9, #1]
	time->Seconds = sec;
 8007d16:	f889 6002 	strb.w	r6, [r9, #2]
}
 8007d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d1e:	bf00      	nop
 8007d20:	004a7b17 	.word	0x004a7b17
 8007d24:	00023ab1 	.word	0x00023ab1
 8007d28:	00015180 	.word	0x00015180

08007d2c <get_date>:

void get_date(void)
{
 8007d2c:	b570      	push	{r4, r5, r6, lr}
	unix1 = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 8007d2e:	4c26      	ldr	r4, [pc, #152]	@ (8007dc8 <get_date+0x9c>)
 8007d30:	2101      	movs	r1, #1
 8007d32:	4620      	mov	r0, r4
 8007d34:	f002 ffc8 	bl	800acc8 <HAL_RTCEx_BKUPRead>
 8007d38:	4d24      	ldr	r5, [pc, #144]	@ (8007dcc <get_date+0xa0>)
	unix2 = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 8007d3a:	2102      	movs	r1, #2
	unix1 = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 8007d3c:	8028      	strh	r0, [r5, #0]
	unix2 = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 8007d3e:	4620      	mov	r0, r4
 8007d40:	f002 ffc2 	bl	800acc8 <HAL_RTCEx_BKUPRead>
 8007d44:	4b22      	ldr	r3, [pc, #136]	@ (8007dd0 <get_date+0xa4>)
	unix_time_get = ((unix2 << 16) | unix1);
 8007d46:	4a23      	ldr	r2, [pc, #140]	@ (8007dd4 <get_date+0xa8>)
	unix2 = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 8007d48:	8018      	strh	r0, [r3, #0]
	unix_time_get = ((unix2 << 16) | unix1);
 8007d4a:	882b      	ldrh	r3, [r5, #0]
	RTC_FromEpoch(unix_time_get, &unix_time, &unix_date);
 8007d4c:	4d22      	ldr	r5, [pc, #136]	@ (8007dd8 <get_date+0xac>)
	unix_time_get = ((unix2 << 16) | unix1);
 8007d4e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007d52:	6013      	str	r3, [r2, #0]
	RTC_FromEpoch(unix_time_get, &unix_time, &unix_date);
 8007d54:	6810      	ldr	r0, [r2, #0]
 8007d56:	4921      	ldr	r1, [pc, #132]	@ (8007ddc <get_date+0xb0>)
 8007d58:	462a      	mov	r2, r5
 8007d5a:	f7ff ff6b 	bl	8007c34 <RTC_FromEpoch>

	hrtc.DateToUpdate.Date = unix_date.Date;
	hrtc.DateToUpdate.Month = unix_date.Month;
 8007d5e:	786b      	ldrb	r3, [r5, #1]
	hrtc.DateToUpdate.Year = unix_date.Year;
 8007d60:	78ea      	ldrb	r2, [r5, #3]
	hrtc.DateToUpdate.Date = unix_date.Date;
 8007d62:	78a9      	ldrb	r1, [r5, #2]

	uint32_t year = 0U, weekday = 0U;

	year = 2000U + unix_date.Year;

	if (unix_date.Month < 3U) {
 8007d64:	2b02      	cmp	r3, #2
 8007d66:	f04f 0617 	mov.w	r6, #23
 8007d6a:	f04f 0509 	mov.w	r5, #9
	hrtc.DateToUpdate.Date = unix_date.Date;
 8007d6e:	73a1      	strb	r1, [r4, #14]
	hrtc.DateToUpdate.Month = unix_date.Month;
 8007d70:	7363      	strb	r3, [r4, #13]
	hrtc.DateToUpdate.Year = unix_date.Year;
 8007d72:	73e2      	strb	r2, [r4, #15]
	year = 2000U + unix_date.Year;
 8007d74:	f502 60fa 	add.w	r0, r2, #2000	@ 0x7d0
	if (unix_date.Month < 3U) {
 8007d78:	d81a      	bhi.n	8007db0 <get_date+0x84>
		/*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
		weekday = (((23U * unix_date.Month) / 9U) + unix_date.Date + 4U + year + ((year - 1U) / 4U)
 8007d7a:	4373      	muls	r3, r6
 8007d7c:	fbb3 f3f5 	udiv	r3, r3, r5
				- ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8007d80:	3104      	adds	r1, #4
 8007d82:	4401      	add	r1, r0
 8007d84:	440b      	add	r3, r1
 8007d86:	f44f 71c8 	mov.w	r1, #400	@ 0x190
		weekday = (((23U * unix_date.Month) / 9U) + unix_date.Date + 4U + year + ((year - 1U) / 4U)
 8007d8a:	f202 72cf 	addw	r2, r2, #1999	@ 0x7cf
				- ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8007d8e:	fbb2 f1f1 	udiv	r1, r2, r1
 8007d92:	eb03 0392 	add.w	r3, r3, r2, lsr #2
 8007d96:	440b      	add	r3, r1
 8007d98:	2164      	movs	r1, #100	@ 0x64
 8007d9a:	fbb2 f2f1 	udiv	r2, r2, r1
	} else {
		/*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
		weekday = (((23U * unix_date.Month) / 9U) + unix_date.Date + 4U + year + (year / 4U)
				- (year / 100U) + (year / 400U) - 2U) % 7U;
 8007d9e:	1a9b      	subs	r3, r3, r2
		weekday = (((23U * unix_date.Month) / 9U) + unix_date.Date + 4U + year + (year / 4U)
 8007da0:	2207      	movs	r2, #7
 8007da2:	fbb3 f2f2 	udiv	r2, r3, r2
 8007da6:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8007daa:	1a9b      	subs	r3, r3, r2
	}

	hrtc.DateToUpdate.WeekDay = weekday;
 8007dac:	7323      	strb	r3, [r4, #12]
}
 8007dae:	bd70      	pop	{r4, r5, r6, pc}
		weekday = (((23U * unix_date.Month) / 9U) + unix_date.Date + 4U + year + (year / 4U)
 8007db0:	4373      	muls	r3, r6
 8007db2:	fbb3 f3f5 	udiv	r3, r3, r5
				- (year / 100U) + (year / 400U) - 2U) % 7U;
 8007db6:	2264      	movs	r2, #100	@ 0x64
 8007db8:	3107      	adds	r1, #7
 8007dba:	4401      	add	r1, r0
 8007dbc:	440b      	add	r3, r1
 8007dbe:	fbb0 f2f2 	udiv	r2, r0, r2
 8007dc2:	eb03 0390 	add.w	r3, r3, r0, lsr #2
 8007dc6:	e7ea      	b.n	8007d9e <get_date+0x72>
 8007dc8:	20001650 	.word	0x20001650
 8007dcc:	2000161e 	.word	0x2000161e
 8007dd0:	2000161c 	.word	0x2000161c
 8007dd4:	20001614 	.word	0x20001614
 8007dd8:	2000160a 	.word	0x2000160a
 8007ddc:	2000160e 	.word	0x2000160e

08007de0 <updateRTC>:
//--------------------------------------------------------------------------------
//			RTC update time Function
//--------------------------------------------------------------------------------
void updateRTC()
{
	RTC_TimeTypeDef sTime =
 8007de0:	2200      	movs	r2, #0
{
 8007de2:	b513      	push	{r0, r1, r4, lr}
	{ 0 };
	RTC_DateTypeDef sDate =
	{ 0 };

	sTime.Hours = networkSide_data.setTime.Hours;
 8007de4:	4c23      	ldr	r4, [pc, #140]	@ (8007e74 <updateRTC+0x94>)
	sTime.Minutes = networkSide_data.setTime.Minutes;
	sTime.Seconds = 0;

	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8007de6:	4669      	mov	r1, sp
	sTime.Hours = networkSide_data.setTime.Hours;
 8007de8:	7be3      	ldrb	r3, [r4, #15]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8007dea:	4823      	ldr	r0, [pc, #140]	@ (8007e78 <updateRTC+0x98>)
	sTime.Hours = networkSide_data.setTime.Hours;
 8007dec:	f88d 3000 	strb.w	r3, [sp]
	sTime.Minutes = networkSide_data.setTime.Minutes;
 8007df0:	7c23      	ldrb	r3, [r4, #16]
	RTC_TimeTypeDef sTime =
 8007df2:	f88d 2002 	strb.w	r2, [sp, #2]
	RTC_DateTypeDef sDate =
 8007df6:	9201      	str	r2, [sp, #4]
	sTime.Minutes = networkSide_data.setTime.Minutes;
 8007df8:	f88d 3001 	strb.w	r3, [sp, #1]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8007dfc:	f002 fd72 	bl	800a8e4 <HAL_RTC_SetTime>
 8007e00:	b108      	cbz	r0, 8007e06 <updateRTC+0x26>
	{
		Error_Handler();
 8007e02:	f7ff f979 	bl	80070f8 <Error_Handler>
	}

	HAL_RTC_GetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN);
 8007e06:	2200      	movs	r2, #0
 8007e08:	491c      	ldr	r1, [pc, #112]	@ (8007e7c <updateRTC+0x9c>)
 8007e0a:	481b      	ldr	r0, [pc, #108]	@ (8007e78 <updateRTC+0x98>)
 8007e0c:	f002 fdbc 	bl	800a988 <HAL_RTC_GetTime>

	sDate.Date = networkSide_data.setDate.Date;
 8007e10:	f894 3020 	ldrb.w	r3, [r4, #32]
	sDate.Month = networkSide_data.setDate.Month;
	sDate.Year = networkSide_data.setDate.Year;

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8007e14:	2200      	movs	r2, #0
	sDate.Date = networkSide_data.setDate.Date;
 8007e16:	f88d 3006 	strb.w	r3, [sp, #6]
	sDate.Month = networkSide_data.setDate.Month;
 8007e1a:	7fe3      	ldrb	r3, [r4, #31]
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8007e1c:	4816      	ldr	r0, [pc, #88]	@ (8007e78 <updateRTC+0x98>)
	sDate.Month = networkSide_data.setDate.Month;
 8007e1e:	f88d 3005 	strb.w	r3, [sp, #5]
	sDate.Year = networkSide_data.setDate.Year;
 8007e22:	f894 3021 	ldrb.w	r3, [r4, #33]	@ 0x21
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8007e26:	a901      	add	r1, sp, #4
	sDate.Year = networkSide_data.setDate.Year;
 8007e28:	f88d 3007 	strb.w	r3, [sp, #7]
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8007e2c:	f002 fe60 	bl	800aaf0 <HAL_RTC_SetDate>
 8007e30:	b108      	cbz	r0, 8007e36 <updateRTC+0x56>
	{
		Error_Handler();
 8007e32:	f7ff f961 	bl	80070f8 <Error_Handler>
	}

	HAL_RTC_GetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN);
 8007e36:	2200      	movs	r2, #0
 8007e38:	4911      	ldr	r1, [pc, #68]	@ (8007e80 <updateRTC+0xa0>)
 8007e3a:	480f      	ldr	r0, [pc, #60]	@ (8007e78 <updateRTC+0x98>)
 8007e3c:	f002 feae 	bl	800ab9c <HAL_RTC_GetDate>

	unix_time_set = RTC_ToEpoch(&sTime, &sDate);
 8007e40:	a901      	add	r1, sp, #4
 8007e42:	4668      	mov	r0, sp
 8007e44:	f7ff feb4 	bl	8007bb0 <RTC_ToEpoch>
 8007e48:	4c0e      	ldr	r4, [pc, #56]	@ (8007e84 <updateRTC+0xa4>)

	//HAL_PWR_EnableBkUpAccess();
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, (unix_time_set & 0xFFFF));
 8007e4a:	2101      	movs	r1, #1
	unix_time_set = RTC_ToEpoch(&sTime, &sDate);
 8007e4c:	6020      	str	r0, [r4, #0]
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, (unix_time_set & 0xFFFF));
 8007e4e:	6822      	ldr	r2, [r4, #0]
 8007e50:	4809      	ldr	r0, [pc, #36]	@ (8007e78 <updateRTC+0x98>)
 8007e52:	b292      	uxth	r2, r2
 8007e54:	f002 ff30 	bl	800acb8 <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, (unix_time_set >> 16));
 8007e58:	6822      	ldr	r2, [r4, #0]
 8007e5a:	2102      	movs	r1, #2
 8007e5c:	4806      	ldr	r0, [pc, #24]	@ (8007e78 <updateRTC+0x98>)
 8007e5e:	0c12      	lsrs	r2, r2, #16
 8007e60:	f002 ff2a 	bl	800acb8 <HAL_RTCEx_BKUPWrite>
	//HAL_PWR_DisableBkUpAccess();

	controlSide_data.networkSide_request.bit.rtcUpdateComplete = true;
 8007e64:	4a08      	ldr	r2, [pc, #32]	@ (8007e88 <updateRTC+0xa8>)
 8007e66:	7f53      	ldrb	r3, [r2, #29]
 8007e68:	f043 0320 	orr.w	r3, r3, #32
 8007e6c:	7753      	strb	r3, [r2, #29]
}
 8007e6e:	b002      	add	sp, #8
 8007e70:	bd10      	pop	{r4, pc}
 8007e72:	bf00      	nop
 8007e74:	2000155a 	.word	0x2000155a
 8007e78:	20001650 	.word	0x20001650
 8007e7c:	2000164b 	.word	0x2000164b
 8007e80:	20001647 	.word	0x20001647
 8007e84:	20001618 	.word	0x20001618
 8007e88:	200015ac 	.word	0x200015ac

08007e8c <updateAlarm>:
//################################################################################
//--------------------------------------------------------------------------------
//			RTC update alarm Function
//--------------------------------------------------------------------------------
void updateAlarm()
{
 8007e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
	weekdayOn.Hours = networkSide_data.weekdayOn.Hours;
 8007e8e:	4f2e      	ldr	r7, [pc, #184]	@ (8007f48 <updateAlarm+0xbc>)
 8007e90:	4b2e      	ldr	r3, [pc, #184]	@ (8007f4c <updateAlarm+0xc0>)
 8007e92:	7cba      	ldrb	r2, [r7, #18]
	weekdayOn.Minutes = networkSide_data.weekdayOn.Minutes;
 8007e94:	7cfd      	ldrb	r5, [r7, #19]
	weekdayOn.Hours = networkSide_data.weekdayOn.Hours;
 8007e96:	b2d2      	uxtb	r2, r2
	weekdayOn.Minutes = networkSide_data.weekdayOn.Minutes;
 8007e98:	b2ed      	uxtb	r5, r5
	weekdayOn.Hours = networkSide_data.weekdayOn.Hours;
 8007e9a:	701a      	strb	r2, [r3, #0]
	weekdayOn.Minutes = networkSide_data.weekdayOn.Minutes;
 8007e9c:	705d      	strb	r5, [r3, #1]
	weekdayOff.Hours = networkSide_data.weekdayOff.Hours;
 8007e9e:	7d7b      	ldrb	r3, [r7, #21]
	weekdayOff.Minutes = networkSide_data.weekdayOff.Minutes;
 8007ea0:	7dbc      	ldrb	r4, [r7, #22]
	weekdayOff.Hours = networkSide_data.weekdayOff.Hours;
 8007ea2:	492b      	ldr	r1, [pc, #172]	@ (8007f50 <updateAlarm+0xc4>)
 8007ea4:	b2db      	uxtb	r3, r3
	weekdayOff.Minutes = networkSide_data.weekdayOff.Minutes;
 8007ea6:	b2e4      	uxtb	r4, r4
	weekdayOff.Hours = networkSide_data.weekdayOff.Hours;
 8007ea8:	700b      	strb	r3, [r1, #0]
	weekdayOff.Minutes = networkSide_data.weekdayOff.Minutes;
 8007eaa:	704c      	strb	r4, [r1, #1]

	weekendOn.Hours = networkSide_data.weekendOn.Hours;
 8007eac:	7e39      	ldrb	r1, [r7, #24]
	weekendOn.Minutes = networkSide_data.weekendOn.Minutes;
 8007eae:	7e7e      	ldrb	r6, [r7, #25]
	weekendOn.Hours = networkSide_data.weekendOn.Hours;
 8007eb0:	4828      	ldr	r0, [pc, #160]	@ (8007f54 <updateAlarm+0xc8>)
 8007eb2:	b2c9      	uxtb	r1, r1
	weekendOn.Minutes = networkSide_data.weekendOn.Minutes;
 8007eb4:	b2f6      	uxtb	r6, r6
	weekendOn.Hours = networkSide_data.weekendOn.Hours;
 8007eb6:	7001      	strb	r1, [r0, #0]
	weekendOn.Minutes = networkSide_data.weekendOn.Minutes;
 8007eb8:	7046      	strb	r6, [r0, #1]
	weekendOff.Hours = networkSide_data.weekendOff.Hours;
 8007eba:	7ef8      	ldrb	r0, [r7, #27]
	weekendOff.Minutes = networkSide_data.weekendOff.Minutes;
 8007ebc:	7f3f      	ldrb	r7, [r7, #28]
	weekendOff.Hours = networkSide_data.weekendOff.Hours;
 8007ebe:	f8df c098 	ldr.w	ip, [pc, #152]	@ 8007f58 <updateAlarm+0xcc>
 8007ec2:	b2c0      	uxtb	r0, r0
	weekendOff.Minutes = networkSide_data.weekendOff.Minutes;
 8007ec4:	b2ff      	uxtb	r7, r7
	weekendOff.Hours = networkSide_data.weekendOff.Hours;
 8007ec6:	f88c 0000 	strb.w	r0, [ip]
	weekendOff.Minutes = networkSide_data.weekendOff.Minutes;
 8007eca:	f88c 7001 	strb.w	r7, [ip, #1]

	if (scheduleCharge_active == true)
 8007ece:	f8df c08c 	ldr.w	ip, [pc, #140]	@ 8007f5c <updateAlarm+0xd0>
 8007ed2:	f89c c000 	ldrb.w	ip, [ip]
 8007ed6:	f1bc 0f00 	cmp.w	ip, #0
 8007eda:	d018      	beq.n	8007f0e <updateAlarm+0x82>
	{
		if (weekend_on == 1)
 8007edc:	f8df c080 	ldr.w	ip, [pc, #128]	@ 8007f60 <updateAlarm+0xd4>
 8007ee0:	f8bc c000 	ldrh.w	ip, [ip]
 8007ee4:	f1bc 0f01 	cmp.w	ip, #1
 8007ee8:	d117      	bne.n	8007f1a <updateAlarm+0x8e>
		{
			onTime = ((weekendOn.Hours * 100) + weekendOn.Minutes);
 8007eea:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8007eee:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8007ef2:	4b1c      	ldr	r3, [pc, #112]	@ (8007f64 <updateAlarm+0xd8>)
 8007ef4:	eb06 0681 	add.w	r6, r6, r1, lsl #2
			offTime = ((weekendOff.Hours * 100) + weekendOff.Minutes);
 8007ef8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
			onTime = ((weekendOn.Hours * 100) + weekendOn.Minutes);
 8007efc:	b2b6      	uxth	r6, r6
			offTime = ((weekendOff.Hours * 100) + weekendOff.Minutes);
 8007efe:	eb00 0080 	add.w	r0, r0, r0, lsl #2
			onTime = ((weekendOn.Hours * 100) + weekendOn.Minutes);
 8007f02:	801e      	strh	r6, [r3, #0]
			offTime = ((weekendOff.Hours * 100) + weekendOff.Minutes);
 8007f04:	eb07 0780 	add.w	r7, r7, r0, lsl #2
 8007f08:	4b17      	ldr	r3, [pc, #92]	@ (8007f68 <updateAlarm+0xdc>)
 8007f0a:	b2bf      	uxth	r7, r7
 8007f0c:	801f      	strh	r7, [r3, #0]
//		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR4, offTime);
//		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR5, weekend_on);
//		HAL_PWR_DisableBkUpAccess();
	}

	controlSide_data.networkSide_request.bit.rtcUpdateAlarmComplete = true;
 8007f0e:	4a17      	ldr	r2, [pc, #92]	@ (8007f6c <updateAlarm+0xe0>)
 8007f10:	7f53      	ldrb	r3, [r2, #29]
 8007f12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f16:	7753      	strb	r3, [r2, #29]
}
 8007f18:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (weekend_on == 2)
 8007f1a:	f1bc 0f02 	cmp.w	ip, #2
 8007f1e:	d1f6      	bne.n	8007f0e <updateAlarm+0x82>
			onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
 8007f20:	eb02 0282 	add.w	r2, r2, r2, lsl #2
			offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
 8007f24:	eb03 0383 	add.w	r3, r3, r3, lsl #2
			onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
 8007f28:	eb02 0282 	add.w	r2, r2, r2, lsl #2
			offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
 8007f2c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
			onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
 8007f30:	eb05 0582 	add.w	r5, r5, r2, lsl #2
			offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
 8007f34:	eb04 0483 	add.w	r4, r4, r3, lsl #2
			onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
 8007f38:	4a0a      	ldr	r2, [pc, #40]	@ (8007f64 <updateAlarm+0xd8>)
			offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
 8007f3a:	4b0b      	ldr	r3, [pc, #44]	@ (8007f68 <updateAlarm+0xdc>)
			onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
 8007f3c:	b2ad      	uxth	r5, r5
			offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
 8007f3e:	b2a4      	uxth	r4, r4
			onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
 8007f40:	8015      	strh	r5, [r2, #0]
			offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
 8007f42:	801c      	strh	r4, [r3, #0]
 8007f44:	e7e3      	b.n	8007f0e <updateAlarm+0x82>
 8007f46:	bf00      	nop
 8007f48:	2000155a 	.word	0x2000155a
 8007f4c:	2000163d 	.word	0x2000163d
 8007f50:	2000163a 	.word	0x2000163a
 8007f54:	20001637 	.word	0x20001637
 8007f58:	20001634 	.word	0x20001634
 8007f5c:	20001622 	.word	0x20001622
 8007f60:	20001620 	.word	0x20001620
 8007f64:	20001624 	.word	0x20001624
 8007f68:	20001626 	.word	0x20001626
 8007f6c:	200015ac 	.word	0x200015ac

08007f70 <checkWeekday_Time>:
//################################################################################
//--------------------------------------------------------------------------------
//			RTC check schedule charge Function
//--------------------------------------------------------------------------------
void checkWeekday_Time(void)
{
 8007f70:	b5f0      	push	{r4, r5, r6, r7, lr}
	currentTime = ((RtcTime.Hours * 100) + RtcTime.Minutes);
 8007f72:	4a37      	ldr	r2, [pc, #220]	@ (8008050 <checkWeekday_Time+0xe0>)
 8007f74:	4c37      	ldr	r4, [pc, #220]	@ (8008054 <checkWeekday_Time+0xe4>)
 8007f76:	7813      	ldrb	r3, [r2, #0]
 8007f78:	7852      	ldrb	r2, [r2, #1]
 8007f7a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007f7e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007f82:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007f86:	b29b      	uxth	r3, r3
 8007f88:	8023      	strh	r3, [r4, #0]

	if (networkSide_data.scheduleCharge == 1)
 8007f8a:	4b33      	ldr	r3, [pc, #204]	@ (8008058 <checkWeekday_Time+0xe8>)
 8007f8c:	4933      	ldr	r1, [pc, #204]	@ (800805c <checkWeekday_Time+0xec>)
 8007f8e:	7a9b      	ldrb	r3, [r3, #10]
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	b2de      	uxtb	r6, r3
 8007f94:	4b32      	ldr	r3, [pc, #200]	@ (8008060 <checkWeekday_Time+0xf0>)
 8007f96:	d158      	bne.n	800804a <checkWeekday_Time+0xda>
	{
		if (scheduleCharge_active == false)
 8007f98:	781a      	ldrb	r2, [r3, #0]
 8007f9a:	4d32      	ldr	r5, [pc, #200]	@ (8008064 <checkWeekday_Time+0xf4>)
 8007f9c:	4832      	ldr	r0, [pc, #200]	@ (8008068 <checkWeekday_Time+0xf8>)
 8007f9e:	b9fa      	cbnz	r2, 8007fe0 <checkWeekday_Time+0x70>
		{
			   schedule_timeUpdate = true;
 8007fa0:	4a32      	ldr	r2, [pc, #200]	@ (800806c <checkWeekday_Time+0xfc>)
 8007fa2:	7016      	strb	r6, [r2, #0]
			//Check if weekday is Saturday or Sunday
			if ((RtcDate.WeekDay == RTC_WEEKDAY_SATURDAY) || (RtcDate.WeekDay == RTC_WEEKDAY_SUNDAY))
 8007fa4:	4a32      	ldr	r2, [pc, #200]	@ (8008070 <checkWeekday_Time+0x100>)
 8007fa6:	4e33      	ldr	r6, [pc, #204]	@ (8008074 <checkWeekday_Time+0x104>)
 8007fa8:	7812      	ldrb	r2, [r2, #0]
 8007faa:	2a06      	cmp	r2, #6
 8007fac:	d000      	beq.n	8007fb0 <checkWeekday_Time+0x40>
 8007fae:	bb42      	cbnz	r2, 8008002 <checkWeekday_Time+0x92>
			{
				onTime = ((weekendOn.Hours * 100) + weekendOn.Minutes);
 8007fb0:	4f31      	ldr	r7, [pc, #196]	@ (8008078 <checkWeekday_Time+0x108>)
 8007fb2:	783a      	ldrb	r2, [r7, #0]
 8007fb4:	787f      	ldrb	r7, [r7, #1]
 8007fb6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007fba:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007fbe:	eb07 0282 	add.w	r2, r7, r2, lsl #2
				offTime = ((weekendOff.Hours * 100) + weekendOff.Minutes);
 8007fc2:	4f2e      	ldr	r7, [pc, #184]	@ (800807c <checkWeekday_Time+0x10c>)
				onTime = ((weekendOn.Hours * 100) + weekendOn.Minutes);
 8007fc4:	b292      	uxth	r2, r2
 8007fc6:	802a      	strh	r2, [r5, #0]
				offTime = ((weekendOff.Hours * 100) + weekendOff.Minutes);
 8007fc8:	783a      	ldrb	r2, [r7, #0]
 8007fca:	787f      	ldrb	r7, [r7, #1]
 8007fcc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007fd0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007fd4:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8007fd8:	b292      	uxth	r2, r2
 8007fda:	8002      	strh	r2, [r0, #0]
				weekend_on = 1;
 8007fdc:	2201      	movs	r2, #1
			}
			else
			{
				onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
				offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
				weekend_on = 2;
 8007fde:	8032      	strh	r2, [r6, #0]
			}
		}

		if (offTime < onTime)
 8007fe0:	8806      	ldrh	r6, [r0, #0]
 8007fe2:	882a      	ldrh	r2, [r5, #0]
 8007fe4:	b2b6      	uxth	r6, r6
 8007fe6:	b292      	uxth	r2, r2
 8007fe8:	4296      	cmp	r6, r2
		{
			if (currentTime >= onTime)
 8007fea:	8826      	ldrh	r6, [r4, #0]
 8007fec:	882a      	ldrh	r2, [r5, #0]
 8007fee:	b2b6      	uxth	r6, r6
 8007ff0:	b292      	uxth	r2, r2
		if (offTime < onTime)
 8007ff2:	d21e      	bcs.n	8008032 <checkWeekday_Time+0xc2>
			if (currentTime >= onTime)
 8007ff4:	4296      	cmp	r6, r2
 8007ff6:	d31e      	bcc.n	8008036 <checkWeekday_Time+0xc6>
		}
		else
		{
			if ((currentTime >= onTime) && (currentTime < offTime))
			{
				scheduleOnOff = 5;
 8007ff8:	2205      	movs	r2, #5
 8007ffa:	700a      	strb	r2, [r1, #0]
				scheduleCharge_active = true;
 8007ffc:	2201      	movs	r2, #1
		}
	}
	else
	{
		scheduleOnOff = 0;
		scheduleCharge_active = false;
 8007ffe:	701a      	strb	r2, [r3, #0]
	}
}
 8008000:	bdf0      	pop	{r4, r5, r6, r7, pc}
				onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
 8008002:	4f1f      	ldr	r7, [pc, #124]	@ (8008080 <checkWeekday_Time+0x110>)
 8008004:	783a      	ldrb	r2, [r7, #0]
 8008006:	787f      	ldrb	r7, [r7, #1]
 8008008:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800800c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008010:	eb07 0282 	add.w	r2, r7, r2, lsl #2
				offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
 8008014:	4f1b      	ldr	r7, [pc, #108]	@ (8008084 <checkWeekday_Time+0x114>)
				onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
 8008016:	b292      	uxth	r2, r2
 8008018:	802a      	strh	r2, [r5, #0]
				offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
 800801a:	783a      	ldrb	r2, [r7, #0]
 800801c:	787f      	ldrb	r7, [r7, #1]
 800801e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008022:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008026:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 800802a:	b292      	uxth	r2, r2
 800802c:	8002      	strh	r2, [r0, #0]
				weekend_on = 2;
 800802e:	2202      	movs	r2, #2
 8008030:	e7d5      	b.n	8007fde <checkWeekday_Time+0x6e>
			if ((currentTime >= onTime) && (currentTime < offTime))
 8008032:	4296      	cmp	r6, r2
 8008034:	d305      	bcc.n	8008042 <checkWeekday_Time+0xd2>
 8008036:	8824      	ldrh	r4, [r4, #0]
 8008038:	8802      	ldrh	r2, [r0, #0]
 800803a:	b2a4      	uxth	r4, r4
 800803c:	b292      	uxth	r2, r2
 800803e:	4294      	cmp	r4, r2
 8008040:	d3da      	bcc.n	8007ff8 <checkWeekday_Time+0x88>
				scheduleOnOff = 3;
 8008042:	2203      	movs	r2, #3
 8008044:	700a      	strb	r2, [r1, #0]
				scheduleCharge_active = false;
 8008046:	2200      	movs	r2, #0
 8008048:	e7d9      	b.n	8007ffe <checkWeekday_Time+0x8e>
		scheduleOnOff = 0;
 800804a:	2200      	movs	r2, #0
 800804c:	700a      	strb	r2, [r1, #0]
 800804e:	e7d6      	b.n	8007ffe <checkWeekday_Time+0x8e>
 8008050:	2000164b 	.word	0x2000164b
 8008054:	20001628 	.word	0x20001628
 8008058:	2000155a 	.word	0x2000155a
 800805c:	2000162b 	.word	0x2000162b
 8008060:	20001622 	.word	0x20001622
 8008064:	20001624 	.word	0x20001624
 8008068:	20001626 	.word	0x20001626
 800806c:	2000162c 	.word	0x2000162c
 8008070:	20001647 	.word	0x20001647
 8008074:	20001620 	.word	0x20001620
 8008078:	20001637 	.word	0x20001637
 800807c:	20001634 	.word	0x20001634
 8008080:	2000163d 	.word	0x2000163d
 8008084:	2000163a 	.word	0x2000163a

08008088 <initializeStateMachine>:
//                  State engine
//--------------------------------------------------------------------------------

void initializeStateMachine(StateMachine *sm)
{
	sm->currentState = STATE_POWER_ON;
 8008088:	2300      	movs	r3, #0
	sm->previousState = STATE_POWER_ON;
	sm->stateFunctions[STATE_POWER_ON] = power_on;
 800808a:	4a0a      	ldr	r2, [pc, #40]	@ (80080b4 <initializeStateMachine+0x2c>)
	sm->currentState = STATE_POWER_ON;
 800808c:	8003      	strh	r3, [r0, #0]
	sm->stateFunctions[STATE_POWER_ON] = power_on;
 800808e:	6042      	str	r2, [r0, #4]
	sm->stateFunctions[STATE_A1] = stateA1;
 8008090:	4a09      	ldr	r2, [pc, #36]	@ (80080b8 <initializeStateMachine+0x30>)
	sm->stateFunctions[STATE_B2] = stateB2;
	sm->stateFunctions[STATE_C1] = stateC1;
	sm->stateFunctions[STATE_C2] = stateC2;
	sm->stateFunctions[STATE_F] = stateF;
	sm->stateFunctions[TEMP_STATE_F] = temp_stateF;
	sm->transitionCount = 0;
 8008092:	6603      	str	r3, [r0, #96]	@ 0x60
	sm->stateFunctions[STATE_A1] = stateA1;
 8008094:	6082      	str	r2, [r0, #8]
	sm->stateFunctions[STATE_A2] = stateA2;
 8008096:	4a09      	ldr	r2, [pc, #36]	@ (80080bc <initializeStateMachine+0x34>)
 8008098:	60c2      	str	r2, [r0, #12]
	sm->stateFunctions[STATE_B1] = stateB1;
 800809a:	4a09      	ldr	r2, [pc, #36]	@ (80080c0 <initializeStateMachine+0x38>)
 800809c:	6102      	str	r2, [r0, #16]
	sm->stateFunctions[STATE_B2] = stateB2;
 800809e:	4a09      	ldr	r2, [pc, #36]	@ (80080c4 <initializeStateMachine+0x3c>)
 80080a0:	6142      	str	r2, [r0, #20]
	sm->stateFunctions[STATE_C1] = stateC1;
 80080a2:	4a09      	ldr	r2, [pc, #36]	@ (80080c8 <initializeStateMachine+0x40>)
 80080a4:	6182      	str	r2, [r0, #24]
	sm->stateFunctions[STATE_C2] = stateC2;
 80080a6:	4a09      	ldr	r2, [pc, #36]	@ (80080cc <initializeStateMachine+0x44>)
 80080a8:	61c2      	str	r2, [r0, #28]
	sm->stateFunctions[STATE_F] = stateF;
 80080aa:	4a09      	ldr	r2, [pc, #36]	@ (80080d0 <initializeStateMachine+0x48>)
 80080ac:	6242      	str	r2, [r0, #36]	@ 0x24
	sm->stateFunctions[TEMP_STATE_F] = temp_stateF;
 80080ae:	4a09      	ldr	r2, [pc, #36]	@ (80080d4 <initializeStateMachine+0x4c>)
 80080b0:	6282      	str	r2, [r0, #40]	@ 0x28
}
 80080b2:	4770      	bx	lr
 80080b4:	0800873d 	.word	0x0800873d
 80080b8:	08008985 	.word	0x08008985
 80080bc:	08008125 	.word	0x08008125
 80080c0:	08008215 	.word	0x08008215
 80080c4:	08008811 	.word	0x08008811
 80080c8:	08008429 	.word	0x08008429
 80080cc:	08008585 	.word	0x08008585
 80080d0:	0800833d 	.word	0x0800833d
 80080d4:	08008779 	.word	0x08008779

080080d8 <trackStateTransition>:

void trackStateTransition(StateMachine *sm, StateType previousState,
		StateType currentState)
{
	if (sm->transitionCount < MAX_TRANSITIONS)
 80080d8:	6e03      	ldr	r3, [r0, #96]	@ 0x60
{
 80080da:	b410      	push	{r4}
	if (sm->transitionCount < MAX_TRANSITIONS)
 80080dc:	2b18      	cmp	r3, #24
 80080de:	dc09      	bgt.n	80080f4 <trackStateTransition+0x1c>
	{
		sm->transitions[sm->transitionCount].fromState = previousState;
 80080e0:	eb00 0443 	add.w	r4, r0, r3, lsl #1
		sm->transitions[sm->transitionCount].toState = currentState;
		sm->transitionCount++;
 80080e4:	3301      	adds	r3, #1
		sm->transitions[sm->transitionCount].fromState = previousState;
 80080e6:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
		sm->transitions[sm->transitionCount].toState = currentState;
 80080ea:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
	else
	{
		sm->transitionCount = 0;
		printf("Transition log is full!\n");
	}
}
 80080ee:	bc10      	pop	{r4}
		sm->transitionCount++;
 80080f0:	6603      	str	r3, [r0, #96]	@ 0x60
}
 80080f2:	4770      	bx	lr
		sm->transitionCount = 0;
 80080f4:	2300      	movs	r3, #0
}
 80080f6:	bc10      	pop	{r4}
		sm->transitionCount = 0;
 80080f8:	6603      	str	r3, [r0, #96]	@ 0x60
		printf("Transition log is full!\n");
 80080fa:	4801      	ldr	r0, [pc, #4]	@ (8008100 <trackStateTransition+0x28>)
 80080fc:	f003 bd2a 	b.w	800bb54 <puts>
 8008100:	0800c65c 	.word	0x0800c65c

08008104 <changeState>:

void changeState(StateMachine *sm, StateType newState)
{
	if (newState >= 0 && newState < STATE_COUNT)
 8008104:	2909      	cmp	r1, #9
{
 8008106:	460a      	mov	r2, r1
	if (newState >= 0 && newState < STATE_COUNT)
 8008108:	d806      	bhi.n	8008118 <changeState+0x14>
	{
		if (sm->currentState != newState)
 800810a:	7801      	ldrb	r1, [r0, #0]
 800810c:	4291      	cmp	r1, r2
 800810e:	d006      	beq.n	800811e <changeState+0x1a>
		{ // Only log if state actually change
			sm->previousState = sm->currentState;
 8008110:	7041      	strb	r1, [r0, #1]
			sm->currentState = newState;
 8008112:	7002      	strb	r2, [r0, #0]
			trackStateTransition(sm, sm->previousState,
 8008114:	f7ff bfe0 	b.w	80080d8 <trackStateTransition>
					sm->currentState);
		}
	}
	else
	{
		printf("Invalid state transition\n");
 8008118:	4801      	ldr	r0, [pc, #4]	@ (8008120 <changeState+0x1c>)
 800811a:	f003 bd1b 	b.w	800bb54 <puts>
	}
}
 800811e:	4770      	bx	lr
 8008120:	0800c674 	.word	0x0800c674

08008124 <stateA2>:
		changeState((StateMachine *)&sm, STATE_F);
	}
}

void stateA2(void)
{
 8008124:	b538      	push	{r3, r4, r5, lr}
	/*---------------------------------------------------
	 	One time code
	 ---------------------------------------------------*/
	if (stateEntry_flag == true)
 8008126:	4d20      	ldr	r5, [pc, #128]	@ (80081a8 <stateA2+0x84>)
 8008128:	4c20      	ldr	r4, [pc, #128]	@ (80081ac <stateA2+0x88>)
 800812a:	782b      	ldrb	r3, [r5, #0]
 800812c:	b313      	cbz	r3, 8008174 <stateA2+0x50>
	{
		stateEntry_flag = false;
 800812e:	2200      	movs	r2, #0

		controlSide_data.status.bit.curretState = STATE_A2;	//Current state update
 8008130:	2102      	movs	r1, #2
		stateEntry_flag = false;
 8008132:	702a      	strb	r2, [r5, #0]
		controlSide_data.status.bit.curretState = STATE_A2;	//Current state update
 8008134:	7823      	ldrb	r3, [r4, #0]
 8008136:	f361 0304 	bfi	r3, r1, #0, #5
 800813a:	7023      	strb	r3, [r4, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 800813c:	2301      	movs	r3, #1
 800813e:	72e3      	strb	r3, [r4, #11]
		controlSide_data.controlPilot.cp_duty_enable = 1;
 8008140:	72a3      	strb	r3, [r4, #10]
		diodeCheck_passed = false;
 8008142:	4b1b      	ldr	r3, [pc, #108]	@ (80081b0 <stateA2+0x8c>)
 8008144:	701a      	strb	r2, [r3, #0]

		if (controlSide_data.status.bit.charging_active == 1)
 8008146:	7823      	ldrb	r3, [r4, #0]
 8008148:	069b      	lsls	r3, r3, #26
 800814a:	d50a      	bpl.n	8008162 <stateA2+0x3e>
		{
			controlSide_data.networkSide_request.bit.start_Charge = 0;
 800814c:	7f63      	ldrb	r3, [r4, #29]
 800814e:	f362 0300 	bfi	r3, r2, #0, #1
 8008152:	7763      	strb	r3, [r4, #29]
			controlSide_data.networkSide_request.bit.stop_Charge = 1;
 8008154:	7f63      	ldrb	r3, [r4, #29]
 8008156:	430b      	orrs	r3, r1
 8008158:	7763      	strb	r3, [r4, #29]
			controlSide_data.networkSide_request.bit.schedule_charge = 0;
 800815a:	7f63      	ldrb	r3, [r4, #29]
 800815c:	f362 0382 	bfi	r3, r2, #2, #1
 8008160:	7763      	strb	r3, [r4, #29]
		}

		tick_clear(&timeout);								//Clear timer
 8008162:	4814      	ldr	r0, [pc, #80]	@ (80081b4 <stateA2+0x90>)
 8008164:	f000 fe7e 	bl	8008e64 <tick_clear>

		L_RELAY_OFF();										//Turn off contactor
 8008168:	2200      	movs	r2, #0
 800816a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800816e:	4812      	ldr	r0, [pc, #72]	@ (80081b8 <stateA2+0x94>)
 8008170:	f001 ff96 	bl	800a0a0 <HAL_GPIO_WritePin>

	/*---------------------------------------------------
		State transition
	 ---------------------------------------------------*/
	//if idle command not received within 4s second, forcefully jump to STATE A1
	if ((VARIABLE_INIT_STATEA2_TIMEOUT == true)
 8008174:	4b0f      	ldr	r3, [pc, #60]	@ (80081b4 <stateA2+0x90>)
 8008176:	7a9b      	ldrb	r3, [r3, #10]
 8008178:	b923      	cbnz	r3, 8008184 <stateA2+0x60>
			|| networkSide_data.status == IDLE_STATE)
 800817a:	4b10      	ldr	r3, [pc, #64]	@ (80081bc <stateA2+0x98>)
 800817c:	881b      	ldrh	r3, [r3, #0]
 800817e:	b29b      	uxth	r3, r3
 8008180:	2b02      	cmp	r3, #2
 8008182:	d104      	bne.n	800818e <stateA2+0x6a>
	{
		stateEntry_flag = true;
 8008184:	2101      	movs	r1, #1
		changeState((StateMachine *)&sm, STATE_A1);
 8008186:	480e      	ldr	r0, [pc, #56]	@ (80081c0 <stateA2+0x9c>)
		stateEntry_flag = true;
 8008188:	7029      	strb	r1, [r5, #0]
		changeState((StateMachine *)&sm, STATE_A1);
 800818a:	f7ff ffbb 	bl	8008104 <changeState>
	}

	/*---------------------------------------------------
		Fault handler
	 ---------------------------------------------------*/
	if (controlSide_data.errorStatus.bit.fault_level != 0)
 800818e:	7863      	ldrb	r3, [r4, #1]
 8008190:	f013 0f0c 	tst.w	r3, #12
 8008194:	d007      	beq.n	80081a6 <stateA2+0x82>
	{
		stateEntry_flag = true;
 8008196:	2301      	movs	r3, #1
		changeState((StateMachine *)&sm, STATE_F);
 8008198:	2108      	movs	r1, #8
		stateEntry_flag = true;
 800819a:	702b      	strb	r3, [r5, #0]
		changeState((StateMachine *)&sm, STATE_F);
 800819c:	4808      	ldr	r0, [pc, #32]	@ (80081c0 <stateA2+0x9c>)
	}
}
 800819e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		changeState((StateMachine *)&sm, STATE_F);
 80081a2:	f7ff bfaf 	b.w	8008104 <changeState>
}
 80081a6:	bd38      	pop	{r3, r4, r5, pc}
 80081a8:	20000009 	.word	0x20000009
 80081ac:	200015ac 	.word	0x200015ac
 80081b0:	20001202 	.word	0x20001202
 80081b4:	200017f4 	.word	0x200017f4
 80081b8:	40010c00 	.word	0x40010c00
 80081bc:	2000155a 	.word	0x2000155a
 80081c0:	2000166c 	.word	0x2000166c

080081c4 <runStateMachine>:
	sm->stateFunctions[sm->currentState](sm);
 80081c4:	7803      	ldrb	r3, [r0, #0]
 80081c6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	4718      	bx	r3
	...

080081d0 <stateA_transition>:
	if (controlSide_data.controlPilot.cp_Vmax > STATEA_MIN
 80081d0:	4b0c      	ldr	r3, [pc, #48]	@ (8008204 <stateA_transition+0x34>)
 80081d2:	699a      	ldr	r2, [r3, #24]
 80081d4:	2a6a      	cmp	r2, #106	@ 0x6a
 80081d6:	4a0c      	ldr	r2, [pc, #48]	@ (8008208 <stateA_transition+0x38>)
 80081d8:	dd11      	ble.n	80081fe <stateA_transition+0x2e>
			&& controlSide_data.controlPilot.cp_Vmax < STATEA_MAX)
 80081da:	699b      	ldr	r3, [r3, #24]
 80081dc:	2b81      	cmp	r3, #129	@ 0x81
 80081de:	dc0e      	bgt.n	80081fe <stateA_transition+0x2e>
		stateA_counter++;
 80081e0:	8813      	ldrh	r3, [r2, #0]
 80081e2:	3301      	adds	r3, #1
 80081e4:	b29b      	uxth	r3, r3
		if (stateA_counter >= STATE_A_COUNT)
 80081e6:	2b4f      	cmp	r3, #79	@ 0x4f
 80081e8:	d801      	bhi.n	80081ee <stateA_transition+0x1e>
		stateA_counter = 0;
 80081ea:	8013      	strh	r3, [r2, #0]
}
 80081ec:	4770      	bx	lr
			stateA_counter = 0;
 80081ee:	2300      	movs	r3, #0
			stateEntry_flag = true;
 80081f0:	2101      	movs	r1, #1
			stateA_counter = 0;
 80081f2:	8013      	strh	r3, [r2, #0]
			stateEntry_flag = true;
 80081f4:	4b05      	ldr	r3, [pc, #20]	@ (800820c <stateA_transition+0x3c>)
				changeState((StateMachine *)&sm, STATE_A1);
 80081f6:	4806      	ldr	r0, [pc, #24]	@ (8008210 <stateA_transition+0x40>)
			stateEntry_flag = true;
 80081f8:	7019      	strb	r1, [r3, #0]
				changeState((StateMachine *)&sm, STATE_A1);
 80081fa:	f7ff bf83 	b.w	8008104 <changeState>
		stateA_counter = 0;
 80081fe:	2300      	movs	r3, #0
 8008200:	e7f3      	b.n	80081ea <stateA_transition+0x1a>
 8008202:	bf00      	nop
 8008204:	200015ac 	.word	0x200015ac
 8008208:	2000166a 	.word	0x2000166a
 800820c:	20000009 	.word	0x20000009
 8008210:	2000166c 	.word	0x2000166c

08008214 <stateB1>:

void stateB1(void)
{
 8008214:	b570      	push	{r4, r5, r6, lr}
	/*---------------------------------------------------
	 	One time code
	 ---------------------------------------------------*/
	if (stateEntry_flag == true)
 8008216:	4d3e      	ldr	r5, [pc, #248]	@ (8008310 <stateB1+0xfc>)
 8008218:	4c3e      	ldr	r4, [pc, #248]	@ (8008314 <stateB1+0x100>)
 800821a:	782b      	ldrb	r3, [r5, #0]
 800821c:	b37b      	cbz	r3, 800827e <stateB1+0x6a>
	{
		stateEntry_flag = false;
 800821e:	2300      	movs	r3, #0

		controlSide_data.status.bit.curretState = STATE_B1;	//Current state update
 8008220:	2103      	movs	r1, #3
		stateEntry_flag = false;
 8008222:	702b      	strb	r3, [r5, #0]
		controlSide_data.status.bit.curretState = STATE_B1;	//Current state update
 8008224:	7822      	ldrb	r2, [r4, #0]
 8008226:	f361 0204 	bfi	r2, r1, #0, #5
 800822a:	7022      	strb	r2, [r4, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 800822c:	2201      	movs	r2, #1
 800822e:	72e2      	strb	r2, [r4, #11]
		controlSide_data.controlPilot.cp_duty_enable = 0;
		diodeCheck_passed = false;
 8008230:	4a39      	ldr	r2, [pc, #228]	@ (8008318 <stateB1+0x104>)
		controlSide_data.controlPilot.cp_duty_enable = 0;
 8008232:	72a3      	strb	r3, [r4, #10]
		diodeCheck_passed = false;
 8008234:	7013      	strb	r3, [r2, #0]

		if (controlSide_data.status.bit.charging_active == 1)
 8008236:	7822      	ldrb	r2, [r4, #0]
 8008238:	0692      	lsls	r2, r2, #26
 800823a:	d517      	bpl.n	800826c <stateB1+0x58>
		{
			controlSide_data.status.bit.charging_active = 0;
 800823c:	7822      	ldrb	r2, [r4, #0]
			powerSide_data.powerEnergy.kWh = 0;
 800823e:	4937      	ldr	r1, [pc, #220]	@ (800831c <stateB1+0x108>)
			controlSide_data.status.bit.charging_active = 0;
 8008240:	f363 1245 	bfi	r2, r3, #5, #1
 8008244:	7022      	strb	r2, [r4, #0]
			start_energy = 0;
 8008246:	4a36      	ldr	r2, [pc, #216]	@ (8008320 <stateB1+0x10c>)
			powerSide_data.powerEnergy.kWh = 0;
 8008248:	624b      	str	r3, [r1, #36]	@ 0x24
			start_energy = 0;
 800824a:	6013      	str	r3, [r2, #0]
			controlSide_data.networkSide_request.bit.start_Charge = 0;
 800824c:	7f62      	ldrb	r2, [r4, #29]
 800824e:	f363 0200 	bfi	r2, r3, #0, #1
 8008252:	7762      	strb	r2, [r4, #29]
			controlSide_data.networkSide_request.bit.stop_Charge = 1;
 8008254:	7f62      	ldrb	r2, [r4, #29]
 8008256:	f042 0202 	orr.w	r2, r2, #2
 800825a:	7762      	strb	r2, [r4, #29]
			controlSide_data.networkSide_request.bit.schedule_charge = 0;
 800825c:	7f62      	ldrb	r2, [r4, #29]
 800825e:	f363 0282 	bfi	r2, r3, #2, #1
 8008262:	7762      	strb	r2, [r4, #29]
			powerSide_data.status.bit.powerSide_ready = 0;
 8008264:	780a      	ldrb	r2, [r1, #0]
 8008266:	f363 1245 	bfi	r2, r3, #5, #1
 800826a:	700a      	strb	r2, [r1, #0]
		}

		tick_clear(&timeout);								//Clear timer
 800826c:	482d      	ldr	r0, [pc, #180]	@ (8008324 <stateB1+0x110>)
 800826e:	f000 fdf9 	bl	8008e64 <tick_clear>

		L_RELAY_OFF();										//Turn off contactor
 8008272:	2200      	movs	r2, #0
 8008274:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008278:	482b      	ldr	r0, [pc, #172]	@ (8008328 <stateB1+0x114>)
 800827a:	f001 ff11 	bl	800a0a0 <HAL_GPIO_WritePin>
	}

	/*---------------------------------------------------
		Looping code
	 ---------------------------------------------------*/
	if ((timeout.timeout_2s == true)
 800827e:	4b29      	ldr	r3, [pc, #164]	@ (8008324 <stateB1+0x110>)
 8008280:	4e2a      	ldr	r6, [pc, #168]	@ (800832c <stateB1+0x118>)
 8008282:	7a1b      	ldrb	r3, [r3, #8]
 8008284:	b1f3      	cbz	r3, 80082c4 <stateB1+0xb0>
			&& (controlSide_data.errorStatus.bit.fault_level == 0))
 8008286:	7863      	ldrb	r3, [r4, #1]
 8008288:	f013 0f0c 	tst.w	r3, #12
 800828c:	d11a      	bne.n	80082c4 <stateB1+0xb0>
	{


		if (networkSide_data.status == PRE_START_STATE)
 800828e:	8831      	ldrh	r1, [r6, #0]
 8008290:	b289      	uxth	r1, r1
 8008292:	2904      	cmp	r1, #4
 8008294:	d104      	bne.n	80082a0 <stateB1+0x8c>
		{
			stateEntry_flag = true;
 8008296:	2301      	movs	r3, #1
			changeState((StateMachine *)&sm, STATE_B2);
 8008298:	4825      	ldr	r0, [pc, #148]	@ (8008330 <stateB1+0x11c>)
			stateEntry_flag = true;
 800829a:	702b      	strb	r3, [r5, #0]
			changeState((StateMachine *)&sm, STATE_B2);
 800829c:	f7ff ff32 	bl	8008104 <changeState>
		}
#if RTC_ACTIVE
		if ((networkSide_data.scheduleCharge == 1)
 80082a0:	7ab3      	ldrb	r3, [r6, #10]
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d10e      	bne.n	80082c4 <stateB1+0xb0>
				&& (networkSide_data.chargerLock == 1))
 80082a6:	79f3      	ldrb	r3, [r6, #7]
 80082a8:	2b01      	cmp	r3, #1
 80082aa:	b2da      	uxtb	r2, r3
 80082ac:	d10a      	bne.n	80082c4 <stateB1+0xb0>
		{
			if (scheduleOnOff == 5)
 80082ae:	4b21      	ldr	r3, [pc, #132]	@ (8008334 <stateB1+0x120>)
 80082b0:	781b      	ldrb	r3, [r3, #0]
 80082b2:	2b05      	cmp	r3, #5
 80082b4:	d106      	bne.n	80082c4 <stateB1+0xb0>
			{
				stateEntry_flag = true;
				currentState = STATE_B2;
 80082b6:	2104      	movs	r1, #4
 80082b8:	4b1f      	ldr	r3, [pc, #124]	@ (8008338 <stateB1+0x124>)
				//added by me
				changeState((StateMachine *)&sm, STATE_B2);
 80082ba:	481d      	ldr	r0, [pc, #116]	@ (8008330 <stateB1+0x11c>)
				stateEntry_flag = true;
 80082bc:	702a      	strb	r2, [r5, #0]
				currentState = STATE_B2;
 80082be:	7019      	strb	r1, [r3, #0]
				changeState((StateMachine *)&sm, STATE_B2);
 80082c0:	f7ff ff20 	bl	8008104 <changeState>
			}
		}
#endif
	}

	if (networkSide_data.status == STOP_STATE)
 80082c4:	8833      	ldrh	r3, [r6, #0]
 80082c6:	b29b      	uxth	r3, r3
 80082c8:	2b06      	cmp	r3, #6
 80082ca:	d107      	bne.n	80082dc <stateB1+0xc8>
	{
		controlSide_data.networkSide_request.bit.start_Charge = 0;
 80082cc:	7f63      	ldrb	r3, [r4, #29]
 80082ce:	f023 0301 	bic.w	r3, r3, #1
 80082d2:	7763      	strb	r3, [r4, #29]
		controlSide_data.networkSide_request.bit.stop_Charge = 0;
 80082d4:	7f63      	ldrb	r3, [r4, #29]
 80082d6:	f023 0302 	bic.w	r3, r3, #2
 80082da:	7763      	strb	r3, [r4, #29]
	}

	/*---------------------------------------------------
		State transition
	 ---------------------------------------------------*/
	stateA_transition(0);
 80082dc:	2000      	movs	r0, #0
 80082de:	f7ff ff77 	bl	80081d0 <stateA_transition>

	/*---------------------------------------------------
		Fault handler
	 ---------------------------------------------------*/
	if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_2)
 80082e2:	7863      	ldrb	r3, [r4, #1]
 80082e4:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80082e8:	2b02      	cmp	r3, #2
 80082ea:	d107      	bne.n	80082fc <stateB1+0xe8>
	{
		stateEntry_flag = true;
 80082ec:	2301      	movs	r3, #1
		changeState((StateMachine *)&sm, STATE_F);
 80082ee:	2108      	movs	r1, #8
		stateEntry_flag = true;
 80082f0:	702b      	strb	r3, [r5, #0]
	}
	else if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_1)
	{
		stateEntry_flag = true;
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 80082f2:	480f      	ldr	r0, [pc, #60]	@ (8008330 <stateB1+0x11c>)
	}
}
 80082f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 80082f8:	f7ff bf04 	b.w	8008104 <changeState>
	else if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_1)
 80082fc:	7863      	ldrb	r3, [r4, #1]
 80082fe:	f3c3 0281 	ubfx	r2, r3, #2, #2
 8008302:	2a01      	cmp	r2, #1
 8008304:	d102      	bne.n	800830c <stateB1+0xf8>
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 8008306:	2109      	movs	r1, #9
		stateEntry_flag = true;
 8008308:	702a      	strb	r2, [r5, #0]
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 800830a:	e7f2      	b.n	80082f2 <stateB1+0xde>
}
 800830c:	bd70      	pop	{r4, r5, r6, pc}
 800830e:	bf00      	nop
 8008310:	20000009 	.word	0x20000009
 8008314:	200015ac 	.word	0x200015ac
 8008318:	20001202 	.word	0x20001202
 800831c:	2000157c 	.word	0x2000157c
 8008320:	200015d8 	.word	0x200015d8
 8008324:	200017f4 	.word	0x200017f4
 8008328:	40010c00 	.word	0x40010c00
 800832c:	2000155a 	.word	0x2000155a
 8008330:	2000166c 	.word	0x2000166c
 8008334:	2000162b 	.word	0x2000162b
 8008338:	200016d0 	.word	0x200016d0

0800833c <stateF>:
	}
}

void stateF(void)
{
	if (stateEntry_flag == true)
 800833c:	4b22      	ldr	r3, [pc, #136]	@ (80083c8 <stateF+0x8c>)
{
 800833e:	b510      	push	{r4, lr}
	if (stateEntry_flag == true)
 8008340:	781a      	ldrb	r2, [r3, #0]
 8008342:	b312      	cbz	r2, 800838a <stateF+0x4e>
	{
		stateEntry_flag = false;
 8008344:	2400      	movs	r4, #0
		controlSide_data.status.bit.curretState = STATE_F;
 8008346:	2108      	movs	r1, #8
		stateEntry_flag = false;
 8008348:	701c      	strb	r4, [r3, #0]
		controlSide_data.status.bit.curretState = STATE_F;
 800834a:	4b20      	ldr	r3, [pc, #128]	@ (80083cc <stateF+0x90>)
		controlSide_data.controlPilot.cp_duty_enable = 0;
		controlSide_data.status.bit.charging_active = 0;
		controlSide_data.networkSide_request.bit.stop_Charge = 1;
		controlSide_data.networkSide_request.bit.start_Charge = 0;
		controlSide_data.networkSide_request.bit.schedule_charge = 0;
		tick_clear(&timeout);
 800834c:	4820      	ldr	r0, [pc, #128]	@ (80083d0 <stateF+0x94>)
		controlSide_data.status.bit.curretState = STATE_F;
 800834e:	781a      	ldrb	r2, [r3, #0]
 8008350:	f361 0204 	bfi	r2, r1, #0, #5
 8008354:	701a      	strb	r2, [r3, #0]
		controlSide_data.controlPilot.cp_enable = 0;
 8008356:	72dc      	strb	r4, [r3, #11]
		controlSide_data.controlPilot.cp_duty_enable = 0;
 8008358:	729c      	strb	r4, [r3, #10]
		controlSide_data.status.bit.charging_active = 0;
 800835a:	781a      	ldrb	r2, [r3, #0]
 800835c:	f364 1245 	bfi	r2, r4, #5, #1
 8008360:	701a      	strb	r2, [r3, #0]
		controlSide_data.networkSide_request.bit.stop_Charge = 1;
 8008362:	7f5a      	ldrb	r2, [r3, #29]
 8008364:	f042 0202 	orr.w	r2, r2, #2
 8008368:	775a      	strb	r2, [r3, #29]
		controlSide_data.networkSide_request.bit.start_Charge = 0;
 800836a:	7f5a      	ldrb	r2, [r3, #29]
 800836c:	f364 0200 	bfi	r2, r4, #0, #1
 8008370:	775a      	strb	r2, [r3, #29]
		controlSide_data.networkSide_request.bit.schedule_charge = 0;
 8008372:	7f5a      	ldrb	r2, [r3, #29]
 8008374:	f364 0282 	bfi	r2, r4, #2, #1
 8008378:	775a      	strb	r2, [r3, #29]
		tick_clear(&timeout);
 800837a:	f000 fd73 	bl	8008e64 <tick_clear>

		L_RELAY_OFF();
 800837e:	4622      	mov	r2, r4
 8008380:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008384:	4813      	ldr	r0, [pc, #76]	@ (80083d4 <stateF+0x98>)
 8008386:	f001 fe8b 	bl	800a0a0 <HAL_GPIO_WritePin>
	}

	if (networkSide_data.status == STOP_STATE)
 800838a:	4b13      	ldr	r3, [pc, #76]	@ (80083d8 <stateF+0x9c>)
 800838c:	881b      	ldrh	r3, [r3, #0]
 800838e:	b29b      	uxth	r3, r3
 8008390:	2b06      	cmp	r3, #6
 8008392:	d108      	bne.n	80083a6 <stateF+0x6a>
	{
		controlSide_data.networkSide_request.bit.start_Charge = 0;
 8008394:	4a0d      	ldr	r2, [pc, #52]	@ (80083cc <stateF+0x90>)
 8008396:	7f53      	ldrb	r3, [r2, #29]
 8008398:	f023 0301 	bic.w	r3, r3, #1
 800839c:	7753      	strb	r3, [r2, #29]
		controlSide_data.networkSide_request.bit.stop_Charge = 0;
 800839e:	7f53      	ldrb	r3, [r2, #29]
 80083a0:	f023 0302 	bic.w	r3, r3, #2
 80083a4:	7753      	strb	r3, [r2, #29]
	}

	if ((STATEF_TIMEOUT == true))
 80083a6:	4b0a      	ldr	r3, [pc, #40]	@ (80083d0 <stateF+0x94>)
 80083a8:	7b5b      	ldrb	r3, [r3, #13]
 80083aa:	b163      	cbz	r3, 80083c6 <stateF+0x8a>
	{
		controlSide_data.controlPilot.cp_enable = 1;
 80083ac:	2201      	movs	r2, #1
 80083ae:	4b07      	ldr	r3, [pc, #28]	@ (80083cc <stateF+0x90>)
 80083b0:	72da      	strb	r2, [r3, #11]

		if ((controlSide_data.errorStatus.bit.fault_level == 0))
 80083b2:	785b      	ldrb	r3, [r3, #1]
 80083b4:	f013 0f0c 	tst.w	r3, #12
 80083b8:	f3c3 0081 	ubfx	r0, r3, #2, #2
 80083bc:	d103      	bne.n	80083c6 <stateF+0x8a>
		{
			stateA_transition(0);
		}
	}
}
 80083be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			stateA_transition(0);
 80083c2:	f7ff bf05 	b.w	80081d0 <stateA_transition>
}
 80083c6:	bd10      	pop	{r4, pc}
 80083c8:	20000009 	.word	0x20000009
 80083cc:	200015ac 	.word	0x200015ac
 80083d0:	200017f4 	.word	0x200017f4
 80083d4:	40010c00 	.word	0x40010c00
 80083d8:	2000155a 	.word	0x2000155a

080083dc <stateB_transition>:
	if (controlSide_data.controlPilot.cp_Vmax > STATEB_MIN
 80083dc:	4b0e      	ldr	r3, [pc, #56]	@ (8008418 <stateB_transition+0x3c>)
 80083de:	699a      	ldr	r2, [r3, #24]
 80083e0:	2a4c      	cmp	r2, #76	@ 0x4c
 80083e2:	4a0e      	ldr	r2, [pc, #56]	@ (800841c <stateB_transition+0x40>)
 80083e4:	dd15      	ble.n	8008412 <stateB_transition+0x36>
			&& controlSide_data.controlPilot.cp_Vmax < STATEB_MAX)
 80083e6:	699b      	ldr	r3, [r3, #24]
 80083e8:	2b67      	cmp	r3, #103	@ 0x67
 80083ea:	dc12      	bgt.n	8008412 <stateB_transition+0x36>
		stateB_counter++;
 80083ec:	8813      	ldrh	r3, [r2, #0]
 80083ee:	3301      	adds	r3, #1
 80083f0:	b29b      	uxth	r3, r3
		if (stateB_counter == STATE_B_COUNT)
 80083f2:	2b50      	cmp	r3, #80	@ 0x50
 80083f4:	d001      	beq.n	80083fa <stateB_transition+0x1e>
		stateB_counter = 0;
 80083f6:	8013      	strh	r3, [r2, #0]
}
 80083f8:	4770      	bx	lr
			stateB_counter = 0;
 80083fa:	2300      	movs	r3, #0
 80083fc:	8013      	strh	r3, [r2, #0]
			stateEntry_flag = true;
 80083fe:	2201      	movs	r2, #1
 8008400:	4b07      	ldr	r3, [pc, #28]	@ (8008420 <stateB_transition+0x44>)
 8008402:	701a      	strb	r2, [r3, #0]
			if (b1b2 == 0)
 8008404:	b918      	cbnz	r0, 800840e <stateB_transition+0x32>
				changeState((StateMachine *)&sm, STATE_B1);
 8008406:	2103      	movs	r1, #3
				changeState((StateMachine *)&sm, STATE_B2);
 8008408:	4806      	ldr	r0, [pc, #24]	@ (8008424 <stateB_transition+0x48>)
 800840a:	f7ff be7b 	b.w	8008104 <changeState>
 800840e:	2104      	movs	r1, #4
 8008410:	e7fa      	b.n	8008408 <stateB_transition+0x2c>
		stateB_counter = 0;
 8008412:	2300      	movs	r3, #0
 8008414:	e7ef      	b.n	80083f6 <stateB_transition+0x1a>
 8008416:	bf00      	nop
 8008418:	200015ac 	.word	0x200015ac
 800841c:	20001668 	.word	0x20001668
 8008420:	20000009 	.word	0x20000009
 8008424:	2000166c 	.word	0x2000166c

08008428 <stateC1>:
{
 8008428:	b570      	push	{r4, r5, r6, lr}
	if (stateEntry_flag == true)
 800842a:	4d4c      	ldr	r5, [pc, #304]	@ (800855c <stateC1+0x134>)
 800842c:	4c4c      	ldr	r4, [pc, #304]	@ (8008560 <stateC1+0x138>)
 800842e:	782b      	ldrb	r3, [r5, #0]
 8008430:	b34b      	cbz	r3, 8008486 <stateC1+0x5e>
		stateEntry_flag = false;
 8008432:	2300      	movs	r3, #0
		controlSide_data.status.bit.curretState = STATE_C1;	//Current state update
 8008434:	2105      	movs	r1, #5
		stateEntry_flag = false;
 8008436:	702b      	strb	r3, [r5, #0]
		controlSide_data.status.bit.curretState = STATE_C1;	//Current state update
 8008438:	7822      	ldrb	r2, [r4, #0]
 800843a:	f361 0204 	bfi	r2, r1, #0, #5
 800843e:	7022      	strb	r2, [r4, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 8008440:	2201      	movs	r2, #1
 8008442:	72e2      	strb	r2, [r4, #11]
		diodeCheck_passed = false;
 8008444:	4a47      	ldr	r2, [pc, #284]	@ (8008564 <stateC1+0x13c>)
		controlSide_data.controlPilot.cp_duty_enable = 0;
 8008446:	72a3      	strb	r3, [r4, #10]
		diodeCheck_passed = false;
 8008448:	7013      	strb	r3, [r2, #0]
		if (controlSide_data.status.bit.charging_active == 1)
 800844a:	7822      	ldrb	r2, [r4, #0]
 800844c:	0692      	lsls	r2, r2, #26
 800844e:	d511      	bpl.n	8008474 <stateC1+0x4c>
			controlSide_data.status.bit.charging_active = 0;
 8008450:	7822      	ldrb	r2, [r4, #0]
 8008452:	f363 1245 	bfi	r2, r3, #5, #1
 8008456:	7022      	strb	r2, [r4, #0]
			start_energy = 0;
 8008458:	4a43      	ldr	r2, [pc, #268]	@ (8008568 <stateC1+0x140>)
 800845a:	6013      	str	r3, [r2, #0]
			controlSide_data.networkSide_request.bit.start_Charge = 0;
 800845c:	7f62      	ldrb	r2, [r4, #29]
 800845e:	f363 0200 	bfi	r2, r3, #0, #1
 8008462:	7762      	strb	r2, [r4, #29]
			controlSide_data.networkSide_request.bit.stop_Charge = 1;
 8008464:	7f62      	ldrb	r2, [r4, #29]
 8008466:	f042 0202 	orr.w	r2, r2, #2
 800846a:	7762      	strb	r2, [r4, #29]
			controlSide_data.networkSide_request.bit.schedule_charge = 0;
 800846c:	7f62      	ldrb	r2, [r4, #29]
 800846e:	f363 0282 	bfi	r2, r3, #2, #1
 8008472:	7762      	strb	r2, [r4, #29]
		tick_clear(&timeout);								//Clear timer
 8008474:	483d      	ldr	r0, [pc, #244]	@ (800856c <stateC1+0x144>)
 8008476:	f000 fcf5 	bl	8008e64 <tick_clear>
		L_RELAY_OFF();										//Turn off contactor
 800847a:	2200      	movs	r2, #0
 800847c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008480:	483b      	ldr	r0, [pc, #236]	@ (8008570 <stateC1+0x148>)
 8008482:	f001 fe0d 	bl	800a0a0 <HAL_GPIO_WritePin>
	if (networkSide_data.status == STOP_STATE)
 8008486:	4e3b      	ldr	r6, [pc, #236]	@ (8008574 <stateC1+0x14c>)
 8008488:	8833      	ldrh	r3, [r6, #0]
 800848a:	b29b      	uxth	r3, r3
 800848c:	2b06      	cmp	r3, #6
 800848e:	d107      	bne.n	80084a0 <stateC1+0x78>
		controlSide_data.networkSide_request.bit.start_Charge = 0;
 8008490:	7f63      	ldrb	r3, [r4, #29]
 8008492:	f023 0301 	bic.w	r3, r3, #1
 8008496:	7763      	strb	r3, [r4, #29]
		controlSide_data.networkSide_request.bit.stop_Charge = 0;
 8008498:	7f63      	ldrb	r3, [r4, #29]
 800849a:	f023 0302 	bic.w	r3, r3, #2
 800849e:	7763      	strb	r3, [r4, #29]
	if ((timeout.timeout_6s == true)
 80084a0:	4b32      	ldr	r3, [pc, #200]	@ (800856c <stateC1+0x144>)
 80084a2:	7adb      	ldrb	r3, [r3, #11]
 80084a4:	b1bb      	cbz	r3, 80084d6 <stateC1+0xae>
			&& (controlSide_data.errorStatus.bit.fault_level == 0))
 80084a6:	7863      	ldrb	r3, [r4, #1]
 80084a8:	f013 0f0c 	tst.w	r3, #12
 80084ac:	d113      	bne.n	80084d6 <stateC1+0xae>
		if (networkSide_data.status == PRE_START_STATE)
 80084ae:	8833      	ldrh	r3, [r6, #0]
 80084b0:	b29b      	uxth	r3, r3
 80084b2:	2b04      	cmp	r3, #4
 80084b4:	d105      	bne.n	80084c2 <stateC1+0x9a>
			stateEntry_flag = true;
 80084b6:	2301      	movs	r3, #1
			changeState((StateMachine *)&sm, STATE_C2);
 80084b8:	2106      	movs	r1, #6
 80084ba:	482f      	ldr	r0, [pc, #188]	@ (8008578 <stateC1+0x150>)
			stateEntry_flag = true;
 80084bc:	702b      	strb	r3, [r5, #0]
			changeState((StateMachine *)&sm, STATE_C2);
 80084be:	f7ff fe21 	bl	8008104 <changeState>
		if (networkSide_data.status == START_STATE)
 80084c2:	8833      	ldrh	r3, [r6, #0]
 80084c4:	b29b      	uxth	r3, r3
 80084c6:	2b05      	cmp	r3, #5
 80084c8:	d105      	bne.n	80084d6 <stateC1+0xae>
			stateEntry_flag = true;
 80084ca:	2301      	movs	r3, #1
			changeState((StateMachine *)&sm, STATE_C2);
 80084cc:	2106      	movs	r1, #6
 80084ce:	482a      	ldr	r0, [pc, #168]	@ (8008578 <stateC1+0x150>)
			stateEntry_flag = true;
 80084d0:	702b      	strb	r3, [r5, #0]
			changeState((StateMachine *)&sm, STATE_C2);
 80084d2:	f7ff fe17 	bl	8008104 <changeState>
	if ((networkSide_data.scheduleCharge == 1)
 80084d6:	7ab3      	ldrb	r3, [r6, #10]
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d113      	bne.n	8008504 <stateC1+0xdc>
			&& (networkSide_data.chargerLock == 1)
 80084dc:	79f3      	ldrb	r3, [r6, #7]
 80084de:	2b01      	cmp	r3, #1
 80084e0:	b2da      	uxtb	r2, r3
 80084e2:	d10f      	bne.n	8008504 <stateC1+0xdc>
		if (scheduleOnOff == 5)
 80084e4:	4b25      	ldr	r3, [pc, #148]	@ (800857c <stateC1+0x154>)
 80084e6:	781b      	ldrb	r3, [r3, #0]
 80084e8:	2b05      	cmp	r3, #5
 80084ea:	d11e      	bne.n	800852a <stateC1+0x102>
			currentState = STATE_C2;
 80084ec:	2606      	movs	r6, #6
 80084ee:	4b24      	ldr	r3, [pc, #144]	@ (8008580 <stateC1+0x158>)
			BOARD_LED_ON();
 80084f0:	2110      	movs	r1, #16
 80084f2:	481f      	ldr	r0, [pc, #124]	@ (8008570 <stateC1+0x148>)
			stateEntry_flag = true;
 80084f4:	702a      	strb	r2, [r5, #0]
			currentState = STATE_C2;
 80084f6:	701e      	strb	r6, [r3, #0]
			BOARD_LED_ON();
 80084f8:	f001 fdd2 	bl	800a0a0 <HAL_GPIO_WritePin>
			changeState((StateMachine *)&sm, STATE_C2);
 80084fc:	4631      	mov	r1, r6
 80084fe:	481e      	ldr	r0, [pc, #120]	@ (8008578 <stateC1+0x150>)
 8008500:	f7ff fe00 	bl	8008104 <changeState>
	stateA_transition(0);
 8008504:	2000      	movs	r0, #0
 8008506:	f7ff fe63 	bl	80081d0 <stateA_transition>
	stateB_transition(0);
 800850a:	2000      	movs	r0, #0
 800850c:	f7ff ff66 	bl	80083dc <stateB_transition>
	if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_2)
 8008510:	7863      	ldrb	r3, [r4, #1]
 8008512:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008516:	2b02      	cmp	r3, #2
 8008518:	d117      	bne.n	800854a <stateC1+0x122>
		stateEntry_flag = true;
 800851a:	2301      	movs	r3, #1
		changeState((StateMachine *)&sm, STATE_F);
 800851c:	2108      	movs	r1, #8
		stateEntry_flag = true;
 800851e:	702b      	strb	r3, [r5, #0]
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 8008520:	4815      	ldr	r0, [pc, #84]	@ (8008578 <stateC1+0x150>)
}
 8008522:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 8008526:	f7ff bded 	b.w	8008104 <changeState>
			if (networkSide_data.scheduelCharge_active == 1)
 800852a:	7a33      	ldrb	r3, [r6, #8]
 800852c:	2b01      	cmp	r3, #1
 800852e:	d1e9      	bne.n	8008504 <stateC1+0xdc>
				controlSide_data.networkSide_request.bit.start_Charge = 0;
 8008530:	7f63      	ldrb	r3, [r4, #29]
 8008532:	f023 0301 	bic.w	r3, r3, #1
 8008536:	7763      	strb	r3, [r4, #29]
				controlSide_data.networkSide_request.bit.stop_Charge = 1;
 8008538:	7f63      	ldrb	r3, [r4, #29]
 800853a:	f043 0302 	orr.w	r3, r3, #2
 800853e:	7763      	strb	r3, [r4, #29]
				controlSide_data.networkSide_request.bit.schedule_charge = 0;
 8008540:	7f63      	ldrb	r3, [r4, #29]
 8008542:	f023 0304 	bic.w	r3, r3, #4
 8008546:	7763      	strb	r3, [r4, #29]
 8008548:	e7dc      	b.n	8008504 <stateC1+0xdc>
	else if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_1)
 800854a:	7863      	ldrb	r3, [r4, #1]
 800854c:	f3c3 0281 	ubfx	r2, r3, #2, #2
 8008550:	2a01      	cmp	r2, #1
 8008552:	d102      	bne.n	800855a <stateC1+0x132>
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 8008554:	2109      	movs	r1, #9
		stateEntry_flag = true;
 8008556:	702a      	strb	r2, [r5, #0]
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 8008558:	e7e2      	b.n	8008520 <stateC1+0xf8>
}
 800855a:	bd70      	pop	{r4, r5, r6, pc}
 800855c:	20000009 	.word	0x20000009
 8008560:	200015ac 	.word	0x200015ac
 8008564:	20001202 	.word	0x20001202
 8008568:	200015d8 	.word	0x200015d8
 800856c:	200017f4 	.word	0x200017f4
 8008570:	40010c00 	.word	0x40010c00
 8008574:	2000155a 	.word	0x2000155a
 8008578:	2000166c 	.word	0x2000166c
 800857c:	2000162b 	.word	0x2000162b
 8008580:	200016d0 	.word	0x200016d0

08008584 <stateC2>:
{
 8008584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (stateEntry_flag == true)
 8008586:	4d4b      	ldr	r5, [pc, #300]	@ (80086b4 <stateC2+0x130>)
 8008588:	4c4b      	ldr	r4, [pc, #300]	@ (80086b8 <stateC2+0x134>)
 800858a:	782b      	ldrb	r3, [r5, #0]
 800858c:	4e4b      	ldr	r6, [pc, #300]	@ (80086bc <stateC2+0x138>)
 800858e:	2b00      	cmp	r3, #0
 8008590:	d038      	beq.n	8008604 <stateC2+0x80>
		stateEntry_flag = false;
 8008592:	2100      	movs	r1, #0
		controlSide_data.status.bit.curretState = STATE_C2;
 8008594:	2206      	movs	r2, #6
		stateEntry_flag = false;
 8008596:	7029      	strb	r1, [r5, #0]
		controlSide_data.status.bit.curretState = STATE_C2;
 8008598:	7823      	ldrb	r3, [r4, #0]
 800859a:	f362 0304 	bfi	r3, r2, #0, #5
 800859e:	7023      	strb	r3, [r4, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 80085a0:	2301      	movs	r3, #1
 80085a2:	72e3      	strb	r3, [r4, #11]
		controlSide_data.controlPilot.cp_duty_enable = 1;
 80085a4:	72a3      	strb	r3, [r4, #10]
		controlSide_data.networkSide_request.bit.start_Charge = 1;
 80085a6:	7f62      	ldrb	r2, [r4, #29]
 80085a8:	431a      	orrs	r2, r3
 80085aa:	7762      	strb	r2, [r4, #29]
		controlSide_data.networkSide_request.bit.stop_Charge = 0;
 80085ac:	7f62      	ldrb	r2, [r4, #29]
 80085ae:	f361 0241 	bfi	r2, r1, #1, #1
 80085b2:	7762      	strb	r2, [r4, #29]
		buzzer_en = true;
 80085b4:	4a42      	ldr	r2, [pc, #264]	@ (80086c0 <stateC2+0x13c>)
 80085b6:	7013      	strb	r3, [r2, #0]
		if (controlSide_data.status.bit.charging_active == 0)
 80085b8:	7821      	ldrb	r1, [r4, #0]
 80085ba:	f3c1 1240 	ubfx	r2, r1, #5, #1
 80085be:	0689      	lsls	r1, r1, #26
 80085c0:	d405      	bmi.n	80085ce <stateC2+0x4a>
			powerSide_data.powerEnergy.kWh = 0;
 80085c2:	4940      	ldr	r1, [pc, #256]	@ (80086c4 <stateC2+0x140>)
 80085c4:	624a      	str	r2, [r1, #36]	@ 0x24
			start_energy = 0;
 80085c6:	4940      	ldr	r1, [pc, #256]	@ (80086c8 <stateC2+0x144>)
 80085c8:	600a      	str	r2, [r1, #0]
			measure_energy = true;
 80085ca:	4a40      	ldr	r2, [pc, #256]	@ (80086cc <stateC2+0x148>)
 80085cc:	7013      	strb	r3, [r2, #0]
		controlSide_data.status.bit.charging_active = 1;
 80085ce:	7823      	ldrb	r3, [r4, #0]
 80085d0:	f043 0320 	orr.w	r3, r3, #32
 80085d4:	7023      	strb	r3, [r4, #0]
		if ((networkSide_data.scheduleCharge == 1)
 80085d6:	7ab3      	ldrb	r3, [r6, #10]
 80085d8:	2b01      	cmp	r3, #1
 80085da:	d10d      	bne.n	80085f8 <stateC2+0x74>
				&& (networkSide_data.chargerLock == 1)
 80085dc:	79f3      	ldrb	r3, [r6, #7]
 80085de:	2b01      	cmp	r3, #1
 80085e0:	d10a      	bne.n	80085f8 <stateC2+0x74>
				&& (manual_on == false))
 80085e2:	4b3b      	ldr	r3, [pc, #236]	@ (80086d0 <stateC2+0x14c>)
 80085e4:	781b      	ldrb	r3, [r3, #0]
 80085e6:	b93b      	cbnz	r3, 80085f8 <stateC2+0x74>
			if (scheduleOnOff == 5)
 80085e8:	4b3a      	ldr	r3, [pc, #232]	@ (80086d4 <stateC2+0x150>)
 80085ea:	781b      	ldrb	r3, [r3, #0]
 80085ec:	2b05      	cmp	r3, #5
				controlSide_data.networkSide_request.bit.schedule_charge = 1;
 80085ee:	bf02      	ittt	eq
 80085f0:	7f63      	ldrbeq	r3, [r4, #29]
 80085f2:	f043 0304 	orreq.w	r3, r3, #4
 80085f6:	7763      	strbeq	r3, [r4, #29]
		tick_clear(&timeout);
 80085f8:	4837      	ldr	r0, [pc, #220]	@ (80086d8 <stateC2+0x154>)
 80085fa:	f000 fc33 	bl	8008e64 <tick_clear>
		GFI_bypasss_flag = true;
 80085fe:	2201      	movs	r2, #1
 8008600:	4b36      	ldr	r3, [pc, #216]	@ (80086dc <stateC2+0x158>)
 8008602:	701a      	strb	r2, [r3, #0]
	if (timeout.timeout_1s == true)
 8008604:	4f34      	ldr	r7, [pc, #208]	@ (80086d8 <stateC2+0x154>)
 8008606:	79fb      	ldrb	r3, [r7, #7]
 8008608:	b12b      	cbz	r3, 8008616 <stateC2+0x92>
		L_RELAY_ON();
 800860a:	2201      	movs	r2, #1
 800860c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008610:	4833      	ldr	r0, [pc, #204]	@ (80086e0 <stateC2+0x15c>)
 8008612:	f001 fd45 	bl	800a0a0 <HAL_GPIO_WritePin>
	if ((networkSide_data.scheduleCharge == 1)
 8008616:	7ab3      	ldrb	r3, [r6, #10]
 8008618:	2b01      	cmp	r3, #1
 800861a:	d10e      	bne.n	800863a <stateC2+0xb6>
			&& (networkSide_data.chargerLock == 1))
 800861c:	79f3      	ldrb	r3, [r6, #7]
 800861e:	2b01      	cmp	r3, #1
 8008620:	b2da      	uxtb	r2, r3
 8008622:	d10a      	bne.n	800863a <stateC2+0xb6>
		if (scheduleOnOff != 5)
 8008624:	4b2b      	ldr	r3, [pc, #172]	@ (80086d4 <stateC2+0x150>)
 8008626:	781b      	ldrb	r3, [r3, #0]
 8008628:	2b05      	cmp	r3, #5
 800862a:	d006      	beq.n	800863a <stateC2+0xb6>
			currentState = STATE_C1;
 800862c:	2105      	movs	r1, #5
 800862e:	4b2d      	ldr	r3, [pc, #180]	@ (80086e4 <stateC2+0x160>)
			changeState((StateMachine *)&sm, STATE_C1);
 8008630:	482d      	ldr	r0, [pc, #180]	@ (80086e8 <stateC2+0x164>)
			stateEntry_flag = true;
 8008632:	702a      	strb	r2, [r5, #0]
			currentState = STATE_C1;
 8008634:	7019      	strb	r1, [r3, #0]
			changeState((StateMachine *)&sm, STATE_C1);
 8008636:	f7ff fd65 	bl	8008104 <changeState>
	if ((networkSide_data.status == STOP_STATE)
 800863a:	8833      	ldrh	r3, [r6, #0]
 800863c:	b29b      	uxth	r3, r3
 800863e:	2b06      	cmp	r3, #6
 8008640:	d002      	beq.n	8008648 <stateC2+0xc4>
			|| (networkSide_data.stopCharge == 1)) //Nisal 19JAN2024
 8008642:	7973      	ldrb	r3, [r6, #5]
 8008644:	2b01      	cmp	r3, #1
 8008646:	d10a      	bne.n	800865e <stateC2+0xda>
		stateEntry_flag = true;
 8008648:	2301      	movs	r3, #1
		manual_off = true;
 800864a:	4a28      	ldr	r2, [pc, #160]	@ (80086ec <stateC2+0x168>)
		stateEntry_flag = true;
 800864c:	702b      	strb	r3, [r5, #0]
		manual_off = true;
 800864e:	7013      	strb	r3, [r2, #0]
		manual_on = false;
 8008650:	2200      	movs	r2, #0
 8008652:	4b1f      	ldr	r3, [pc, #124]	@ (80086d0 <stateC2+0x14c>)
		changeState((StateMachine *)&sm, STATE_C1);
 8008654:	2105      	movs	r1, #5
 8008656:	4824      	ldr	r0, [pc, #144]	@ (80086e8 <stateC2+0x164>)
		manual_on = false;
 8008658:	701a      	strb	r2, [r3, #0]
		changeState((StateMachine *)&sm, STATE_C1);
 800865a:	f7ff fd53 	bl	8008104 <changeState>
	if (timeout.timeout_30s == true)
 800865e:	7bfb      	ldrb	r3, [r7, #15]
 8008660:	b163      	cbz	r3, 800867c <stateC2+0xf8>
		tick_clear(&timeout);
 8008662:	481d      	ldr	r0, [pc, #116]	@ (80086d8 <stateC2+0x154>)
 8008664:	f000 fbfe 	bl	8008e64 <tick_clear>
		if (networkSide_data.status != START_STATE)
 8008668:	8833      	ldrh	r3, [r6, #0]
 800866a:	b29b      	uxth	r3, r3
 800866c:	2b05      	cmp	r3, #5
 800866e:	d005      	beq.n	800867c <stateC2+0xf8>
			stateEntry_flag = true;
 8008670:	2301      	movs	r3, #1
			changeState((StateMachine *)&sm, STATE_C1);
 8008672:	2105      	movs	r1, #5
 8008674:	481c      	ldr	r0, [pc, #112]	@ (80086e8 <stateC2+0x164>)
			stateEntry_flag = true;
 8008676:	702b      	strb	r3, [r5, #0]
			changeState((StateMachine *)&sm, STATE_C1);
 8008678:	f7ff fd44 	bl	8008104 <changeState>
	stateA_transition(1);
 800867c:	2001      	movs	r0, #1
 800867e:	f7ff fda7 	bl	80081d0 <stateA_transition>
	stateB_transition(1);
 8008682:	2001      	movs	r0, #1
 8008684:	f7ff feaa 	bl	80083dc <stateB_transition>
	if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_2)
 8008688:	7863      	ldrb	r3, [r4, #1]
 800868a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800868e:	2b02      	cmp	r3, #2
 8008690:	d107      	bne.n	80086a2 <stateC2+0x11e>
		stateEntry_flag = true;
 8008692:	2301      	movs	r3, #1
		changeState((StateMachine *)&sm, STATE_F);
 8008694:	2108      	movs	r1, #8
		stateEntry_flag = true;
 8008696:	702b      	strb	r3, [r5, #0]
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 8008698:	4813      	ldr	r0, [pc, #76]	@ (80086e8 <stateC2+0x164>)
}
 800869a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 800869e:	f7ff bd31 	b.w	8008104 <changeState>
	else if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_1)
 80086a2:	7863      	ldrb	r3, [r4, #1]
 80086a4:	f3c3 0281 	ubfx	r2, r3, #2, #2
 80086a8:	2a01      	cmp	r2, #1
 80086aa:	d102      	bne.n	80086b2 <stateC2+0x12e>
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 80086ac:	2109      	movs	r1, #9
		stateEntry_flag = true;
 80086ae:	702a      	strb	r2, [r5, #0]
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 80086b0:	e7f2      	b.n	8008698 <stateC2+0x114>
}
 80086b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086b4:	20000009 	.word	0x20000009
 80086b8:	200015ac 	.word	0x200015ac
 80086bc:	2000155a 	.word	0x2000155a
 80086c0:	20001520 	.word	0x20001520
 80086c4:	2000157c 	.word	0x2000157c
 80086c8:	200015d8 	.word	0x200015d8
 80086cc:	200015dc 	.word	0x200015dc
 80086d0:	20001664 	.word	0x20001664
 80086d4:	2000162b 	.word	0x2000162b
 80086d8:	200017f4 	.word	0x200017f4
 80086dc:	200015df 	.word	0x200015df
 80086e0:	40010c00 	.word	0x40010c00
 80086e4:	200016d0 	.word	0x200016d0
 80086e8:	2000166c 	.word	0x2000166c
 80086ec:	20001665 	.word	0x20001665

080086f0 <stateC_transition>:
	if (controlSide_data.controlPilot.cp_Vmax > STATEC_MIN
 80086f0:	4b0e      	ldr	r3, [pc, #56]	@ (800872c <stateC_transition+0x3c>)
 80086f2:	699a      	ldr	r2, [r3, #24]
 80086f4:	2a2e      	cmp	r2, #46	@ 0x2e
 80086f6:	4a0e      	ldr	r2, [pc, #56]	@ (8008730 <stateC_transition+0x40>)
 80086f8:	dd15      	ble.n	8008726 <stateC_transition+0x36>
			&& controlSide_data.controlPilot.cp_Vmax < STATEC_MAX)
 80086fa:	699b      	ldr	r3, [r3, #24]
 80086fc:	2b49      	cmp	r3, #73	@ 0x49
 80086fe:	dc12      	bgt.n	8008726 <stateC_transition+0x36>
		stateC_counter++;
 8008700:	8813      	ldrh	r3, [r2, #0]
 8008702:	3301      	adds	r3, #1
 8008704:	b29b      	uxth	r3, r3
		if (stateC_counter == STATE_C_COUNT)
 8008706:	2b50      	cmp	r3, #80	@ 0x50
 8008708:	d001      	beq.n	800870e <stateC_transition+0x1e>
		stateC_counter = 0;
 800870a:	8013      	strh	r3, [r2, #0]
}
 800870c:	4770      	bx	lr
			stateC_counter = 0;
 800870e:	2300      	movs	r3, #0
 8008710:	8013      	strh	r3, [r2, #0]
			stateEntry_flag = true;
 8008712:	2201      	movs	r2, #1
 8008714:	4b07      	ldr	r3, [pc, #28]	@ (8008734 <stateC_transition+0x44>)
 8008716:	701a      	strb	r2, [r3, #0]
			if (c1c2 == 0)
 8008718:	b918      	cbnz	r0, 8008722 <stateC_transition+0x32>
				changeState((StateMachine *)&sm, STATE_C1);
 800871a:	2105      	movs	r1, #5
				changeState((StateMachine *)&sm, STATE_C2);
 800871c:	4806      	ldr	r0, [pc, #24]	@ (8008738 <stateC_transition+0x48>)
 800871e:	f7ff bcf1 	b.w	8008104 <changeState>
 8008722:	2106      	movs	r1, #6
 8008724:	e7fa      	b.n	800871c <stateC_transition+0x2c>
		stateC_counter = 0;
 8008726:	2300      	movs	r3, #0
 8008728:	e7ef      	b.n	800870a <stateC_transition+0x1a>
 800872a:	bf00      	nop
 800872c:	200015ac 	.word	0x200015ac
 8008730:	20001666 	.word	0x20001666
 8008734:	20000009 	.word	0x20000009
 8008738:	2000166c 	.word	0x2000166c

0800873c <power_on>:
{
 800873c:	b508      	push	{r3, lr}
	if (stateEntry_flag == true)
 800873e:	4b0c      	ldr	r3, [pc, #48]	@ (8008770 <power_on+0x34>)
 8008740:	781a      	ldrb	r2, [r3, #0]
 8008742:	b14a      	cbz	r2, 8008758 <power_on+0x1c>
		stateEntry_flag = false;
 8008744:	2200      	movs	r2, #0
		controlSide_data.status.bit.curretState = POWERON_STATE;
 8008746:	2101      	movs	r1, #1
		stateEntry_flag = false;
 8008748:	701a      	strb	r2, [r3, #0]
		controlSide_data.status.bit.curretState = POWERON_STATE;
 800874a:	4a0a      	ldr	r2, [pc, #40]	@ (8008774 <power_on+0x38>)
 800874c:	7813      	ldrb	r3, [r2, #0]
 800874e:	f361 0304 	bfi	r3, r1, #0, #5
 8008752:	7013      	strb	r3, [r2, #0]
		bootup_vehicleCheck();
 8008754:	f7fe f864 	bl	8006820 <bootup_vehicleCheck>
	stateA_transition(0);
 8008758:	2000      	movs	r0, #0
 800875a:	f7ff fd39 	bl	80081d0 <stateA_transition>
	stateB_transition(0);
 800875e:	2000      	movs	r0, #0
 8008760:	f7ff fe3c 	bl	80083dc <stateB_transition>
}
 8008764:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	stateC_transition(0);
 8008768:	2000      	movs	r0, #0
 800876a:	f7ff bfc1 	b.w	80086f0 <stateC_transition>
 800876e:	bf00      	nop
 8008770:	20000009 	.word	0x20000009
 8008774:	200015ac 	.word	0x200015ac

08008778 <temp_stateF>:

void temp_stateF(void)
{
 8008778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (stateEntry_flag == true)
 800877a:	4d20      	ldr	r5, [pc, #128]	@ (80087fc <temp_stateF+0x84>)
 800877c:	4c20      	ldr	r4, [pc, #128]	@ (8008800 <temp_stateF+0x88>)
 800877e:	782b      	ldrb	r3, [r5, #0]
 8008780:	b18b      	cbz	r3, 80087a6 <temp_stateF+0x2e>
    {
        stateEntry_flag = false;
 8008782:	2200      	movs	r2, #0
        controlSide_data.status.bit.curretState = TEMP_STATE_F;
 8008784:	2109      	movs	r1, #9
        stateEntry_flag = false;
 8008786:	702a      	strb	r2, [r5, #0]
        controlSide_data.status.bit.curretState = TEMP_STATE_F;
 8008788:	7823      	ldrb	r3, [r4, #0]
		controlSide_data.controlPilot.cp_enable = 1;
		controlSide_data.controlPilot.cp_duty_enable = 0;

		L_RELAY_OFF();
 800878a:	481e      	ldr	r0, [pc, #120]	@ (8008804 <temp_stateF+0x8c>)
        controlSide_data.status.bit.curretState = TEMP_STATE_F;
 800878c:	f361 0304 	bfi	r3, r1, #0, #5
 8008790:	7023      	strb	r3, [r4, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 8008792:	2301      	movs	r3, #1
		L_RELAY_OFF();
 8008794:	f44f 7180 	mov.w	r1, #256	@ 0x100
		controlSide_data.controlPilot.cp_enable = 1;
 8008798:	72e3      	strb	r3, [r4, #11]
		controlSide_data.controlPilot.cp_duty_enable = 0;
 800879a:	72a2      	strb	r2, [r4, #10]
		L_RELAY_OFF();
 800879c:	f001 fc80 	bl	800a0a0 <HAL_GPIO_WritePin>

		tick_clear(&timeout);
 80087a0:	4819      	ldr	r0, [pc, #100]	@ (8008808 <temp_stateF+0x90>)
 80087a2:	f000 fb5f 	bl	8008e64 <tick_clear>
    }

    if (timeout.timeout_4s == true)
 80087a6:	4b18      	ldr	r3, [pc, #96]	@ (8008808 <temp_stateF+0x90>)
 80087a8:	7a9b      	ldrb	r3, [r3, #10]
 80087aa:	b19b      	cbz	r3, 80087d4 <temp_stateF+0x5c>
	{
		if (controlSide_data.errorStatus.bit.fault_level == 0)
 80087ac:	7863      	ldrb	r3, [r4, #1]
 80087ae:	f013 0f0c 	tst.w	r3, #12
 80087b2:	f3c3 0681 	ubfx	r6, r3, #2, #2
 80087b6:	d10d      	bne.n	80087d4 <temp_stateF+0x5c>
		{
			stateA_transition(0);
 80087b8:	4630      	mov	r0, r6
 80087ba:	f7ff fd09 	bl	80081d0 <stateA_transition>
			if (controlSide_data.status.bit.charging_active == 1)
 80087be:	7823      	ldrb	r3, [r4, #0]
 80087c0:	f3c3 1740 	ubfx	r7, r3, #5, #1
 80087c4:	069b      	lsls	r3, r3, #26
 80087c6:	d512      	bpl.n	80087ee <temp_stateF+0x76>
			{
				stateB_transition(1);
 80087c8:	4638      	mov	r0, r7
 80087ca:	f7ff fe07 	bl	80083dc <stateB_transition>
				stateC_transition(1);
 80087ce:	4638      	mov	r0, r7
			}
			else
			{
				stateB_transition(0);
				stateC_transition(0);
 80087d0:	f7ff ff8e 	bl	80086f0 <stateC_transition>
			}
		}
	}

	if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_2)
 80087d4:	7863      	ldrb	r3, [r4, #1]
 80087d6:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80087da:	2b02      	cmp	r3, #2
 80087dc:	d10c      	bne.n	80087f8 <temp_stateF+0x80>
	{
		stateEntry_flag = true;
 80087de:	2301      	movs	r3, #1
		changeState((StateMachine *)&sm, STATE_F);
 80087e0:	2108      	movs	r1, #8
		stateEntry_flag = true;
 80087e2:	702b      	strb	r3, [r5, #0]
		changeState((StateMachine *)&sm, STATE_F);
 80087e4:	4809      	ldr	r0, [pc, #36]	@ (800880c <temp_stateF+0x94>)
	}
}
 80087e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		changeState((StateMachine *)&sm, STATE_F);
 80087ea:	f7ff bc8b 	b.w	8008104 <changeState>
				stateB_transition(0);
 80087ee:	4630      	mov	r0, r6
 80087f0:	f7ff fdf4 	bl	80083dc <stateB_transition>
				stateC_transition(0);
 80087f4:	4630      	mov	r0, r6
 80087f6:	e7eb      	b.n	80087d0 <temp_stateF+0x58>
}
 80087f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087fa:	bf00      	nop
 80087fc:	20000009 	.word	0x20000009
 8008800:	200015ac 	.word	0x200015ac
 8008804:	40010c00 	.word	0x40010c00
 8008808:	200017f4 	.word	0x200017f4
 800880c:	2000166c 	.word	0x2000166c

08008810 <stateB2>:
{
 8008810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (stateEntry_flag == true)
 8008812:	4d32      	ldr	r5, [pc, #200]	@ (80088dc <stateB2+0xcc>)
 8008814:	4c32      	ldr	r4, [pc, #200]	@ (80088e0 <stateB2+0xd0>)
 8008816:	782b      	ldrb	r3, [r5, #0]
 8008818:	4f32      	ldr	r7, [pc, #200]	@ (80088e4 <stateB2+0xd4>)
 800881a:	b1c3      	cbz	r3, 800884e <stateB2+0x3e>
		stateEntry_flag = false;
 800881c:	2200      	movs	r2, #0
		controlSide_data.status.bit.curretState = STATE_B2;	//Current state update
 800881e:	2104      	movs	r1, #4
		stateEntry_flag = false;
 8008820:	702a      	strb	r2, [r5, #0]
		controlSide_data.status.bit.curretState = STATE_B2;	//Current state update
 8008822:	7823      	ldrb	r3, [r4, #0]
		tick_clear(&timeout);								//Clear timer
 8008824:	4830      	ldr	r0, [pc, #192]	@ (80088e8 <stateB2+0xd8>)
		controlSide_data.status.bit.curretState = STATE_B2;	//Current state update
 8008826:	f361 0304 	bfi	r3, r1, #0, #5
 800882a:	7023      	strb	r3, [r4, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 800882c:	2301      	movs	r3, #1
 800882e:	72e3      	strb	r3, [r4, #11]
		controlSide_data.controlPilot.cp_duty_enable = 1;
 8008830:	72a3      	strb	r3, [r4, #10]
		diodeCheck_passed = false;
 8008832:	703a      	strb	r2, [r7, #0]
		if (controlSide_data.status.bit.charging_active == 0)
 8008834:	7822      	ldrb	r2, [r4, #0]
 8008836:	0692      	lsls	r2, r2, #26
			diodeCheck_flag = true;
 8008838:	bf5c      	itt	pl
 800883a:	4a2c      	ldrpl	r2, [pc, #176]	@ (80088ec <stateB2+0xdc>)
 800883c:	7013      	strbpl	r3, [r2, #0]
		tick_clear(&timeout);								//Clear timer
 800883e:	f000 fb11 	bl	8008e64 <tick_clear>
		L_RELAY_OFF();										//Turn off contactor
 8008842:	2200      	movs	r2, #0
 8008844:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008848:	4829      	ldr	r0, [pc, #164]	@ (80088f0 <stateB2+0xe0>)
 800884a:	f001 fc29 	bl	800a0a0 <HAL_GPIO_WritePin>
	if (networkSide_data.status == STOP_STATE)
 800884e:	4e29      	ldr	r6, [pc, #164]	@ (80088f4 <stateB2+0xe4>)
 8008850:	8833      	ldrh	r3, [r6, #0]
 8008852:	b29b      	uxth	r3, r3
 8008854:	2b06      	cmp	r3, #6
 8008856:	d10d      	bne.n	8008874 <stateB2+0x64>
		controlSide_data.networkSide_request.bit.start_Charge = 0; //30/09/2020
 8008858:	7f63      	ldrb	r3, [r4, #29]
		changeState((StateMachine *)&sm, STATE_B1);
 800885a:	2103      	movs	r1, #3
		controlSide_data.networkSide_request.bit.start_Charge = 0; //30/09/2020
 800885c:	f023 0301 	bic.w	r3, r3, #1
 8008860:	7763      	strb	r3, [r4, #29]
		controlSide_data.networkSide_request.bit.stop_Charge = 0;
 8008862:	7f63      	ldrb	r3, [r4, #29]
		changeState((StateMachine *)&sm, STATE_B1);
 8008864:	4824      	ldr	r0, [pc, #144]	@ (80088f8 <stateB2+0xe8>)
		controlSide_data.networkSide_request.bit.stop_Charge = 0;
 8008866:	f023 0302 	bic.w	r3, r3, #2
 800886a:	7763      	strb	r3, [r4, #29]
		stateEntry_flag = true;
 800886c:	2301      	movs	r3, #1
 800886e:	702b      	strb	r3, [r5, #0]
		changeState((StateMachine *)&sm, STATE_B1);
 8008870:	f7ff fc48 	bl	8008104 <changeState>
	if ((networkSide_data.scheduleCharge == 1)
 8008874:	7ab3      	ldrb	r3, [r6, #10]
 8008876:	2b01      	cmp	r3, #1
 8008878:	d120      	bne.n	80088bc <stateB2+0xac>
			&& (networkSide_data.chargerLock == 1))
 800887a:	79f3      	ldrb	r3, [r6, #7]
 800887c:	2b01      	cmp	r3, #1
 800887e:	b2da      	uxtb	r2, r3
 8008880:	d11c      	bne.n	80088bc <stateB2+0xac>
		if (scheduleOnOff != 5)
 8008882:	4b1e      	ldr	r3, [pc, #120]	@ (80088fc <stateB2+0xec>)
 8008884:	781b      	ldrb	r3, [r3, #0]
 8008886:	2b05      	cmp	r3, #5
 8008888:	d003      	beq.n	8008892 <stateB2+0x82>
			stateEntry_flag = true;
 800888a:	702a      	strb	r2, [r5, #0]
			currentState = STATE_B1;
 800888c:	2203      	movs	r2, #3
 800888e:	4b1c      	ldr	r3, [pc, #112]	@ (8008900 <stateB2+0xf0>)
 8008890:	701a      	strb	r2, [r3, #0]
	stateA_transition(1);
 8008892:	2001      	movs	r0, #1
 8008894:	f7ff fc9c 	bl	80081d0 <stateA_transition>
	if (diodeCheck_passed == true)
 8008898:	783b      	ldrb	r3, [r7, #0]
 800889a:	b113      	cbz	r3, 80088a2 <stateB2+0x92>
		stateC_transition(1);
 800889c:	2001      	movs	r0, #1
 800889e:	f7ff ff27 	bl	80086f0 <stateC_transition>
	if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_2)
 80088a2:	7863      	ldrb	r3, [r4, #1]
 80088a4:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80088a8:	2b02      	cmp	r3, #2
 80088aa:	d10e      	bne.n	80088ca <stateB2+0xba>
		stateEntry_flag = true;
 80088ac:	2301      	movs	r3, #1
		changeState((StateMachine *)&sm, STATE_F);
 80088ae:	2108      	movs	r1, #8
		stateEntry_flag = true;
 80088b0:	702b      	strb	r3, [r5, #0]
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 80088b2:	4811      	ldr	r0, [pc, #68]	@ (80088f8 <stateB2+0xe8>)
}
 80088b4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 80088b8:	f7ff bc24 	b.w	8008104 <changeState>
		if (networkSide_data.status == IDLE_STATE) {
 80088bc:	8833      	ldrh	r3, [r6, #0]
 80088be:	b29b      	uxth	r3, r3
 80088c0:	2b02      	cmp	r3, #2
 80088c2:	d1e6      	bne.n	8008892 <stateB2+0x82>
			stateEntry_flag = true;
 80088c4:	2301      	movs	r3, #1
 80088c6:	702b      	strb	r3, [r5, #0]
 80088c8:	e7e0      	b.n	800888c <stateB2+0x7c>
	else if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_1)
 80088ca:	7863      	ldrb	r3, [r4, #1]
 80088cc:	f3c3 0281 	ubfx	r2, r3, #2, #2
 80088d0:	2a01      	cmp	r2, #1
 80088d2:	d102      	bne.n	80088da <stateB2+0xca>
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 80088d4:	2109      	movs	r1, #9
		stateEntry_flag = true;
 80088d6:	702a      	strb	r2, [r5, #0]
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 80088d8:	e7eb      	b.n	80088b2 <stateB2+0xa2>
}
 80088da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088dc:	20000009 	.word	0x20000009
 80088e0:	200015ac 	.word	0x200015ac
 80088e4:	20001202 	.word	0x20001202
 80088e8:	200017f4 	.word	0x200017f4
 80088ec:	20001203 	.word	0x20001203
 80088f0:	40010c00 	.word	0x40010c00
 80088f4:	2000155a 	.word	0x2000155a
 80088f8:	2000166c 	.word	0x2000166c
 80088fc:	2000162b 	.word	0x2000162b
 8008900:	200016d0 	.word	0x200016d0

08008904 <charger_variable_init>:

void charger_variable_init(void)
{
	controlSide_data.status.bit.charging_active = 0;
 8008904:	4a17      	ldr	r2, [pc, #92]	@ (8008964 <charger_variable_init+0x60>)
	controlSide_data.networkSide_request.bit.start_Charge = 0;
	controlSide_data.networkSide_request.bit.stop_Charge = 0;
	controlSide_data.networkSide_request.bit.vehicle_Check = 0;
	controlSide_data.networkSide_request.bit.charge_pause = 0;

	powerSide_data.status.bit.powerSide_ready = 0;
 8008906:	4818      	ldr	r0, [pc, #96]	@ (8008968 <charger_variable_init+0x64>)
	controlSide_data.status.bit.charging_active = 0;
 8008908:	7813      	ldrb	r3, [r2, #0]
 800890a:	f023 0320 	bic.w	r3, r3, #32
 800890e:	7013      	strb	r3, [r2, #0]
	controlSide_data.controlPilot.cp_enable = 1;
 8008910:	2301      	movs	r3, #1
 8008912:	72d3      	strb	r3, [r2, #11]
	controlSide_data.controlPilot.cp_duty_enable = 0;
 8008914:	2300      	movs	r3, #0
 8008916:	7293      	strb	r3, [r2, #10]
	controlSide_data.errorStatus.all = 0;
 8008918:	7053      	strb	r3, [r2, #1]
	controlSide_data.powerSide_request.all = 0;
 800891a:	7713      	strb	r3, [r2, #28]
	controlSide_data.networkSide_request.bit.start_Charge = 0;
 800891c:	7f51      	ldrb	r1, [r2, #29]
 800891e:	f363 0100 	bfi	r1, r3, #0, #1
 8008922:	7751      	strb	r1, [r2, #29]
	controlSide_data.networkSide_request.bit.stop_Charge = 0;
 8008924:	7f51      	ldrb	r1, [r2, #29]
 8008926:	f363 0141 	bfi	r1, r3, #1, #1
 800892a:	7751      	strb	r1, [r2, #29]
	controlSide_data.networkSide_request.bit.vehicle_Check = 0;
 800892c:	7f51      	ldrb	r1, [r2, #29]
 800892e:	f363 01c3 	bfi	r1, r3, #3, #1
 8008932:	7751      	strb	r1, [r2, #29]
	controlSide_data.networkSide_request.bit.charge_pause = 0;
 8008934:	7f51      	ldrb	r1, [r2, #29]
 8008936:	f363 1104 	bfi	r1, r3, #4, #1
 800893a:	7751      	strb	r1, [r2, #29]
	powerSide_data.status.bit.powerSide_ready = 0;
 800893c:	7801      	ldrb	r1, [r0, #0]
 800893e:	f363 1145 	bfi	r1, r3, #5, #1
 8008942:	7001      	strb	r1, [r0, #0]


    powerSide_data.powerEnergy.kWh = 0;
 8008944:	6243      	str	r3, [r0, #36]	@ 0x24

	controlSide_data.warnings.all = 0;
 8008946:	7793      	strb	r3, [r2, #30]

	networkSide_data.errors = 0;
 8008948:	4a08      	ldr	r2, [pc, #32]	@ (800896c <charger_variable_init+0x68>)
 800894a:	8053      	strh	r3, [r2, #2]
	networkSide_data.status = 0;
 800894c:	8013      	strh	r3, [r2, #0]

	diodeCheck_passed = false;
 800894e:	4a08      	ldr	r2, [pc, #32]	@ (8008970 <charger_variable_init+0x6c>)
 8008950:	7013      	strb	r3, [r2, #0]
	manual_on = false;
 8008952:	4a08      	ldr	r2, [pc, #32]	@ (8008974 <charger_variable_init+0x70>)
 8008954:	7013      	strb	r3, [r2, #0]
	manual_off = false;
 8008956:	4a08      	ldr	r2, [pc, #32]	@ (8008978 <charger_variable_init+0x74>)
 8008958:	7013      	strb	r3, [r2, #0]

	measure_energy = false;
 800895a:	4a08      	ldr	r2, [pc, #32]	@ (800897c <charger_variable_init+0x78>)
 800895c:	7013      	strb	r3, [r2, #0]
	start_energy = 0;
 800895e:	4a08      	ldr	r2, [pc, #32]	@ (8008980 <charger_variable_init+0x7c>)
 8008960:	6013      	str	r3, [r2, #0]
}
 8008962:	4770      	bx	lr
 8008964:	200015ac 	.word	0x200015ac
 8008968:	2000157c 	.word	0x2000157c
 800896c:	2000155a 	.word	0x2000155a
 8008970:	20001202 	.word	0x20001202
 8008974:	20001664 	.word	0x20001664
 8008978:	20001665 	.word	0x20001665
 800897c:	200015dc 	.word	0x200015dc
 8008980:	200015d8 	.word	0x200015d8

08008984 <stateA1>:
{
 8008984:	b570      	push	{r4, r5, r6, lr}
	if (stateEntry_flag == true)
 8008986:	4e1f      	ldr	r6, [pc, #124]	@ (8008a04 <stateA1+0x80>)
 8008988:	4c1f      	ldr	r4, [pc, #124]	@ (8008a08 <stateA1+0x84>)
 800898a:	7833      	ldrb	r3, [r6, #0]
 800898c:	b303      	cbz	r3, 80089d0 <stateA1+0x4c>
		controlSide_data.status.bit.curretState = STATE_A1;	//Current state update
 800898e:	2201      	movs	r2, #1
		diodeCheck_flag = false;							//Diode check
 8008990:	2500      	movs	r5, #0
		controlSide_data.status.bit.curretState = STATE_A1;	//Current state update
 8008992:	7823      	ldrb	r3, [r4, #0]
		tick_clear(&timeout);								//Clear timer
 8008994:	481d      	ldr	r0, [pc, #116]	@ (8008a0c <stateA1+0x88>)
		controlSide_data.status.bit.curretState = STATE_A1;	//Current state update
 8008996:	f362 0304 	bfi	r3, r2, #0, #5
 800899a:	7023      	strb	r3, [r4, #0]
		diodeCheck_flag = false;							//Diode check
 800899c:	4b1c      	ldr	r3, [pc, #112]	@ (8008a10 <stateA1+0x8c>)
 800899e:	701d      	strb	r5, [r3, #0]
		run_GFITest = true;									//GFI test flag
 80089a0:	4b1c      	ldr	r3, [pc, #112]	@ (8008a14 <stateA1+0x90>)
 80089a2:	701a      	strb	r2, [r3, #0]
		diodeCheck_passed = false;
 80089a4:	4b1c      	ldr	r3, [pc, #112]	@ (8008a18 <stateA1+0x94>)
 80089a6:	701d      	strb	r5, [r3, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 80089a8:	72e2      	strb	r2, [r4, #11]
		controlSide_data.controlPilot.cp_duty_enable = 0;
 80089aa:	72a5      	strb	r5, [r4, #10]
		tick_clear(&timeout);								//Clear timer
 80089ac:	f000 fa5a 	bl	8008e64 <tick_clear>
		L_RELAY_OFF();									//Turn off contactor
 80089b0:	462a      	mov	r2, r5
 80089b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80089b6:	4819      	ldr	r0, [pc, #100]	@ (8008a1c <stateA1+0x98>)
 80089b8:	f001 fb72 	bl	800a0a0 <HAL_GPIO_WritePin>
		if(networkSide_data.status==IDLE_STATE)
 80089bc:	4b18      	ldr	r3, [pc, #96]	@ (8008a20 <stateA1+0x9c>)
 80089be:	881b      	ldrh	r3, [r3, #0]
 80089c0:	b29b      	uxth	r3, r3
 80089c2:	2b02      	cmp	r3, #2
 80089c4:	d102      	bne.n	80089cc <stateA1+0x48>
			stateEntry_flag = false;
 80089c6:	7035      	strb	r5, [r6, #0]
			charger_variable_init();
 80089c8:	f7ff ff9c 	bl	8008904 <charger_variable_init>
		errorBuffer_clear();
 80089cc:	f7ff f836 	bl	8007a3c <errorBuffer_clear>
	if (timeout.timeout_1m == true)
 80089d0:	4b0e      	ldr	r3, [pc, #56]	@ (8008a0c <stateA1+0x88>)
 80089d2:	7c1b      	ldrb	r3, [r3, #16]
 80089d4:	b113      	cbz	r3, 80089dc <stateA1+0x58>
		sm.transitionCount = 0;
 80089d6:	2200      	movs	r2, #0
 80089d8:	4b12      	ldr	r3, [pc, #72]	@ (8008a24 <stateA1+0xa0>)
 80089da:	661a      	str	r2, [r3, #96]	@ 0x60
	stateB_transition(0);
 80089dc:	2000      	movs	r0, #0
 80089de:	f7ff fcfd 	bl	80083dc <stateB_transition>
	stateC_transition(0);
 80089e2:	2000      	movs	r0, #0
 80089e4:	f7ff fe84 	bl	80086f0 <stateC_transition>
	if (controlSide_data.errorStatus.bit.fault_level != 0)
 80089e8:	7863      	ldrb	r3, [r4, #1]
 80089ea:	f013 0f0c 	tst.w	r3, #12
 80089ee:	d007      	beq.n	8008a00 <stateA1+0x7c>
		stateEntry_flag = true;
 80089f0:	2301      	movs	r3, #1
		changeState((StateMachine *)&sm, STATE_F);
 80089f2:	2108      	movs	r1, #8
		stateEntry_flag = true;
 80089f4:	7033      	strb	r3, [r6, #0]
		changeState((StateMachine *)&sm, STATE_F);
 80089f6:	480b      	ldr	r0, [pc, #44]	@ (8008a24 <stateA1+0xa0>)
}
 80089f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		changeState((StateMachine *)&sm, STATE_F);
 80089fc:	f7ff bb82 	b.w	8008104 <changeState>
}
 8008a00:	bd70      	pop	{r4, r5, r6, pc}
 8008a02:	bf00      	nop
 8008a04:	20000009 	.word	0x20000009
 8008a08:	200015ac 	.word	0x200015ac
 8008a0c:	200017f4 	.word	0x200017f4
 8008a10:	20001203 	.word	0x20001203
 8008a14:	20001608 	.word	0x20001608
 8008a18:	20001202 	.word	0x20001202
 8008a1c:	40010c00 	.word	0x40010c00
 8008a20:	2000155a 	.word	0x2000155a
 8008a24:	2000166c 	.word	0x2000166c

08008a28 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8008a28:	4b0e      	ldr	r3, [pc, #56]	@ (8008a64 <HAL_MspInit+0x3c>)
{
 8008a2a:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8008a2c:	699a      	ldr	r2, [r3, #24]
 8008a2e:	f042 0201 	orr.w	r2, r2, #1
 8008a32:	619a      	str	r2, [r3, #24]
 8008a34:	699a      	ldr	r2, [r3, #24]
 8008a36:	f002 0201 	and.w	r2, r2, #1
 8008a3a:	9200      	str	r2, [sp, #0]
 8008a3c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008a3e:	69da      	ldr	r2, [r3, #28]
 8008a40:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8008a44:	61da      	str	r2, [r3, #28]
 8008a46:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8008a48:	4a07      	ldr	r2, [pc, #28]	@ (8008a68 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8008a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a4e:	9301      	str	r3, [sp, #4]
 8008a50:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8008a52:	6853      	ldr	r3, [r2, #4]
 8008a54:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8008a58:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008a5c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008a5e:	b002      	add	sp, #8
 8008a60:	4770      	bx	lr
 8008a62:	bf00      	nop
 8008a64:	40021000 	.word	0x40021000
 8008a68:	40010000 	.word	0x40010000

08008a6c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008a6c:	e7fe      	b.n	8008a6c <NMI_Handler>

08008a6e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008a6e:	e7fe      	b.n	8008a6e <HardFault_Handler>

08008a70 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008a70:	e7fe      	b.n	8008a70 <MemManage_Handler>

08008a72 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008a72:	e7fe      	b.n	8008a72 <BusFault_Handler>

08008a74 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008a74:	e7fe      	b.n	8008a74 <UsageFault_Handler>

08008a76 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008a76:	4770      	bx	lr

08008a78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8008a78:	4770      	bx	lr

08008a7a <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8008a7a:	4770      	bx	lr

08008a7c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008a7c:	f000 bbfe 	b.w	800927c <HAL_IncTick>

08008a80 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8008a80:	4801      	ldr	r0, [pc, #4]	@ (8008a88 <DMA1_Channel1_IRQHandler+0x8>)
 8008a82:	f001 b873 	b.w	8009b6c <HAL_DMA_IRQHandler>
 8008a86:	bf00      	nop
 8008a88:	200010fc 	.word	0x200010fc

08008a8c <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8008a8c:	4801      	ldr	r0, [pc, #4]	@ (8008a94 <ADC1_2_IRQHandler+0x8>)
 8008a8e:	f000 bc47 	b.w	8009320 <HAL_ADC_IRQHandler>
 8008a92:	bf00      	nop
 8008a94:	20001140 	.word	0x20001140

08008a98 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8008a98:	4801      	ldr	r0, [pc, #4]	@ (8008aa0 <TIM3_IRQHandler+0x8>)
 8008a9a:	f002 b9bf 	b.w	800ae1c <HAL_TIM_IRQHandler>
 8008a9e:	bf00      	nop
 8008aa0:	200016d8 	.word	0x200016d8

08008aa4 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8008aa4:	4801      	ldr	r0, [pc, #4]	@ (8008aac <USART1_IRQHandler+0x8>)
 8008aa6:	f002 bdc9 	b.w	800b63c <HAL_UART_IRQHandler>
 8008aaa:	bf00      	nop
 8008aac:	20001850 	.word	0x20001850

08008ab0 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8008ab0:	4801      	ldr	r0, [pc, #4]	@ (8008ab8 <USART3_IRQHandler+0x8>)
 8008ab2:	f002 bdc3 	b.w	800b63c <HAL_UART_IRQHandler>
 8008ab6:	bf00      	nop
 8008ab8:	20001808 	.word	0x20001808

08008abc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008abc:	b570      	push	{r4, r5, r6, lr}
 8008abe:	460d      	mov	r5, r1
 8008ac0:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008ac2:	460e      	mov	r6, r1
 8008ac4:	1b73      	subs	r3, r6, r5
 8008ac6:	429c      	cmp	r4, r3
 8008ac8:	dc01      	bgt.n	8008ace <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8008aca:	4620      	mov	r0, r4
 8008acc:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8008ace:	f3af 8000 	nop.w
 8008ad2:	f806 0b01 	strb.w	r0, [r6], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008ad6:	e7f5      	b.n	8008ac4 <_read+0x8>

08008ad8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008ad8:	b570      	push	{r4, r5, r6, lr}
 8008ada:	460d      	mov	r5, r1
 8008adc:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008ade:	460e      	mov	r6, r1
 8008ae0:	1b73      	subs	r3, r6, r5
 8008ae2:	429c      	cmp	r4, r3
 8008ae4:	dc01      	bgt.n	8008aea <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 8008ae6:	4620      	mov	r0, r4
 8008ae8:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8008aea:	f816 0b01 	ldrb.w	r0, [r6], #1
 8008aee:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008af2:	e7f5      	b.n	8008ae0 <_write+0x8>

08008af4 <_close>:

int _close(int file)
{
	return -1;
}
 8008af4:	f04f 30ff 	mov.w	r0, #4294967295
 8008af8:	4770      	bx	lr

08008afa <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8008afa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
	return 0;
}
 8008afe:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8008b00:	604b      	str	r3, [r1, #4]
}
 8008b02:	4770      	bx	lr

08008b04 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8008b04:	2001      	movs	r0, #1
 8008b06:	4770      	bx	lr

08008b08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8008b08:	2000      	movs	r0, #0
 8008b0a:	4770      	bx	lr

08008b0c <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008b0c:	4a0b      	ldr	r2, [pc, #44]	@ (8008b3c <_sbrk+0x30>)
{
 8008b0e:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8008b10:	6811      	ldr	r1, [r2, #0]
{
 8008b12:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8008b14:	b909      	cbnz	r1, 8008b1a <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8008b16:	490a      	ldr	r1, [pc, #40]	@ (8008b40 <_sbrk+0x34>)
 8008b18:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008b1a:	6810      	ldr	r0, [r2, #0]
 8008b1c:	4909      	ldr	r1, [pc, #36]	@ (8008b44 <_sbrk+0x38>)
 8008b1e:	4c0a      	ldr	r4, [pc, #40]	@ (8008b48 <_sbrk+0x3c>)
 8008b20:	4403      	add	r3, r0
 8008b22:	1b09      	subs	r1, r1, r4
 8008b24:	428b      	cmp	r3, r1
 8008b26:	d906      	bls.n	8008b36 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8008b28:	f003 f942 	bl	800bdb0 <__errno>
 8008b2c:	230c      	movs	r3, #12
 8008b2e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8008b30:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8008b34:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8008b36:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8008b38:	e7fc      	b.n	8008b34 <_sbrk+0x28>
 8008b3a:	bf00      	nop
 8008b3c:	200016d4 	.word	0x200016d4
 8008b40:	20001a28 	.word	0x20001a28
 8008b44:	20005000 	.word	0x20005000
 8008b48:	00000400 	.word	0x00000400

08008b4c <SystemInit>:
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 8008b4c:	4b01      	ldr	r3, [pc, #4]	@ (8008b54 <SystemInit+0x8>)
 8008b4e:	4a02      	ldr	r2, [pc, #8]	@ (8008b58 <SystemInit+0xc>)
 8008b50:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008b52:	4770      	bx	lr
 8008b54:	e000ed00 	.word	0xe000ed00
 8008b58:	08003800 	.word	0x08003800
 8008b5c:	00000000 	.word	0x00000000

08008b60 <temperature_NTC>:
 *          the temperature using the Steinhart-Hart equation. The calculated
 *          temperature is smoothed using a low-pass filter before updating the
 *          system data.
 */
void temperature_NTC(void)
{
 8008b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    // Calculate the voltage from the ADC value (12-bit ADC, 3.4V reference).
    float voltage = (adc_store[NTC_INSIDE_INDEX] / 4096.0) * 3.4;
 8008b62:	4b41      	ldr	r3, [pc, #260]	@ (8008c68 <temperature_NTC+0x108>)
 8008b64:	8818      	ldrh	r0, [r3, #0]
 8008b66:	b280      	uxth	r0, r0
 8008b68:	f7fb f844 	bl	8003bf4 <__aeabi_i2d>
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	4b3f      	ldr	r3, [pc, #252]	@ (8008c6c <temperature_NTC+0x10c>)
 8008b70:	f7fb f8aa 	bl	8003cc8 <__aeabi_dmul>
 8008b74:	a330      	add	r3, pc, #192	@ (adr r3, 8008c38 <temperature_NTC+0xd8>)
 8008b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b7a:	f7fb f8a5 	bl	8003cc8 <__aeabi_dmul>
 8008b7e:	f7fb fb9b 	bl	80042b8 <__aeabi_d2f>

    // Calculate the resistance of the NTC thermistor using the voltage divider formula.
    float resistance = ((R1 * voltage) / (3.4 - voltage));
 8008b82:	493b      	ldr	r1, [pc, #236]	@ (8008c70 <temperature_NTC+0x110>)
    float voltage = (adc_store[NTC_INSIDE_INDEX] / 4096.0) * 3.4;
 8008b84:	4606      	mov	r6, r0
    float resistance = ((R1 * voltage) / (3.4 - voltage));
 8008b86:	f7fb fcf5 	bl	8004574 <__aeabi_fmul>
 8008b8a:	f7fb f845 	bl	8003c18 <__aeabi_f2d>
 8008b8e:	4604      	mov	r4, r0
 8008b90:	4630      	mov	r0, r6
 8008b92:	460d      	mov	r5, r1
 8008b94:	f7fb f840 	bl	8003c18 <__aeabi_f2d>
 8008b98:	4602      	mov	r2, r0
 8008b9a:	460b      	mov	r3, r1
 8008b9c:	a126      	add	r1, pc, #152	@ (adr r1, 8008c38 <temperature_NTC+0xd8>)
 8008b9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ba2:	f7fa fed9 	bl	8003958 <__aeabi_dsub>
 8008ba6:	4602      	mov	r2, r0
 8008ba8:	460b      	mov	r3, r1
 8008baa:	4620      	mov	r0, r4
 8008bac:	4629      	mov	r1, r5
 8008bae:	f7fb f9b5 	bl	8003f1c <__aeabi_ddiv>
 8008bb2:	f7fb fb81 	bl	80042b8 <__aeabi_d2f>

    // Calculate the temperature using the Steinhart-Hart equation.
    float steinhart = (1.0 / (1.0 / (T0 + 273.15) + (1.0 / B) * log(resistance / R0)));
 8008bb6:	492f      	ldr	r1, [pc, #188]	@ (8008c74 <temperature_NTC+0x114>)
 8008bb8:	f7fb fd90 	bl	80046dc <__aeabi_fdiv>
 8008bbc:	f7fb f82c 	bl	8003c18 <__aeabi_f2d>
 8008bc0:	f003 fb56 	bl	800c270 <log>
 8008bc4:	a31e      	add	r3, pc, #120	@ (adr r3, 8008c40 <temperature_NTC+0xe0>)
 8008bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bca:	f7fb f87d 	bl	8003cc8 <__aeabi_dmul>
 8008bce:	a31e      	add	r3, pc, #120	@ (adr r3, 8008c48 <temperature_NTC+0xe8>)
 8008bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bd4:	f7fa fec2 	bl	800395c <__adddf3>
 8008bd8:	4602      	mov	r2, r0
 8008bda:	460b      	mov	r3, r1
 8008bdc:	2000      	movs	r0, #0
 8008bde:	4926      	ldr	r1, [pc, #152]	@ (8008c78 <temperature_NTC+0x118>)
 8008be0:	f7fb f99c 	bl	8003f1c <__aeabi_ddiv>
 8008be4:	f7fb fb68 	bl	80042b8 <__aeabi_d2f>

    // Apply a low-pass filter to smooth the temperature reading.
    powerSide_data.tempSensors.T1 = (ALPHA * (steinhart - 273.15 - 4)) +
 8008be8:	f7fb f816 	bl	8003c18 <__aeabi_f2d>
 8008bec:	a318      	add	r3, pc, #96	@ (adr r3, 8008c50 <temperature_NTC+0xf0>)
 8008bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bf2:	f7fa feb1 	bl	8003958 <__aeabi_dsub>
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	4b20      	ldr	r3, [pc, #128]	@ (8008c7c <temperature_NTC+0x11c>)
 8008bfa:	f7fa fead 	bl	8003958 <__aeabi_dsub>
 8008bfe:	a316      	add	r3, pc, #88	@ (adr r3, 8008c58 <temperature_NTC+0xf8>)
 8008c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c04:	f7fb f860 	bl	8003cc8 <__aeabi_dmul>
                                    ((1 - ALPHA) * powerSide_data.tempSensors.T1);
 8008c08:	4e1d      	ldr	r6, [pc, #116]	@ (8008c80 <temperature_NTC+0x120>)
    powerSide_data.tempSensors.T1 = (ALPHA * (steinhart - 273.15 - 4)) +
 8008c0a:	4604      	mov	r4, r0
                                    ((1 - ALPHA) * powerSide_data.tempSensors.T1);
 8008c0c:	6877      	ldr	r7, [r6, #4]
    powerSide_data.tempSensors.T1 = (ALPHA * (steinhart - 273.15 - 4)) +
 8008c0e:	460d      	mov	r5, r1
                                    ((1 - ALPHA) * powerSide_data.tempSensors.T1);
 8008c10:	4638      	mov	r0, r7
 8008c12:	f7fb f801 	bl	8003c18 <__aeabi_f2d>
 8008c16:	a312      	add	r3, pc, #72	@ (adr r3, 8008c60 <temperature_NTC+0x100>)
 8008c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c1c:	f7fb f854 	bl	8003cc8 <__aeabi_dmul>
 8008c20:	4602      	mov	r2, r0
 8008c22:	460b      	mov	r3, r1
    powerSide_data.tempSensors.T1 = (ALPHA * (steinhart - 273.15 - 4)) +
 8008c24:	4620      	mov	r0, r4
 8008c26:	4629      	mov	r1, r5
 8008c28:	f7fa fe98 	bl	800395c <__adddf3>
 8008c2c:	f7fb fb44 	bl	80042b8 <__aeabi_d2f>
 8008c30:	6070      	str	r0, [r6, #4]
}
 8008c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c34:	f3af 8000 	nop.w
 8008c38:	33333333 	.word	0x33333333
 8008c3c:	400b3333 	.word	0x400b3333
 8008c40:	125b8012 	.word	0x125b8012
 8008c44:	3f325b80 	.word	0x3f325b80
 8008c48:	dcb5db83 	.word	0xdcb5db83
 8008c4c:	3f6b79e1 	.word	0x3f6b79e1
 8008c50:	66666666 	.word	0x66666666
 8008c54:	40711266 	.word	0x40711266
 8008c58:	9999999a 	.word	0x9999999a
 8008c5c:	3fa99999 	.word	0x3fa99999
 8008c60:	66666666 	.word	0x66666666
 8008c64:	3fee6666 	.word	0x3fee6666
 8008c68:	20001544 	.word	0x20001544
 8008c6c:	3f300000 	.word	0x3f300000
 8008c70:	44fa0000 	.word	0x44fa0000
 8008c74:	461c4000 	.word	0x461c4000
 8008c78:	3ff00000 	.word	0x3ff00000
 8008c7c:	40100000 	.word	0x40100000
 8008c80:	2000157c 	.word	0x2000157c

08008c84 <MX_TIM3_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8008c84:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008c86:	2210      	movs	r2, #16
 8008c88:	2100      	movs	r1, #0
 8008c8a:	a802      	add	r0, sp, #8
 8008c8c:	f003 f842 	bl	800bd14 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 499;
 8008c90:	f240 12f3 	movw	r2, #499	@ 0x1f3
  htim3.Instance = TIM3;
 8008c94:	4814      	ldr	r0, [pc, #80]	@ (8008ce8 <MX_TIM3_Init+0x64>)
  htim3.Init.Prescaler = 499;
 8008c96:	4915      	ldr	r1, [pc, #84]	@ (8008cec <MX_TIM3_Init+0x68>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008c98:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 499;
 8008c9a:	e9c0 1200 	strd	r1, r2, [r0]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 71;
 8008c9e:	2247      	movs	r2, #71	@ 0x47
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008ca0:	e9cd 3300 	strd	r3, r3, [sp]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008ca4:	e9c0 2303 	strd	r2, r3, [r0, #12]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008ca8:	6083      	str	r3, [r0, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008caa:	2380      	movs	r3, #128	@ 0x80
 8008cac:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8008cae:	f002 f97b 	bl	800afa8 <HAL_TIM_Base_Init>
 8008cb2:	b108      	cbz	r0, 8008cb8 <MX_TIM3_Init+0x34>
  {
    Error_Handler();
 8008cb4:	f7fe fa20 	bl	80070f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008cb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8008cbc:	480a      	ldr	r0, [pc, #40]	@ (8008ce8 <MX_TIM3_Init+0x64>)
 8008cbe:	a902      	add	r1, sp, #8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008cc0:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8008cc2:	f002 fa57 	bl	800b174 <HAL_TIM_ConfigClockSource>
 8008cc6:	b108      	cbz	r0, 8008ccc <MX_TIM3_Init+0x48>
  {
    Error_Handler();
 8008cc8:	f7fe fa16 	bl	80070f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008ccc:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008cce:	4669      	mov	r1, sp
 8008cd0:	4805      	ldr	r0, [pc, #20]	@ (8008ce8 <MX_TIM3_Init+0x64>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008cd2:	e9cd 3300 	strd	r3, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008cd6:	f002 fb45 	bl	800b364 <HAL_TIMEx_MasterConfigSynchronization>
 8008cda:	b108      	cbz	r0, 8008ce0 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8008cdc:	f7fe fa0c 	bl	80070f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8008ce0:	b007      	add	sp, #28
 8008ce2:	f85d fb04 	ldr.w	pc, [sp], #4
 8008ce6:	bf00      	nop
 8008ce8:	200016d8 	.word	0x200016d8
 8008cec:	40000400 	.word	0x40000400

08008cf0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM1)
 8008cf0:	6802      	ldr	r2, [r0, #0]
 8008cf2:	4b08      	ldr	r3, [pc, #32]	@ (8008d14 <HAL_TIM_PWM_MspInit+0x24>)
{
 8008cf4:	b082      	sub	sp, #8
  if(tim_pwmHandle->Instance==TIM1)
 8008cf6:	429a      	cmp	r2, r3
 8008cf8:	d10a      	bne.n	8008d10 <HAL_TIM_PWM_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8008cfa:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8008cfe:	699a      	ldr	r2, [r3, #24]
 8008d00:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008d04:	619a      	str	r2, [r3, #24]
 8008d06:	699b      	ldr	r3, [r3, #24]
 8008d08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008d0c:	9301      	str	r3, [sp, #4]
 8008d0e:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8008d10:	b002      	add	sp, #8
 8008d12:	4770      	bx	lr
 8008d14:	40012c00 	.word	0x40012c00

08008d18 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008d18:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM3)
 8008d1a:	4b0e      	ldr	r3, [pc, #56]	@ (8008d54 <HAL_TIM_Base_MspInit+0x3c>)
 8008d1c:	6802      	ldr	r2, [r0, #0]
 8008d1e:	429a      	cmp	r2, r3
 8008d20:	d115      	bne.n	8008d4e <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008d22:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
 8008d26:	69da      	ldr	r2, [r3, #28]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8008d28:	2101      	movs	r1, #1
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008d2a:	f042 0202 	orr.w	r2, r2, #2
 8008d2e:	61da      	str	r2, [r3, #28]
 8008d30:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8008d32:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008d34:	f003 0302 	and.w	r3, r3, #2
 8008d38:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8008d3a:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008d3c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8008d3e:	f000 fddf 	bl	8009900 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8008d42:	201d      	movs	r0, #29
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8008d44:	b003      	add	sp, #12
 8008d46:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8008d4a:	f000 be09 	b.w	8009960 <HAL_NVIC_EnableIRQ>
}
 8008d4e:	b003      	add	sp, #12
 8008d50:	f85d fb04 	ldr.w	pc, [sp], #4
 8008d54:	40000400 	.word	0x40000400

08008d58 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8008d58:	b510      	push	{r4, lr}
 8008d5a:	4604      	mov	r4, r0
 8008d5c:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008d5e:	2210      	movs	r2, #16
 8008d60:	2100      	movs	r1, #0
 8008d62:	a802      	add	r0, sp, #8
 8008d64:	f002 ffd6 	bl	800bd14 <memset>
  if(timHandle->Instance==TIM1)
 8008d68:	6822      	ldr	r2, [r4, #0]
 8008d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8008da0 <HAL_TIM_MspPostInit+0x48>)
 8008d6c:	429a      	cmp	r2, r3
 8008d6e:	d114      	bne.n	8008d9a <HAL_TIM_MspPostInit+0x42>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008d70:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8008d74:	699a      	ldr	r2, [r3, #24]
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008d76:	480b      	ldr	r0, [pc, #44]	@ (8008da4 <HAL_TIM_MspPostInit+0x4c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008d78:	f042 0204 	orr.w	r2, r2, #4
 8008d7c:	619a      	str	r2, [r3, #24]
 8008d7e:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d80:	f44f 6210 	mov.w	r2, #2304	@ 0x900
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008d84:	f003 0304 	and.w	r3, r3, #4
 8008d88:	9301      	str	r3, [sp, #4]
 8008d8a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d8c:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008d8e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d90:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008d94:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008d96:	f001 f8a9 	bl	8009eec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8008d9a:	b006      	add	sp, #24
 8008d9c:	bd10      	pop	{r4, pc}
 8008d9e:	bf00      	nop
 8008da0:	40012c00 	.word	0x40012c00
 8008da4:	40010800 	.word	0x40010800

08008da8 <MX_TIM1_Init>:
{
 8008da8:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008daa:	2400      	movs	r4, #0
{
 8008dac:	b092      	sub	sp, #72	@ 0x48
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008dae:	221c      	movs	r2, #28
 8008db0:	4621      	mov	r1, r4
 8008db2:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008db4:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008db8:	f002 ffac 	bl	800bd14 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8008dbc:	2220      	movs	r2, #32
 8008dbe:	4621      	mov	r1, r4
 8008dc0:	a80a      	add	r0, sp, #40	@ 0x28
 8008dc2:	f002 ffa7 	bl	800bd14 <memset>
  htim1.Init.Prescaler = 71;
 8008dc6:	2347      	movs	r3, #71	@ 0x47
  htim1.Instance = TIM1;
 8008dc8:	4824      	ldr	r0, [pc, #144]	@ (8008e5c <MX_TIM1_Init+0xb4>)
  htim1.Init.Prescaler = 71;
 8008dca:	4a25      	ldr	r2, [pc, #148]	@ (8008e60 <MX_TIM1_Init+0xb8>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008dcc:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 71;
 8008dce:	e9c0 2300 	strd	r2, r3, [r0]
  htim1.Init.Period = 999;
 8008dd2:	f240 33e7 	movw	r3, #999	@ 0x3e7
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008dd6:	e9c0 3403 	strd	r3, r4, [r0, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008dda:	2380      	movs	r3, #128	@ 0x80
  htim1.Init.RepetitionCounter = 0;
 8008ddc:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008dde:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8008de0:	f002 f90e 	bl	800b000 <HAL_TIM_PWM_Init>
 8008de4:	b108      	cbz	r0, 8008dea <MX_TIM1_Init+0x42>
    Error_Handler();
 8008de6:	f7fe f987 	bl	80070f8 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008dea:	481c      	ldr	r0, [pc, #112]	@ (8008e5c <MX_TIM1_Init+0xb4>)
 8008dec:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008dee:	e9cd 4401 	strd	r4, r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008df2:	f002 fab7 	bl	800b364 <HAL_TIMEx_MasterConfigSynchronization>
 8008df6:	b108      	cbz	r0, 8008dfc <MX_TIM1_Init+0x54>
    Error_Handler();
 8008df8:	f7fe f97e 	bl	80070f8 <Error_Handler>
  sConfigOC.Pulse = 0;
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	2360      	movs	r3, #96	@ 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008e00:	4816      	ldr	r0, [pc, #88]	@ (8008e5c <MX_TIM1_Init+0xb4>)
 8008e02:	a903      	add	r1, sp, #12
  sConfigOC.Pulse = 0;
 8008e04:	e9cd 3203 	strd	r3, r2, [sp, #12]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8008e08:	e9cd 2205 	strd	r2, r2, [sp, #20]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008e0c:	e9cd 2207 	strd	r2, r2, [sp, #28]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008e10:	9209      	str	r2, [sp, #36]	@ 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008e12:	f002 f94d 	bl	800b0b0 <HAL_TIM_PWM_ConfigChannel>
 8008e16:	b108      	cbz	r0, 8008e1c <MX_TIM1_Init+0x74>
    Error_Handler();
 8008e18:	f7fe f96e 	bl	80070f8 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8008e1c:	220c      	movs	r2, #12
 8008e1e:	480f      	ldr	r0, [pc, #60]	@ (8008e5c <MX_TIM1_Init+0xb4>)
 8008e20:	eb0d 0102 	add.w	r1, sp, r2
 8008e24:	f002 f944 	bl	800b0b0 <HAL_TIM_PWM_ConfigChannel>
 8008e28:	b108      	cbz	r0, 8008e2e <MX_TIM1_Init+0x86>
    Error_Handler();
 8008e2a:	f7fe f965 	bl	80070f8 <Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008e2e:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008e30:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8008e34:	4809      	ldr	r0, [pc, #36]	@ (8008e5c <MX_TIM1_Init+0xb4>)
 8008e36:	a90a      	add	r1, sp, #40	@ 0x28
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008e38:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.DeadTime = 0;
 8008e3c:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008e40:	930e      	str	r3, [sp, #56]	@ 0x38
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008e42:	920f      	str	r2, [sp, #60]	@ 0x3c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8008e44:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8008e46:	f002 fabb 	bl	800b3c0 <HAL_TIMEx_ConfigBreakDeadTime>
 8008e4a:	b108      	cbz	r0, 8008e50 <MX_TIM1_Init+0xa8>
    Error_Handler();
 8008e4c:	f7fe f954 	bl	80070f8 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8008e50:	4802      	ldr	r0, [pc, #8]	@ (8008e5c <MX_TIM1_Init+0xb4>)
 8008e52:	f7ff ff81 	bl	8008d58 <HAL_TIM_MspPostInit>
}
 8008e56:	b012      	add	sp, #72	@ 0x48
 8008e58:	bd10      	pop	{r4, pc}
 8008e5a:	bf00      	nop
 8008e5c:	20001720 	.word	0x20001720
 8008e60:	40012c00 	.word	0x40012c00

08008e64 <tick_clear>:
 *
 * @param timer_ptr Pointer to the `tick_tock` structure to be cleared.
 */
void tick_clear(volatile tick_tock *timer_ptr)
{
    timer_ptr->counter = 0;
 8008e64:	2300      	movs	r3, #0
 8008e66:	6003      	str	r3, [r0, #0]
    timer_ptr->timeout_0_1s = 0;
 8008e68:	7103      	strb	r3, [r0, #4]
    timer_ptr->timeout_0_2s = 0;
 8008e6a:	7143      	strb	r3, [r0, #5]
    timer_ptr->timeout_0_5s = 0;
 8008e6c:	7183      	strb	r3, [r0, #6]
    timer_ptr->timeout_1s = 0;
 8008e6e:	71c3      	strb	r3, [r0, #7]
    timer_ptr->timeout_2s = 0;
 8008e70:	7203      	strb	r3, [r0, #8]
    timer_ptr->timeout_3s = 0;
 8008e72:	7243      	strb	r3, [r0, #9]
    timer_ptr->timeout_4s = 0;
 8008e74:	7283      	strb	r3, [r0, #10]
    timer_ptr->timeout_6s = 0;
 8008e76:	72c3      	strb	r3, [r0, #11]
    timer_ptr->timeout_8s = 0;
 8008e78:	7303      	strb	r3, [r0, #12]
    timer_ptr->timeout_10s = 0;
 8008e7a:	7343      	strb	r3, [r0, #13]
    timer_ptr->timeout_15s = 0;
 8008e7c:	7383      	strb	r3, [r0, #14]
    timer_ptr->timeout_30s = 0;
 8008e7e:	73c3      	strb	r3, [r0, #15]
    timer_ptr->timeout_1m = 0;
 8008e80:	7403      	strb	r3, [r0, #16]
    timer_ptr->timeout_5m = 0;
 8008e82:	7443      	strb	r3, [r0, #17]
    timer_ptr->timeout_10m = 0;
 8008e84:	7483      	strb	r3, [r0, #18]
}
 8008e86:	4770      	bx	lr

08008e88 <tick_count>:
 */
void tick_count(volatile tick_tock *timer_ptr)
{
    timer_ptr->counter++;

    switch (timer_ptr->counter)
 8008e88:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
    timer_ptr->counter++;
 8008e8c:	6803      	ldr	r3, [r0, #0]
 8008e8e:	3301      	adds	r3, #1
 8008e90:	6003      	str	r3, [r0, #0]
    switch (timer_ptr->counter)
 8008e92:	6803      	ldr	r3, [r0, #0]
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d048      	beq.n	8008f2a <tick_count+0xa2>
 8008e98:	d817      	bhi.n	8008eca <tick_count+0x42>
 8008e9a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8008e9e:	d038      	beq.n	8008f12 <tick_count+0x8a>
 8008ea0:	d808      	bhi.n	8008eb4 <tick_count+0x2c>
 8008ea2:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8008ea6:	d02e      	beq.n	8008f06 <tick_count+0x7e>
 8008ea8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008eac:	d02e      	beq.n	8008f0c <tick_count+0x84>
 8008eae:	2bc8      	cmp	r3, #200	@ 0xc8
 8008eb0:	d026      	beq.n	8008f00 <tick_count+0x78>
 8008eb2:	4770      	bx	lr
 8008eb4:	f241 7270 	movw	r2, #6000	@ 0x1770
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d030      	beq.n	8008f1e <tick_count+0x96>
 8008ebc:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8008ec0:	d030      	beq.n	8008f24 <tick_count+0x9c>
 8008ec2:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8008ec6:	d027      	beq.n	8008f18 <tick_count+0x90>
 8008ec8:	4770      	bx	lr
 8008eca:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d037      	beq.n	8008f42 <tick_count+0xba>
 8008ed2:	d80b      	bhi.n	8008eec <tick_count+0x64>
 8008ed4:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d02c      	beq.n	8008f36 <tick_count+0xae>
 8008edc:	f247 5230 	movw	r2, #30000	@ 0x7530
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d02b      	beq.n	8008f3c <tick_count+0xb4>
 8008ee4:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8008ee8:	d022      	beq.n	8008f30 <tick_count+0xa8>
 8008eea:	4770      	bx	lr
 8008eec:	4a1b      	ldr	r2, [pc, #108]	@ (8008f5c <tick_count+0xd4>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d02d      	beq.n	8008f4e <tick_count+0xc6>
 8008ef2:	4a1b      	ldr	r2, [pc, #108]	@ (8008f60 <tick_count+0xd8>)
 8008ef4:	4293      	cmp	r3, r2
 8008ef6:	d02d      	beq.n	8008f54 <tick_count+0xcc>
 8008ef8:	4a1a      	ldr	r2, [pc, #104]	@ (8008f64 <tick_count+0xdc>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d024      	beq.n	8008f48 <tick_count+0xc0>
 8008efe:	4770      	bx	lr
    {
        case 200:
            timer_ptr->timeout_0_1s = true;
 8008f00:	2301      	movs	r3, #1
 8008f02:	7103      	strb	r3, [r0, #4]
            break;
 8008f04:	4770      	bx	lr
        case 400:
            timer_ptr->timeout_0_2s = true;
 8008f06:	2301      	movs	r3, #1
 8008f08:	7143      	strb	r3, [r0, #5]
            break;
 8008f0a:	4770      	bx	lr
        case 1000:
            timer_ptr->timeout_0_5s = true;
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	7183      	strb	r3, [r0, #6]
            break;
 8008f10:	4770      	bx	lr
        case 2000:
            timer_ptr->timeout_1s = true;
 8008f12:	2301      	movs	r3, #1
 8008f14:	71c3      	strb	r3, [r0, #7]
            break;
 8008f16:	4770      	bx	lr
        case 4000:
            timer_ptr->timeout_2s = true;
 8008f18:	2301      	movs	r3, #1
 8008f1a:	7203      	strb	r3, [r0, #8]
            break;
 8008f1c:	4770      	bx	lr
        case 6000:
            timer_ptr->timeout_3s = true;
 8008f1e:	2301      	movs	r3, #1
 8008f20:	7243      	strb	r3, [r0, #9]
            break;
 8008f22:	4770      	bx	lr
        case 8000:
            timer_ptr->timeout_4s = true;
 8008f24:	2301      	movs	r3, #1
 8008f26:	7283      	strb	r3, [r0, #10]
            break;
 8008f28:	4770      	bx	lr
        case 12000:
            timer_ptr->timeout_6s = true;
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	72c3      	strb	r3, [r0, #11]
            break;
 8008f2e:	4770      	bx	lr
        case 16000:
            timer_ptr->timeout_8s = true;
 8008f30:	2301      	movs	r3, #1
 8008f32:	7303      	strb	r3, [r0, #12]
            break;
 8008f34:	4770      	bx	lr
        case 20000:
            timer_ptr->timeout_10s = true;
 8008f36:	2301      	movs	r3, #1
 8008f38:	7343      	strb	r3, [r0, #13]
            break;
 8008f3a:	4770      	bx	lr
        case 30000:
            timer_ptr->timeout_15s = true;
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	7383      	strb	r3, [r0, #14]
            break;
 8008f40:	4770      	bx	lr
        case 60000:
            timer_ptr->timeout_30s = true;
 8008f42:	2301      	movs	r3, #1
 8008f44:	73c3      	strb	r3, [r0, #15]
            break;
 8008f46:	4770      	bx	lr
        case 120000:
            timer_ptr->timeout_1m = true;
 8008f48:	2301      	movs	r3, #1
 8008f4a:	7403      	strb	r3, [r0, #16]
            break;
 8008f4c:	4770      	bx	lr
        case 600000:
            timer_ptr->timeout_5m = true;
 8008f4e:	2301      	movs	r3, #1
 8008f50:	7443      	strb	r3, [r0, #17]
            break;
 8008f52:	4770      	bx	lr
        case 1200000:
            timer_ptr->timeout_10m = true;
 8008f54:	2301      	movs	r3, #1
 8008f56:	7483      	strb	r3, [r0, #18]
            break;
        default:
            break;
    }
}
 8008f58:	4770      	bx	lr
 8008f5a:	bf00      	nop
 8008f5c:	000927c0 	.word	0x000927c0
 8008f60:	00124f80 	.word	0x00124f80
 8008f64:	0001d4c0 	.word	0x0001d4c0

08008f68 <huart3TransmitIT>:
		serialPort1TxCount--;
	}
}

static void huart3TransmitIT(uint8_t *pData, uint16_t Length)
{
 8008f68:	460a      	mov	r2, r1
 8008f6a:	b508      	push	{r3, lr}
	UART_HandleTypeDef *huart = &huart3;
	if (HAL_UART_Transmit_IT(huart, pData, Length) == HAL_OK)
 8008f6c:	4601      	mov	r1, r0
 8008f6e:	4805      	ldr	r0, [pc, #20]	@ (8008f84 <huart3TransmitIT+0x1c>)
 8008f70:	f002 fae5 	bl	800b53e <HAL_UART_Transmit_IT>
 8008f74:	4b04      	ldr	r3, [pc, #16]	@ (8008f88 <huart3TransmitIT+0x20>)
	{
		serialPort2TxCount++;
 8008f76:	681a      	ldr	r2, [r3, #0]
	if (HAL_UART_Transmit_IT(huart, pData, Length) == HAL_OK)
 8008f78:	b910      	cbnz	r0, 8008f80 <huart3TransmitIT+0x18>
		serialPort2TxCount++;
 8008f7a:	3201      	adds	r2, #1
	}
	else
	{
		serialPort2TxCount--;
 8008f7c:	601a      	str	r2, [r3, #0]
	}
}
 8008f7e:	bd08      	pop	{r3, pc}
		serialPort2TxCount--;
 8008f80:	3a01      	subs	r2, #1
 8008f82:	e7fb      	b.n	8008f7c <huart3TransmitIT+0x14>
 8008f84:	20001808 	.word	0x20001808
 8008f88:	2000189c 	.word	0x2000189c

08008f8c <huart1TransmitIT>:
{
 8008f8c:	460a      	mov	r2, r1
 8008f8e:	b508      	push	{r3, lr}
	if (HAL_UART_Transmit_IT(huart, pData, Length) == HAL_OK)
 8008f90:	4601      	mov	r1, r0
 8008f92:	4805      	ldr	r0, [pc, #20]	@ (8008fa8 <huart1TransmitIT+0x1c>)
 8008f94:	f002 fad3 	bl	800b53e <HAL_UART_Transmit_IT>
 8008f98:	4b04      	ldr	r3, [pc, #16]	@ (8008fac <huart1TransmitIT+0x20>)
		serialPort1TxCount++;
 8008f9a:	681a      	ldr	r2, [r3, #0]
	if (HAL_UART_Transmit_IT(huart, pData, Length) == HAL_OK)
 8008f9c:	b910      	cbnz	r0, 8008fa4 <huart1TransmitIT+0x18>
		serialPort1TxCount++;
 8008f9e:	3201      	adds	r2, #1
		serialPort1TxCount--;
 8008fa0:	601a      	str	r2, [r3, #0]
}
 8008fa2:	bd08      	pop	{r3, pc}
		serialPort1TxCount--;
 8008fa4:	3a01      	subs	r2, #1
 8008fa6:	e7fb      	b.n	8008fa0 <huart1TransmitIT+0x14>
 8008fa8:	20001850 	.word	0x20001850
 8008fac:	200018a8 	.word	0x200018a8

08008fb0 <MX_USART1_UART_Init>:
{
 8008fb0:	b508      	push	{r3, lr}
  huart1.Init.BaudRate = 9600;
 8008fb2:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
  huart1.Instance = USART1;
 8008fb6:	480e      	ldr	r0, [pc, #56]	@ (8008ff0 <MX_USART1_UART_Init+0x40>)
  huart1.Init.BaudRate = 9600;
 8008fb8:	4a0e      	ldr	r2, [pc, #56]	@ (8008ff4 <MX_USART1_UART_Init+0x44>)
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008fba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
  huart1.Init.BaudRate = 9600;
 8008fbe:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008fc2:	f44f 6c80 	mov.w	ip, #1024	@ 0x400
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008fc6:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008fc8:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008fca:	e9c0 1302 	strd	r1, r3, [r0, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008fce:	e9c0 c204 	strd	ip, r2, [r0, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8008fd2:	e9c0 3306 	strd	r3, r3, [r0, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8008fd6:	f002 fa83 	bl	800b4e0 <HAL_UART_Init>
 8008fda:	b108      	cbz	r0, 8008fe0 <MX_USART1_UART_Init+0x30>
    Error_Handler();
 8008fdc:	f7fe f88c 	bl	80070f8 <Error_Handler>
}
 8008fe0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_UART_Receive_IT(&huart1, (uint8_t*) &serialRxPort1, 1); // start uart rx process
 8008fe4:	2201      	movs	r2, #1
 8008fe6:	4904      	ldr	r1, [pc, #16]	@ (8008ff8 <MX_USART1_UART_Init+0x48>)
 8008fe8:	4801      	ldr	r0, [pc, #4]	@ (8008ff0 <MX_USART1_UART_Init+0x40>)
 8008fea:	f002 bc8a 	b.w	800b902 <HAL_UART_Receive_IT>
 8008fee:	bf00      	nop
 8008ff0:	20001850 	.word	0x20001850
 8008ff4:	40013800 	.word	0x40013800
 8008ff8:	200018ac 	.word	0x200018ac

08008ffc <MX_USART3_UART_Init>:
{
 8008ffc:	b508      	push	{r3, lr}
  huart3.Init.BaudRate = 9600;
 8008ffe:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
  huart3.Instance = USART3;
 8009002:	480c      	ldr	r0, [pc, #48]	@ (8009034 <MX_USART3_UART_Init+0x38>)
  huart3.Init.BaudRate = 9600;
 8009004:	4a0c      	ldr	r2, [pc, #48]	@ (8009038 <MX_USART3_UART_Init+0x3c>)
 8009006:	e9c0 2300 	strd	r2, r3, [r0]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800900a:	2300      	movs	r3, #0
  huart3.Init.Mode = UART_MODE_TX_RX;
 800900c:	220c      	movs	r2, #12
  huart3.Init.StopBits = UART_STOPBITS_1;
 800900e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009012:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart3.Init.Parity = UART_PARITY_NONE;
 8009016:	6103      	str	r3, [r0, #16]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8009018:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800901a:	f002 fa61 	bl	800b4e0 <HAL_UART_Init>
 800901e:	b108      	cbz	r0, 8009024 <MX_USART3_UART_Init+0x28>
    Error_Handler();
 8009020:	f7fe f86a 	bl	80070f8 <Error_Handler>
}
 8009024:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_UART_Receive_IT(&huart3, (uint8_t*) &serialRxPort2, 1); // start uart rx process
 8009028:	2201      	movs	r2, #1
 800902a:	4904      	ldr	r1, [pc, #16]	@ (800903c <MX_USART3_UART_Init+0x40>)
 800902c:	4801      	ldr	r0, [pc, #4]	@ (8009034 <MX_USART3_UART_Init+0x38>)
 800902e:	f002 bc68 	b.w	800b902 <HAL_UART_Receive_IT>
 8009032:	bf00      	nop
 8009034:	20001808 	.word	0x20001808
 8009038:	40004800 	.word	0x40004800
 800903c:	200018a0 	.word	0x200018a0

08009040 <HAL_UART_MspInit>:
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009040:	2210      	movs	r2, #16
{
 8009042:	b510      	push	{r4, lr}
 8009044:	4604      	mov	r4, r0
 8009046:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009048:	eb0d 0002 	add.w	r0, sp, r2
 800904c:	2100      	movs	r1, #0
 800904e:	f002 fe61 	bl	800bd14 <memset>
  if(uartHandle->Instance==USART1)
 8009052:	6823      	ldr	r3, [r4, #0]
 8009054:	4a33      	ldr	r2, [pc, #204]	@ (8009124 <HAL_UART_MspInit+0xe4>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d131      	bne.n	80090be <HAL_UART_MspInit+0x7e>
    __HAL_RCC_USART1_CLK_ENABLE();
 800905a:	4b33      	ldr	r3, [pc, #204]	@ (8009128 <HAL_UART_MspInit+0xe8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800905c:	f44f 7100 	mov.w	r1, #512	@ 0x200
    __HAL_RCC_USART1_CLK_ENABLE();
 8009060:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009062:	4832      	ldr	r0, [pc, #200]	@ (800912c <HAL_UART_MspInit+0xec>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8009064:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009068:	619a      	str	r2, [r3, #24]
 800906a:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800906c:	2400      	movs	r4, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 800906e:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8009072:	9200      	str	r2, [sp, #0]
 8009074:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009076:	699a      	ldr	r2, [r3, #24]
 8009078:	f042 0204 	orr.w	r2, r2, #4
 800907c:	619a      	str	r2, [r3, #24]
 800907e:	699b      	ldr	r3, [r3, #24]
 8009080:	f003 0304 	and.w	r3, r3, #4
 8009084:	9301      	str	r3, [sp, #4]
 8009086:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009088:	2302      	movs	r3, #2
 800908a:	e9cd 1304 	strd	r1, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800908e:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009090:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009092:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009094:	f000 ff2a 	bl	8009eec <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009098:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800909c:	4823      	ldr	r0, [pc, #140]	@ (800912c <HAL_UART_MspInit+0xec>)
 800909e:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80090a0:	e9cd 3404 	strd	r3, r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80090a4:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80090a6:	f000 ff21 	bl	8009eec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80090aa:	2025      	movs	r0, #37	@ 0x25
 80090ac:	4622      	mov	r2, r4
 80090ae:	4621      	mov	r1, r4
 80090b0:	f000 fc26 	bl	8009900 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80090b4:	2025      	movs	r0, #37	@ 0x25
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80090b6:	f000 fc53 	bl	8009960 <HAL_NVIC_EnableIRQ>
}
 80090ba:	b008      	add	sp, #32
 80090bc:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART3)
 80090be:	4a1c      	ldr	r2, [pc, #112]	@ (8009130 <HAL_UART_MspInit+0xf0>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d1fa      	bne.n	80090ba <HAL_UART_MspInit+0x7a>
    __HAL_RCC_USART3_CLK_ENABLE();
 80090c4:	4b18      	ldr	r3, [pc, #96]	@ (8009128 <HAL_UART_MspInit+0xe8>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80090c6:	481b      	ldr	r0, [pc, #108]	@ (8009134 <HAL_UART_MspInit+0xf4>)
    __HAL_RCC_USART3_CLK_ENABLE();
 80090c8:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80090ca:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 80090cc:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80090d0:	61da      	str	r2, [r3, #28]
 80090d2:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80090d4:	2400      	movs	r4, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 80090d6:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 80090da:	9202      	str	r2, [sp, #8]
 80090dc:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80090de:	699a      	ldr	r2, [r3, #24]
 80090e0:	f042 0208 	orr.w	r2, r2, #8
 80090e4:	619a      	str	r2, [r3, #24]
 80090e6:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80090e8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80090ec:	f003 0308 	and.w	r3, r3, #8
 80090f0:	9303      	str	r3, [sp, #12]
 80090f2:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80090f4:	2302      	movs	r3, #2
 80090f6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80090fa:	2303      	movs	r3, #3
 80090fc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80090fe:	f000 fef5 	bl	8009eec <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009102:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009106:	480b      	ldr	r0, [pc, #44]	@ (8009134 <HAL_UART_MspInit+0xf4>)
 8009108:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800910a:	e9cd 3404 	strd	r3, r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800910e:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009110:	f000 feec 	bl	8009eec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8009114:	2027      	movs	r0, #39	@ 0x27
 8009116:	4622      	mov	r2, r4
 8009118:	4621      	mov	r1, r4
 800911a:	f000 fbf1 	bl	8009900 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800911e:	2027      	movs	r0, #39	@ 0x27
 8009120:	e7c9      	b.n	80090b6 <HAL_UART_MspInit+0x76>
 8009122:	bf00      	nop
 8009124:	40013800 	.word	0x40013800
 8009128:	40021000 	.word	0x40021000
 800912c:	40010800 	.word	0x40010800
 8009130:	40004800 	.word	0x40004800
 8009134:	40010c00 	.word	0x40010c00

08009138 <transmitSerial>:

void transmitSerial(void)
{
 8009138:	b508      	push	{r3, lr}
	CSMS_transmitSerial(huart1TransmitIT);
 800913a:	4804      	ldr	r0, [pc, #16]	@ (800914c <transmitSerial+0x14>)
 800913c:	f7fc fa06 	bl	800554c <CSMS_transmitSerial>
	ModbusRTU_transmitSerial(huart3TransmitIT);
}
 8009140:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	ModbusRTU_transmitSerial(huart3TransmitIT);
 8009144:	4802      	ldr	r0, [pc, #8]	@ (8009150 <transmitSerial+0x18>)
 8009146:	f7fc b809 	b.w	800515c <ModbusRTU_transmitSerial>
 800914a:	bf00      	nop
 800914c:	08008f8d 	.word	0x08008f8d
 8009150:	08008f69 	.word	0x08008f69

08009154 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009154:	b538      	push	{r3, r4, r5, lr}
#if SERIAL_ACTIVE
	if (huart == &huart1)
 8009156:	4b14      	ldr	r3, [pc, #80]	@ (80091a8 <HAL_UART_RxCpltCallback+0x54>)
{
 8009158:	4604      	mov	r4, r0
	if (huart == &huart1)
 800915a:	4298      	cmp	r0, r3
 800915c:	d111      	bne.n	8009182 <HAL_UART_RxCpltCallback+0x2e>
	{
		serialRxPort1 = huart->Instance->DR;
 800915e:	6803      	ldr	r3, [r0, #0]
 8009160:	4d12      	ldr	r5, [pc, #72]	@ (80091ac <HAL_UART_RxCpltCallback+0x58>)
 8009162:	685b      	ldr	r3, [r3, #4]

		CSMS_receiveSerial((char*) &serialRxPort1);
 8009164:	4628      	mov	r0, r5
		serialRxPort1 = huart->Instance->DR;
 8009166:	b2db      	uxtb	r3, r3
 8009168:	702b      	strb	r3, [r5, #0]
		CSMS_receiveSerial((char*) &serialRxPort1);
 800916a:	f7fc fa19 	bl	80055a0 <CSMS_receiveSerial>
		HAL_UART_Receive_IT(&huart1, (uint8_t*) &serialRxPort1, 1);
 800916e:	2201      	movs	r2, #1
 8009170:	4629      	mov	r1, r5
 8009172:	4620      	mov	r0, r4
 8009174:	f002 fbc5 	bl	800b902 <HAL_UART_Receive_IT>
		serialPort1RxCount++;
 8009178:	4a0d      	ldr	r2, [pc, #52]	@ (80091b0 <HAL_UART_RxCpltCallback+0x5c>)
	{
		serialRxPort2 = huart->Instance->DR;

		ModbusRTU_receiveSerial((char*) &serialRxPort2);
		HAL_UART_Receive_IT(&huart3, (uint8_t*) &serialRxPort2, 1);
		serialPort2RxCount++;
 800917a:	6813      	ldr	r3, [r2, #0]
 800917c:	3301      	adds	r3, #1
 800917e:	6013      	str	r3, [r2, #0]
	}
}
 8009180:	bd38      	pop	{r3, r4, r5, pc}
	if (huart == &huart3)
 8009182:	4b0c      	ldr	r3, [pc, #48]	@ (80091b4 <HAL_UART_RxCpltCallback+0x60>)
 8009184:	4298      	cmp	r0, r3
 8009186:	d1fb      	bne.n	8009180 <HAL_UART_RxCpltCallback+0x2c>
		serialRxPort2 = huart->Instance->DR;
 8009188:	6803      	ldr	r3, [r0, #0]
 800918a:	4d0b      	ldr	r5, [pc, #44]	@ (80091b8 <HAL_UART_RxCpltCallback+0x64>)
 800918c:	685b      	ldr	r3, [r3, #4]
		ModbusRTU_receiveSerial((char*) &serialRxPort2);
 800918e:	4628      	mov	r0, r5
		serialRxPort2 = huart->Instance->DR;
 8009190:	b2db      	uxtb	r3, r3
 8009192:	702b      	strb	r3, [r5, #0]
		ModbusRTU_receiveSerial((char*) &serialRxPort2);
 8009194:	f7fc f844 	bl	8005220 <ModbusRTU_receiveSerial>
		HAL_UART_Receive_IT(&huart3, (uint8_t*) &serialRxPort2, 1);
 8009198:	2201      	movs	r2, #1
 800919a:	4629      	mov	r1, r5
 800919c:	4620      	mov	r0, r4
 800919e:	f002 fbb0 	bl	800b902 <HAL_UART_Receive_IT>
		serialPort2RxCount++;
 80091a2:	4a06      	ldr	r2, [pc, #24]	@ (80091bc <HAL_UART_RxCpltCallback+0x68>)
 80091a4:	e7e9      	b.n	800917a <HAL_UART_RxCpltCallback+0x26>
 80091a6:	bf00      	nop
 80091a8:	20001850 	.word	0x20001850
 80091ac:	200018ac 	.word	0x200018ac
 80091b0:	200018a4 	.word	0x200018a4
 80091b4:	20001808 	.word	0x20001808
 80091b8:	200018a0 	.word	0x200018a0
 80091bc:	20001898 	.word	0x20001898

080091c0 <HAL_UART_TxCpltCallback>:
{
	if (huart == &huart3)
	{

	}
}
 80091c0:	4770      	bx	lr
	...

080091c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80091c4:	f7ff fcc2 	bl	8008b4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80091c8:	480b      	ldr	r0, [pc, #44]	@ (80091f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80091ca:	490c      	ldr	r1, [pc, #48]	@ (80091fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80091cc:	4a0c      	ldr	r2, [pc, #48]	@ (8009200 <LoopFillZerobss+0x16>)
  movs r3, #0
 80091ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80091d0:	e002      	b.n	80091d8 <LoopCopyDataInit>

080091d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80091d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80091d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80091d6:	3304      	adds	r3, #4

080091d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80091d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80091da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80091dc:	d3f9      	bcc.n	80091d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80091de:	4a09      	ldr	r2, [pc, #36]	@ (8009204 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80091e0:	4c09      	ldr	r4, [pc, #36]	@ (8009208 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80091e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80091e4:	e001      	b.n	80091ea <LoopFillZerobss>

080091e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80091e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80091e8:	3204      	adds	r2, #4

080091ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80091ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80091ec:	d3fb      	bcc.n	80091e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80091ee:	f002 fde5 	bl	800bdbc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80091f2:	f7fd fd79 	bl	8006ce8 <main>
  bx lr
 80091f6:	4770      	bx	lr
  ldr r0, =_sdata
 80091f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80091fc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8009200:	0800c6dc 	.word	0x0800c6dc
  ldr r2, =_sbss
 8009204:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8009208:	20001a24 	.word	0x20001a24

0800920c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800920c:	e7fe      	b.n	800920c <CAN1_RX1_IRQHandler>
	...

08009210 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009210:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8009212:	4b0e      	ldr	r3, [pc, #56]	@ (800924c <HAL_InitTick+0x3c>)
{
 8009214:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8009216:	781a      	ldrb	r2, [r3, #0]
 8009218:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800921c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009220:	4a0b      	ldr	r2, [pc, #44]	@ (8009250 <HAL_InitTick+0x40>)
 8009222:	6810      	ldr	r0, [r2, #0]
 8009224:	fbb0 f0f3 	udiv	r0, r0, r3
 8009228:	f000 fbba 	bl	80099a0 <HAL_SYSTICK_Config>
 800922c:	4604      	mov	r4, r0
 800922e:	b958      	cbnz	r0, 8009248 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009230:	2d0f      	cmp	r5, #15
 8009232:	d809      	bhi.n	8009248 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009234:	4602      	mov	r2, r0
 8009236:	4629      	mov	r1, r5
 8009238:	f04f 30ff 	mov.w	r0, #4294967295
 800923c:	f000 fb60 	bl	8009900 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8009240:	4620      	mov	r0, r4
 8009242:	4b04      	ldr	r3, [pc, #16]	@ (8009254 <HAL_InitTick+0x44>)
 8009244:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8009246:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8009248:	2001      	movs	r0, #1
 800924a:	e7fc      	b.n	8009246 <HAL_InitTick+0x36>
 800924c:	20000010 	.word	0x20000010
 8009250:	2000000c 	.word	0x2000000c
 8009254:	20000014 	.word	0x20000014

08009258 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009258:	4a07      	ldr	r2, [pc, #28]	@ (8009278 <HAL_Init+0x20>)
{
 800925a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800925c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800925e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009260:	f043 0310 	orr.w	r3, r3, #16
 8009264:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009266:	f000 fb39 	bl	80098dc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800926a:	200f      	movs	r0, #15
 800926c:	f7ff ffd0 	bl	8009210 <HAL_InitTick>
  HAL_MspInit();
 8009270:	f7ff fbda 	bl	8008a28 <HAL_MspInit>
}
 8009274:	2000      	movs	r0, #0
 8009276:	bd08      	pop	{r3, pc}
 8009278:	40022000 	.word	0x40022000

0800927c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800927c:	4a03      	ldr	r2, [pc, #12]	@ (800928c <HAL_IncTick+0x10>)
 800927e:	4b04      	ldr	r3, [pc, #16]	@ (8009290 <HAL_IncTick+0x14>)
 8009280:	6811      	ldr	r1, [r2, #0]
 8009282:	781b      	ldrb	r3, [r3, #0]
 8009284:	440b      	add	r3, r1
 8009286:	6013      	str	r3, [r2, #0]
}
 8009288:	4770      	bx	lr
 800928a:	bf00      	nop
 800928c:	200018b0 	.word	0x200018b0
 8009290:	20000010 	.word	0x20000010

08009294 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8009294:	4b01      	ldr	r3, [pc, #4]	@ (800929c <HAL_GetTick+0x8>)
 8009296:	6818      	ldr	r0, [r3, #0]
}
 8009298:	4770      	bx	lr
 800929a:	bf00      	nop
 800929c:	200018b0 	.word	0x200018b0

080092a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80092a0:	b538      	push	{r3, r4, r5, lr}
 80092a2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80092a4:	f7ff fff6 	bl	8009294 <HAL_GetTick>
 80092a8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80092aa:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80092ac:	bf1e      	ittt	ne
 80092ae:	4b04      	ldrne	r3, [pc, #16]	@ (80092c0 <HAL_Delay+0x20>)
 80092b0:	781b      	ldrbne	r3, [r3, #0]
 80092b2:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80092b4:	f7ff ffee 	bl	8009294 <HAL_GetTick>
 80092b8:	1b43      	subs	r3, r0, r5
 80092ba:	42a3      	cmp	r3, r4
 80092bc:	d3fa      	bcc.n	80092b4 <HAL_Delay+0x14>
  {
  }
}
 80092be:	bd38      	pop	{r3, r4, r5, pc}
 80092c0:	20000010 	.word	0x20000010

080092c4 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80092c4:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 80092c6:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80092c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80092ca:	f012 0f50 	tst.w	r2, #80	@ 0x50
 80092ce:	d11b      	bne.n	8009308 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80092d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80092d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80092d6:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80092d8:	681a      	ldr	r2, [r3, #0]
 80092da:	6892      	ldr	r2, [r2, #8]
 80092dc:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 80092e0:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 80092e4:	d10c      	bne.n	8009300 <ADC_DMAConvCplt+0x3c>
 80092e6:	7b1a      	ldrb	r2, [r3, #12]
 80092e8:	b952      	cbnz	r2, 8009300 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80092ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80092ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80092f0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80092f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80092f4:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80092f6:	bf5e      	ittt	pl
 80092f8:	6a9a      	ldrpl	r2, [r3, #40]	@ 0x28
 80092fa:	f042 0201 	orrpl.w	r2, r2, #1
 80092fe:	629a      	strpl	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8009300:	4618      	mov	r0, r3
 8009302:	f7fc fdc9 	bl	8005e98 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8009306:	bd10      	pop	{r4, pc}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8009308:	6a1b      	ldr	r3, [r3, #32]
}
 800930a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800930e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009310:	4718      	bx	r3

08009312 <HAL_ADC_ConvHalfCpltCallback>:
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
 8009312:	4770      	bx	lr

08009314 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8009314:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8009316:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8009318:	f7ff fffb 	bl	8009312 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800931c:	bd08      	pop	{r3, pc}

0800931e <HAL_ADC_LevelOutOfWindowCallback>:
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
 800931e:	4770      	bx	lr

08009320 <HAL_ADC_IRQHandler>:
  uint32_t tmp_sr = hadc->Instance->SR;
 8009320:	6803      	ldr	r3, [r0, #0]
{
 8009322:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_sr = hadc->Instance->SR;
 8009324:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8009326:	685e      	ldr	r6, [r3, #4]
{
 8009328:	4604      	mov	r4, r0
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 800932a:	06b0      	lsls	r0, r6, #26
 800932c:	d526      	bpl.n	800937c <HAL_ADC_IRQHandler+0x5c>
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800932e:	07a9      	lsls	r1, r5, #30
 8009330:	d524      	bpl.n	800937c <HAL_ADC_IRQHandler+0x5c>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8009332:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8009334:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8009336:	bf5e      	ittt	pl
 8009338:	6aa2      	ldrpl	r2, [r4, #40]	@ 0x28
 800933a:	f442 7200 	orrpl.w	r2, r2, #512	@ 0x200
 800933e:	62a2      	strpl	r2, [r4, #40]	@ 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8009340:	689a      	ldr	r2, [r3, #8]
 8009342:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 8009346:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 800934a:	d110      	bne.n	800936e <HAL_ADC_IRQHandler+0x4e>
 800934c:	7b22      	ldrb	r2, [r4, #12]
 800934e:	b972      	cbnz	r2, 800936e <HAL_ADC_IRQHandler+0x4e>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8009350:	685a      	ldr	r2, [r3, #4]
 8009352:	f022 0220 	bic.w	r2, r2, #32
 8009356:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8009358:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800935a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800935e:	62a3      	str	r3, [r4, #40]	@ 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009360:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009362:	04d8      	lsls	r0, r3, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009364:	bf5e      	ittt	pl
 8009366:	6aa3      	ldrpl	r3, [r4, #40]	@ 0x28
 8009368:	f043 0301 	orrpl.w	r3, r3, #1
 800936c:	62a3      	strpl	r3, [r4, #40]	@ 0x28
      HAL_ADC_ConvCpltCallback(hadc);
 800936e:	4620      	mov	r0, r4
 8009370:	f7fc fd92 	bl	8005e98 <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8009374:	f06f 0212 	mvn.w	r2, #18
 8009378:	6823      	ldr	r3, [r4, #0]
 800937a:	601a      	str	r2, [r3, #0]
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 800937c:	0631      	lsls	r1, r6, #24
 800937e:	d530      	bpl.n	80093e2 <HAL_ADC_IRQHandler+0xc2>
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8009380:	076a      	lsls	r2, r5, #29
 8009382:	d52e      	bpl.n	80093e2 <HAL_ADC_IRQHandler+0xc2>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8009384:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009386:	06db      	lsls	r3, r3, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8009388:	bf5e      	ittt	pl
 800938a:	6aa3      	ldrpl	r3, [r4, #40]	@ 0x28
 800938c:	f443 5300 	orrpl.w	r3, r3, #8192	@ 0x2000
 8009390:	62a3      	strpl	r3, [r4, #40]	@ 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8009392:	6823      	ldr	r3, [r4, #0]
 8009394:	689a      	ldr	r2, [r3, #8]
 8009396:	f402 42e0 	and.w	r2, r2, #28672	@ 0x7000
 800939a:	f5b2 4fe0 	cmp.w	r2, #28672	@ 0x7000
 800939e:	d00a      	beq.n	80093b6 <HAL_ADC_IRQHandler+0x96>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80093a0:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80093a2:	0550      	lsls	r0, r2, #21
 80093a4:	d416      	bmi.n	80093d4 <HAL_ADC_IRQHandler+0xb4>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80093a6:	689a      	ldr	r2, [r3, #8]
 80093a8:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80093ac:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 80093b0:	d110      	bne.n	80093d4 <HAL_ADC_IRQHandler+0xb4>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80093b2:	7b22      	ldrb	r2, [r4, #12]
 80093b4:	b972      	cbnz	r2, 80093d4 <HAL_ADC_IRQHandler+0xb4>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80093b6:	685a      	ldr	r2, [r3, #4]
 80093b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80093bc:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80093be:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80093c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80093c4:	62a3      	str	r3, [r4, #40]	@ 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80093c6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80093c8:	05d9      	lsls	r1, r3, #23
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80093ca:	bf5e      	ittt	pl
 80093cc:	6aa3      	ldrpl	r3, [r4, #40]	@ 0x28
 80093ce:	f043 0301 	orrpl.w	r3, r3, #1
 80093d2:	62a3      	strpl	r3, [r4, #40]	@ 0x28
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80093d4:	4620      	mov	r0, r4
 80093d6:	f000 fa7f 	bl	80098d8 <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80093da:	f06f 020c 	mvn.w	r2, #12
 80093de:	6823      	ldr	r3, [r4, #0]
 80093e0:	601a      	str	r2, [r3, #0]
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80093e2:	0672      	lsls	r2, r6, #25
 80093e4:	d50c      	bpl.n	8009400 <HAL_ADC_IRQHandler+0xe0>
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80093e6:	07eb      	lsls	r3, r5, #31
 80093e8:	d50a      	bpl.n	8009400 <HAL_ADC_IRQHandler+0xe0>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80093ea:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80093ec:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80093ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80093f2:	62a3      	str	r3, [r4, #40]	@ 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80093f4:	f7ff ff93 	bl	800931e <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80093f8:	f06f 0201 	mvn.w	r2, #1
 80093fc:	6823      	ldr	r3, [r4, #0]
 80093fe:	601a      	str	r2, [r3, #0]
}
 8009400:	bd70      	pop	{r4, r5, r6, pc}

08009402 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8009402:	4770      	bx	lr

08009404 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009404:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 8009406:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8009408:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800940a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800940e:	6283      	str	r3, [r0, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8009410:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8009412:	f043 0304 	orr.w	r3, r3, #4
 8009416:	62c3      	str	r3, [r0, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8009418:	f7ff fff3 	bl	8009402 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800941c:	bd08      	pop	{r3, pc}
	...

08009420 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8009420:	2300      	movs	r3, #0
{ 
 8009422:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8009424:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8009426:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
{ 
 800942a:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800942c:	2b01      	cmp	r3, #1
 800942e:	d06c      	beq.n	800950a <HAL_ADC_ConfigChannel+0xea>
 8009430:	2301      	movs	r3, #1
 8009432:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  if (sConfig->Rank < 7U)
 8009436:	684d      	ldr	r5, [r1, #4]
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8009438:	6802      	ldr	r2, [r0, #0]
  if (sConfig->Rank < 7U)
 800943a:	2d06      	cmp	r5, #6
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800943c:	6808      	ldr	r0, [r1, #0]
 800943e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  if (sConfig->Rank < 7U)
 8009442:	d822      	bhi.n	800948a <HAL_ADC_ConfigChannel+0x6a>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8009444:	261f      	movs	r6, #31
 8009446:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 8009448:	3b05      	subs	r3, #5
 800944a:	409e      	lsls	r6, r3
 800944c:	ea25 0506 	bic.w	r5, r5, r6
 8009450:	fa00 f303 	lsl.w	r3, r0, r3
 8009454:	432b      	orrs	r3, r5
 8009456:	6353      	str	r3, [r2, #52]	@ 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8009458:	2809      	cmp	r0, #9
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800945a:	688b      	ldr	r3, [r1, #8]
 800945c:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 8009460:	f04f 0107 	mov.w	r1, #7
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8009464:	d929      	bls.n	80094ba <HAL_ADC_ConfigChannel+0x9a>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8009466:	68d6      	ldr	r6, [r2, #12]
 8009468:	3d1e      	subs	r5, #30
 800946a:	40a9      	lsls	r1, r5
 800946c:	ea26 0101 	bic.w	r1, r6, r1
 8009470:	40ab      	lsls	r3, r5
 8009472:	430b      	orrs	r3, r1
 8009474:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8009476:	f1a0 0310 	sub.w	r3, r0, #16
 800947a:	2b01      	cmp	r3, #1
 800947c:	d925      	bls.n	80094ca <HAL_ADC_ConfigChannel+0xaa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800947e:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8009480:	2300      	movs	r3, #0
 8009482:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 8009486:	b002      	add	sp, #8
 8009488:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 800948a:	2d0c      	cmp	r5, #12
 800948c:	f04f 051f 	mov.w	r5, #31
 8009490:	d809      	bhi.n	80094a6 <HAL_ADC_ConfigChannel+0x86>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8009492:	6b16      	ldr	r6, [r2, #48]	@ 0x30
 8009494:	3b23      	subs	r3, #35	@ 0x23
 8009496:	409d      	lsls	r5, r3
 8009498:	ea26 0505 	bic.w	r5, r6, r5
 800949c:	fa00 f303 	lsl.w	r3, r0, r3
 80094a0:	432b      	orrs	r3, r5
 80094a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80094a4:	e7d8      	b.n	8009458 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80094a6:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
 80094a8:	3b41      	subs	r3, #65	@ 0x41
 80094aa:	409d      	lsls	r5, r3
 80094ac:	ea26 0505 	bic.w	r5, r6, r5
 80094b0:	fa00 f303 	lsl.w	r3, r0, r3
 80094b4:	432b      	orrs	r3, r5
 80094b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80094b8:	e7ce      	b.n	8009458 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80094ba:	6910      	ldr	r0, [r2, #16]
 80094bc:	40a9      	lsls	r1, r5
 80094be:	ea20 0101 	bic.w	r1, r0, r1
 80094c2:	40ab      	lsls	r3, r5
 80094c4:	430b      	orrs	r3, r1
 80094c6:	6113      	str	r3, [r2, #16]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80094c8:	e7d9      	b.n	800947e <HAL_ADC_ConfigChannel+0x5e>
    if (hadc->Instance == ADC1)
 80094ca:	4b11      	ldr	r3, [pc, #68]	@ (8009510 <HAL_ADC_ConfigChannel+0xf0>)
 80094cc:	429a      	cmp	r2, r3
 80094ce:	d116      	bne.n	80094fe <HAL_ADC_ConfigChannel+0xde>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80094d0:	6893      	ldr	r3, [r2, #8]
 80094d2:	021b      	lsls	r3, r3, #8
 80094d4:	d4d3      	bmi.n	800947e <HAL_ADC_ConfigChannel+0x5e>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80094d6:	6893      	ldr	r3, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80094d8:	2810      	cmp	r0, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80094da:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80094de:	6093      	str	r3, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80094e0:	d1cd      	bne.n	800947e <HAL_ADC_ConfigChannel+0x5e>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80094e2:	4b0c      	ldr	r3, [pc, #48]	@ (8009514 <HAL_ADC_ConfigChannel+0xf4>)
 80094e4:	4a0c      	ldr	r2, [pc, #48]	@ (8009518 <HAL_ADC_ConfigChannel+0xf8>)
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80094ec:	220a      	movs	r2, #10
 80094ee:	4353      	muls	r3, r2
            wait_loop_index--;
 80094f0:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80094f2:	9b01      	ldr	r3, [sp, #4]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d0c2      	beq.n	800947e <HAL_ADC_ConfigChannel+0x5e>
            wait_loop_index--;
 80094f8:	9b01      	ldr	r3, [sp, #4]
 80094fa:	3b01      	subs	r3, #1
 80094fc:	e7f8      	b.n	80094f0 <HAL_ADC_ConfigChannel+0xd0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80094fe:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
      tmp_hal_status = HAL_ERROR;
 8009500:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009502:	f043 0320 	orr.w	r3, r3, #32
 8009506:	62a3      	str	r3, [r4, #40]	@ 0x28
      tmp_hal_status = HAL_ERROR;
 8009508:	e7ba      	b.n	8009480 <HAL_ADC_ConfigChannel+0x60>
  __HAL_LOCK(hadc);
 800950a:	2002      	movs	r0, #2
 800950c:	e7bb      	b.n	8009486 <HAL_ADC_ConfigChannel+0x66>
 800950e:	bf00      	nop
 8009510:	40012400 	.word	0x40012400
 8009514:	2000000c 	.word	0x2000000c
 8009518:	000f4240 	.word	0x000f4240

0800951c <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 800951c:	2300      	movs	r3, #0
{
 800951e:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wait_loop_index = 0U;
 8009520:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8009522:	6803      	ldr	r3, [r0, #0]
{
 8009524:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8009526:	689a      	ldr	r2, [r3, #8]
 8009528:	07d2      	lsls	r2, r2, #31
 800952a:	d502      	bpl.n	8009532 <ADC_Enable+0x16>
  return HAL_OK;
 800952c:	2000      	movs	r0, #0
}
 800952e:	b003      	add	sp, #12
 8009530:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 8009532:	689a      	ldr	r2, [r3, #8]
 8009534:	f042 0201 	orr.w	r2, r2, #1
 8009538:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800953a:	4b14      	ldr	r3, [pc, #80]	@ (800958c <ADC_Enable+0x70>)
 800953c:	4a14      	ldr	r2, [pc, #80]	@ (8009590 <ADC_Enable+0x74>)
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8009544:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8009546:	9b01      	ldr	r3, [sp, #4]
 8009548:	b9e3      	cbnz	r3, 8009584 <ADC_Enable+0x68>
    tickstart = HAL_GetTick();
 800954a:	f7ff fea3 	bl	8009294 <HAL_GetTick>
 800954e:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8009550:	6823      	ldr	r3, [r4, #0]
 8009552:	689b      	ldr	r3, [r3, #8]
 8009554:	07db      	lsls	r3, r3, #31
 8009556:	d4e9      	bmi.n	800952c <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8009558:	f7ff fe9c 	bl	8009294 <HAL_GetTick>
 800955c:	1b40      	subs	r0, r0, r5
 800955e:	2802      	cmp	r0, #2
 8009560:	d9f6      	bls.n	8009550 <ADC_Enable+0x34>
        if(ADC_IS_ENABLE(hadc) == RESET)
 8009562:	6823      	ldr	r3, [r4, #0]
 8009564:	689b      	ldr	r3, [r3, #8]
 8009566:	f013 0301 	ands.w	r3, r3, #1
 800956a:	d1f1      	bne.n	8009550 <ADC_Enable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800956c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
          return HAL_ERROR;
 800956e:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009570:	f042 0210 	orr.w	r2, r2, #16
 8009574:	62a2      	str	r2, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009576:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
          __HAL_UNLOCK(hadc);
 8009578:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800957c:	f042 0201 	orr.w	r2, r2, #1
 8009580:	62e2      	str	r2, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 8009582:	e7d4      	b.n	800952e <ADC_Enable+0x12>
      wait_loop_index--;
 8009584:	9b01      	ldr	r3, [sp, #4]
 8009586:	3b01      	subs	r3, #1
 8009588:	e7dc      	b.n	8009544 <ADC_Enable+0x28>
 800958a:	bf00      	nop
 800958c:	2000000c 	.word	0x2000000c
 8009590:	000f4240 	.word	0x000f4240

08009594 <HAL_ADC_Start_DMA>:
{
 8009594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8009598:	4b40      	ldr	r3, [pc, #256]	@ (800969c <HAL_ADC_Start_DMA+0x108>)
{
 800959a:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800959c:	6802      	ldr	r2, [r0, #0]
{
 800959e:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80095a0:	429a      	cmp	r2, r3
{
 80095a2:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80095a4:	d002      	beq.n	80095ac <HAL_ADC_Start_DMA+0x18>
 80095a6:	493e      	ldr	r1, [pc, #248]	@ (80096a0 <HAL_ADC_Start_DMA+0x10c>)
 80095a8:	428a      	cmp	r2, r1
 80095aa:	d103      	bne.n	80095b4 <HAL_ADC_Start_DMA+0x20>
 80095ac:	685b      	ldr	r3, [r3, #4]
 80095ae:	f413 2f70 	tst.w	r3, #983040	@ 0xf0000
 80095b2:	d16e      	bne.n	8009692 <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 80095b4:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 80095b8:	2b01      	cmp	r3, #1
 80095ba:	d06c      	beq.n	8009696 <HAL_ADC_Start_DMA+0x102>
 80095bc:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 80095be:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 80095c0:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
    tmp_hal_status = ADC_Enable(hadc);
 80095c4:	f7ff ffaa 	bl	800951c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80095c8:	4606      	mov	r6, r0
 80095ca:	2800      	cmp	r0, #0
 80095cc:	d15d      	bne.n	800968a <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 80095ce:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80095d0:	6821      	ldr	r1, [r4, #0]
 80095d2:	4b33      	ldr	r3, [pc, #204]	@ (80096a0 <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 80095d4:	f425 6570 	bic.w	r5, r5, #3840	@ 0xf00
 80095d8:	f025 0501 	bic.w	r5, r5, #1
 80095dc:	f445 7580 	orr.w	r5, r5, #256	@ 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80095e0:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 80095e2:	62a5      	str	r5, [r4, #40]	@ 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80095e4:	d104      	bne.n	80095f0 <HAL_ADC_Start_DMA+0x5c>
 80095e6:	4a2d      	ldr	r2, [pc, #180]	@ (800969c <HAL_ADC_Start_DMA+0x108>)
 80095e8:	6853      	ldr	r3, [r2, #4]
 80095ea:	f413 2f70 	tst.w	r3, #983040	@ 0xf0000
 80095ee:	d13e      	bne.n	800966e <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80095f0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80095f2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80095f6:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80095f8:	684b      	ldr	r3, [r1, #4]
 80095fa:	055a      	lsls	r2, r3, #21
 80095fc:	d505      	bpl.n	800960a <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80095fe:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009600:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8009604:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009608:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800960a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800960c:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800960e:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8009612:	bf18      	it	ne
 8009614:	6ae3      	ldrne	r3, [r4, #44]	@ 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009616:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8009618:	bf18      	it	ne
 800961a:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 800961e:	62e3      	str	r3, [r4, #44]	@ 0x2c
      __HAL_UNLOCK(hadc);
 8009620:	2300      	movs	r3, #0
 8009622:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009626:	4b1f      	ldr	r3, [pc, #124]	@ (80096a4 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009628:	314c      	adds	r1, #76	@ 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800962a:	6283      	str	r3, [r0, #40]	@ 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800962c:	4b1e      	ldr	r3, [pc, #120]	@ (80096a8 <HAL_ADC_Start_DMA+0x114>)
 800962e:	62c3      	str	r3, [r0, #44]	@ 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009630:	4b1e      	ldr	r3, [pc, #120]	@ (80096ac <HAL_ADC_Start_DMA+0x118>)
 8009632:	6303      	str	r3, [r0, #48]	@ 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8009634:	f06f 0302 	mvn.w	r3, #2
 8009638:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800963c:	f851 3c44 	ldr.w	r3, [r1, #-68]
 8009640:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009644:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009648:	4643      	mov	r3, r8
 800964a:	f000 f9ed 	bl	8009a28 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800964e:	6823      	ldr	r3, [r4, #0]
 8009650:	689a      	ldr	r2, [r3, #8]
 8009652:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 8009656:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800965a:	689a      	ldr	r2, [r3, #8]
 800965c:	bf0c      	ite	eq
 800965e:	f442 02a0 	orreq.w	r2, r2, #5242880	@ 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8009662:	f442 1280 	orrne.w	r2, r2, #1048576	@ 0x100000
 8009666:	609a      	str	r2, [r3, #8]
}
 8009668:	4630      	mov	r0, r6
 800966a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800966e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009670:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009674:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8009676:	6853      	ldr	r3, [r2, #4]
 8009678:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800967a:	bf41      	itttt	mi
 800967c:	6aa0      	ldrmi	r0, [r4, #40]	@ 0x28
 800967e:	f420 5040 	bicmi.w	r0, r0, #12288	@ 0x3000
 8009682:	f440 5080 	orrmi.w	r0, r0, #4096	@ 0x1000
 8009686:	62a0      	strmi	r0, [r4, #40]	@ 0x28
 8009688:	e7bf      	b.n	800960a <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 800968a:	2300      	movs	r3, #0
 800968c:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
 8009690:	e7ea      	b.n	8009668 <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 8009692:	2601      	movs	r6, #1
 8009694:	e7e8      	b.n	8009668 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 8009696:	2602      	movs	r6, #2
 8009698:	e7e6      	b.n	8009668 <HAL_ADC_Start_DMA+0xd4>
 800969a:	bf00      	nop
 800969c:	40012400 	.word	0x40012400
 80096a0:	40012800 	.word	0x40012800
 80096a4:	080092c5 	.word	0x080092c5
 80096a8:	08009315 	.word	0x08009315
 80096ac:	08009405 	.word	0x08009405

080096b0 <ADC_ConversionStop_Disable>:
{
 80096b0:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80096b2:	6803      	ldr	r3, [r0, #0]
{
 80096b4:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80096b6:	689a      	ldr	r2, [r3, #8]
 80096b8:	07d1      	lsls	r1, r2, #31
 80096ba:	d401      	bmi.n	80096c0 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 80096bc:	2000      	movs	r0, #0
}
 80096be:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 80096c0:	689a      	ldr	r2, [r3, #8]
 80096c2:	f022 0201 	bic.w	r2, r2, #1
 80096c6:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80096c8:	f7ff fde4 	bl	8009294 <HAL_GetTick>
 80096cc:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80096ce:	6823      	ldr	r3, [r4, #0]
 80096d0:	689b      	ldr	r3, [r3, #8]
 80096d2:	07db      	lsls	r3, r3, #31
 80096d4:	d5f2      	bpl.n	80096bc <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80096d6:	f7ff fddd 	bl	8009294 <HAL_GetTick>
 80096da:	1b40      	subs	r0, r0, r5
 80096dc:	2802      	cmp	r0, #2
 80096de:	d9f6      	bls.n	80096ce <ADC_ConversionStop_Disable+0x1e>
        if(ADC_IS_ENABLE(hadc) != RESET)
 80096e0:	6823      	ldr	r3, [r4, #0]
 80096e2:	689b      	ldr	r3, [r3, #8]
 80096e4:	07da      	lsls	r2, r3, #31
 80096e6:	d5f2      	bpl.n	80096ce <ADC_ConversionStop_Disable+0x1e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80096e8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
          return HAL_ERROR;
 80096ea:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80096ec:	f043 0310 	orr.w	r3, r3, #16
 80096f0:	62a3      	str	r3, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80096f2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80096f4:	f043 0301 	orr.w	r3, r3, #1
 80096f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 80096fa:	e7e0      	b.n	80096be <ADC_ConversionStop_Disable+0xe>

080096fc <HAL_ADC_Init>:
{
 80096fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc == NULL)
 80096fe:	4604      	mov	r4, r0
 8009700:	2800      	cmp	r0, #0
 8009702:	d06d      	beq.n	80097e0 <HAL_ADC_Init+0xe4>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8009704:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8009706:	b923      	cbnz	r3, 8009712 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8009708:	62c3      	str	r3, [r0, #44]	@ 0x2c
    hadc->Lock = HAL_UNLOCKED;
 800970a:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    HAL_ADC_MspInit(hadc);
 800970e:	f7fc fb5b 	bl	8005dc8 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8009712:	4620      	mov	r0, r4
 8009714:	f7ff ffcc 	bl	80096b0 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8009718:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800971a:	f013 0310 	ands.w	r3, r3, #16
 800971e:	d161      	bne.n	80097e4 <HAL_ADC_Init+0xe8>
 8009720:	2800      	cmp	r0, #0
 8009722:	d15f      	bne.n	80097e4 <HAL_ADC_Init+0xe8>
    ADC_STATE_CLR_SET(hadc->State,
 8009724:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8009726:	6861      	ldr	r1, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8009728:	f422 5288 	bic.w	r2, r2, #4352	@ 0x1100
 800972c:	f022 0202 	bic.w	r2, r2, #2
 8009730:	f042 0202 	orr.w	r2, r2, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8009734:	69e5      	ldr	r5, [r4, #28]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8009736:	68a6      	ldr	r6, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8009738:	62a2      	str	r2, [r4, #40]	@ 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800973a:	7b22      	ldrb	r2, [r4, #12]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800973c:	4329      	orrs	r1, r5
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800973e:	f5b6 7f80 	cmp.w	r6, #256	@ 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8009742:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8009746:	d036      	beq.n	80097b6 <HAL_ADC_Init+0xba>
 8009748:	1e77      	subs	r7, r6, #1
 800974a:	427d      	negs	r5, r7
 800974c:	417d      	adcs	r5, r7
 800974e:	022d      	lsls	r5, r5, #8
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8009750:	7d27      	ldrb	r7, [r4, #20]
 8009752:	2f01      	cmp	r7, #1
 8009754:	d106      	bne.n	8009764 <HAL_ADC_Init+0x68>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8009756:	bb82      	cbnz	r2, 80097ba <HAL_ADC_Init+0xbe>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8009758:	69a2      	ldr	r2, [r4, #24]
 800975a:	3a01      	subs	r2, #1
 800975c:	ea45 3242 	orr.w	r2, r5, r2, lsl #13
 8009760:	f442 6500 	orr.w	r5, r2, #2048	@ 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8009764:	6822      	ldr	r2, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8009766:	f5b6 7f80 	cmp.w	r6, #256	@ 0x100
      MODIFY_REG(hadc->Instance->CR1,
 800976a:	6857      	ldr	r7, [r2, #4]
 800976c:	f427 4769 	bic.w	r7, r7, #59648	@ 0xe900
 8009770:	ea45 0507 	orr.w	r5, r5, r7
 8009774:	6055      	str	r5, [r2, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8009776:	6897      	ldr	r7, [r2, #8]
 8009778:	4d1d      	ldr	r5, [pc, #116]	@ (80097f0 <HAL_ADC_Init+0xf4>)
 800977a:	ea05 0507 	and.w	r5, r5, r7
 800977e:	ea45 0501 	orr.w	r5, r5, r1
 8009782:	6095      	str	r5, [r2, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8009784:	d001      	beq.n	800978a <HAL_ADC_Init+0x8e>
 8009786:	2e01      	cmp	r6, #1
 8009788:	d102      	bne.n	8009790 <HAL_ADC_Init+0x94>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800978a:	6923      	ldr	r3, [r4, #16]
 800978c:	3b01      	subs	r3, #1
 800978e:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8009790:	6ad5      	ldr	r5, [r2, #44]	@ 0x2c
 8009792:	f425 0570 	bic.w	r5, r5, #15728640	@ 0xf00000
 8009796:	432b      	orrs	r3, r5
 8009798:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800979a:	6892      	ldr	r2, [r2, #8]
 800979c:	4b15      	ldr	r3, [pc, #84]	@ (80097f4 <HAL_ADC_Init+0xf8>)
 800979e:	4013      	ands	r3, r2
 80097a0:	4299      	cmp	r1, r3
 80097a2:	d113      	bne.n	80097cc <HAL_ADC_Init+0xd0>
      ADC_CLEAR_ERRORCODE(hadc);
 80097a4:	2300      	movs	r3, #0
 80097a6:	62e3      	str	r3, [r4, #44]	@ 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80097a8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80097aa:	f023 0303 	bic.w	r3, r3, #3
 80097ae:	f043 0301 	orr.w	r3, r3, #1
 80097b2:	62a3      	str	r3, [r4, #40]	@ 0x28
}
 80097b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80097b6:	4635      	mov	r5, r6
 80097b8:	e7ca      	b.n	8009750 <HAL_ADC_Init+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80097ba:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80097bc:	f042 0220 	orr.w	r2, r2, #32
 80097c0:	62a2      	str	r2, [r4, #40]	@ 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80097c2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80097c4:	f042 0201 	orr.w	r2, r2, #1
 80097c8:	62e2      	str	r2, [r4, #44]	@ 0x2c
 80097ca:	e7cb      	b.n	8009764 <HAL_ADC_Init+0x68>
      ADC_STATE_CLR_SET(hadc->State,
 80097cc:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80097ce:	f023 0312 	bic.w	r3, r3, #18
 80097d2:	f043 0310 	orr.w	r3, r3, #16
 80097d6:	62a3      	str	r3, [r4, #40]	@ 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80097d8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80097da:	f043 0301 	orr.w	r3, r3, #1
 80097de:	62e3      	str	r3, [r4, #44]	@ 0x2c
    return HAL_ERROR;
 80097e0:	2001      	movs	r0, #1
 80097e2:	e7e7      	b.n	80097b4 <HAL_ADC_Init+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80097e4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80097e6:	f043 0310 	orr.w	r3, r3, #16
 80097ea:	62a3      	str	r3, [r4, #40]	@ 0x28
    tmp_hal_status = HAL_ERROR;
 80097ec:	e7f8      	b.n	80097e0 <HAL_ADC_Init+0xe4>
 80097ee:	bf00      	nop
 80097f0:	ffe1f7fd 	.word	0xffe1f7fd
 80097f4:	ff1f0efe 	.word	0xff1f0efe

080097f8 <HAL_ADCEx_Calibration_Start>:
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80097f8:	2300      	movs	r3, #0
{
 80097fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80097fc:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80097fe:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
{
 8009802:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8009804:	2b01      	cmp	r3, #1
 8009806:	d062      	beq.n	80098ce <HAL_ADCEx_Calibration_Start+0xd6>
 8009808:	2301      	movs	r3, #1
 800980a:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800980e:	f7ff ff4f 	bl	80096b0 <ADC_ConversionStop_Disable>
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8009812:	4620      	mov	r0, r4
 8009814:	f7ff fe82 	bl	800951c <ADC_Enable>

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8009818:	4605      	mov	r5, r0
 800981a:	2800      	cmp	r0, #0
 800981c:	d12f      	bne.n	800987e <HAL_ADCEx_Calibration_Start+0x86>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800981e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8009820:	2002      	movs	r0, #2
     ADC_STATE_CLR_SET(hadc->State,
 8009822:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8009826:	f023 0302 	bic.w	r3, r3, #2
 800982a:	f043 0302 	orr.w	r3, r3, #2
 800982e:	62a3      	str	r3, [r4, #40]	@ 0x28
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8009830:	4b28      	ldr	r3, [pc, #160]	@ (80098d4 <HAL_ADCEx_Calibration_Start+0xdc>)
 8009832:	681e      	ldr	r6, [r3, #0]
 8009834:	f000 ff44 	bl	800a6c0 <HAL_RCCEx_GetPeriphCLKFreq>
 8009838:	fbb6 f6f0 	udiv	r6, r6, r0
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800983c:	0076      	lsls	r6, r6, #1
    wait_loop_index = ((SystemCoreClock
 800983e:	9601      	str	r6, [sp, #4]

    while(wait_loop_index != 0U)
 8009840:	9b01      	ldr	r3, [sp, #4]
 8009842:	bb03      	cbnz	r3, 8009886 <HAL_ADCEx_Calibration_Start+0x8e>
    {
      wait_loop_index--;
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8009844:	6822      	ldr	r2, [r4, #0]
 8009846:	6893      	ldr	r3, [r2, #8]
 8009848:	f043 0308 	orr.w	r3, r3, #8
 800984c:	6093      	str	r3, [r2, #8]
    
    tickstart = HAL_GetTick();  
 800984e:	f7ff fd21 	bl	8009294 <HAL_GetTick>
 8009852:	4606      	mov	r6, r0

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8009854:	6823      	ldr	r3, [r4, #0]
 8009856:	689a      	ldr	r2, [r3, #8]
 8009858:	0711      	lsls	r1, r2, #28
 800985a:	d418      	bmi.n	800988e <HAL_ADCEx_Calibration_Start+0x96>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800985c:	689a      	ldr	r2, [r3, #8]
 800985e:	f042 0204 	orr.w	r2, r2, #4
 8009862:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8009864:	f7ff fd16 	bl	8009294 <HAL_GetTick>
 8009868:	4606      	mov	r6, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800986a:	6823      	ldr	r3, [r4, #0]
 800986c:	689b      	ldr	r3, [r3, #8]
 800986e:	075b      	lsls	r3, r3, #29
 8009870:	d423      	bmi.n	80098ba <HAL_ADCEx_Calibration_Start+0xc2>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009872:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009874:	f023 0303 	bic.w	r3, r3, #3
 8009878:	f043 0301 	orr.w	r3, r3, #1
 800987c:	62a3      	str	r3, [r4, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800987e:	2300      	movs	r3, #0
 8009880:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8009884:	e016      	b.n	80098b4 <HAL_ADCEx_Calibration_Start+0xbc>
      wait_loop_index--;
 8009886:	9b01      	ldr	r3, [sp, #4]
 8009888:	3b01      	subs	r3, #1
 800988a:	9301      	str	r3, [sp, #4]
 800988c:	e7d8      	b.n	8009840 <HAL_ADCEx_Calibration_Start+0x48>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800988e:	f7ff fd01 	bl	8009294 <HAL_GetTick>
 8009892:	1b80      	subs	r0, r0, r6
 8009894:	280a      	cmp	r0, #10
 8009896:	d9dd      	bls.n	8009854 <HAL_ADCEx_Calibration_Start+0x5c>
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8009898:	6823      	ldr	r3, [r4, #0]
 800989a:	689b      	ldr	r3, [r3, #8]
 800989c:	0718      	lsls	r0, r3, #28
 800989e:	d5d9      	bpl.n	8009854 <HAL_ADCEx_Calibration_Start+0x5c>
          ADC_STATE_CLR_SET(hadc->State,
 80098a0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
          return HAL_ERROR;
 80098a2:	2501      	movs	r5, #1
          ADC_STATE_CLR_SET(hadc->State,
 80098a4:	f023 0312 	bic.w	r3, r3, #18
 80098a8:	f043 0310 	orr.w	r3, r3, #16
 80098ac:	62a3      	str	r3, [r4, #40]	@ 0x28
          __HAL_UNLOCK(hadc);
 80098ae:	2300      	movs	r3, #0
 80098b0:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 80098b4:	4628      	mov	r0, r5
 80098b6:	b002      	add	sp, #8
 80098b8:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80098ba:	f7ff fceb 	bl	8009294 <HAL_GetTick>
 80098be:	1b80      	subs	r0, r0, r6
 80098c0:	280a      	cmp	r0, #10
 80098c2:	d9d2      	bls.n	800986a <HAL_ADCEx_Calibration_Start+0x72>
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80098c4:	6823      	ldr	r3, [r4, #0]
 80098c6:	689b      	ldr	r3, [r3, #8]
 80098c8:	075a      	lsls	r2, r3, #29
 80098ca:	d5ce      	bpl.n	800986a <HAL_ADCEx_Calibration_Start+0x72>
 80098cc:	e7e8      	b.n	80098a0 <HAL_ADCEx_Calibration_Start+0xa8>
  __HAL_LOCK(hadc);
 80098ce:	2502      	movs	r5, #2
 80098d0:	e7f0      	b.n	80098b4 <HAL_ADCEx_Calibration_Start+0xbc>
 80098d2:	bf00      	nop
 80098d4:	2000000c 	.word	0x2000000c

080098d8 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80098d8:	4770      	bx	lr
	...

080098dc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80098dc:	4907      	ldr	r1, [pc, #28]	@ (80098fc <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80098de:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80098e0:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80098e2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80098e6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80098ea:	0412      	lsls	r2, r2, #16
 80098ec:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80098ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80098f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80098f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80098f8:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80098fa:	4770      	bx	lr
 80098fc:	e000ed00 	.word	0xe000ed00

08009900 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009900:	4b15      	ldr	r3, [pc, #84]	@ (8009958 <HAL_NVIC_SetPriority+0x58>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8009902:	b530      	push	{r4, r5, lr}
 8009904:	68dc      	ldr	r4, [r3, #12]
 8009906:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800990a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800990e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009910:	2b04      	cmp	r3, #4
 8009912:	bf28      	it	cs
 8009914:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009916:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009918:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800991c:	bf94      	ite	ls
 800991e:	2400      	movls	r4, #0
 8009920:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009922:	fa05 f303 	lsl.w	r3, r5, r3
 8009926:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800992a:	40a5      	lsls	r5, r4
 800992c:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009930:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8009932:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009934:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009938:	bfac      	ite	ge
 800993a:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800993e:	4a07      	ldrlt	r2, [pc, #28]	@ (800995c <HAL_NVIC_SetPriority+0x5c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009940:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8009944:	b2db      	uxtb	r3, r3
 8009946:	bfab      	itete	ge
 8009948:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800994c:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009950:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009954:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8009956:	bd30      	pop	{r4, r5, pc}
 8009958:	e000ed00 	.word	0xe000ed00
 800995c:	e000ed14 	.word	0xe000ed14

08009960 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8009960:	2800      	cmp	r0, #0
 8009962:	db07      	blt.n	8009974 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009964:	2301      	movs	r3, #1
 8009966:	0941      	lsrs	r1, r0, #5
 8009968:	4a03      	ldr	r2, [pc, #12]	@ (8009978 <HAL_NVIC_EnableIRQ+0x18>)
 800996a:	f000 001f 	and.w	r0, r0, #31
 800996e:	4083      	lsls	r3, r0
 8009970:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8009974:	4770      	bx	lr
 8009976:	bf00      	nop
 8009978:	e000e100 	.word	0xe000e100

0800997c <HAL_NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800997c:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8009980:	4905      	ldr	r1, [pc, #20]	@ (8009998 <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8009982:	4b06      	ldr	r3, [pc, #24]	@ (800999c <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8009984:	68ca      	ldr	r2, [r1, #12]
 8009986:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800998a:	4313      	orrs	r3, r2
 800998c:	60cb      	str	r3, [r1, #12]
 800998e:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8009992:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8009994:	e7fd      	b.n	8009992 <HAL_NVIC_SystemReset+0x16>
 8009996:	bf00      	nop
 8009998:	e000ed00 	.word	0xe000ed00
 800999c:	05fa0004 	.word	0x05fa0004

080099a0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80099a0:	3801      	subs	r0, #1
 80099a2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80099a6:	d20b      	bcs.n	80099c0 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80099a8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80099ac:	21f0      	movs	r1, #240	@ 0xf0
 80099ae:	4a05      	ldr	r2, [pc, #20]	@ (80099c4 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80099b0:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80099b2:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80099b6:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80099b8:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80099ba:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80099bc:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80099be:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80099c0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80099c2:	4770      	bx	lr
 80099c4:	e000ed00 	.word	0xe000ed00

080099c8 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80099c8:	4603      	mov	r3, r0
{
 80099ca:	b510      	push	{r4, lr}
  if(hdma == NULL)
 80099cc:	b330      	cbz	r0, 8009a1c <HAL_DMA_Init+0x54>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80099ce:	6801      	ldr	r1, [r0, #0]
 80099d0:	2014      	movs	r0, #20
 80099d2:	4a13      	ldr	r2, [pc, #76]	@ (8009a20 <HAL_DMA_Init+0x58>)
 80099d4:	440a      	add	r2, r1
 80099d6:	fbb2 f2f0 	udiv	r2, r2, r0
 80099da:	0092      	lsls	r2, r2, #2
 80099dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80099de:	4a11      	ldr	r2, [pc, #68]	@ (8009a24 <HAL_DMA_Init+0x5c>)
 80099e0:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80099e2:	2202      	movs	r2, #2
 80099e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80099e8:	e9d3 2401 	ldrd	r2, r4, [r3, #4]
 80099ec:	4322      	orrs	r2, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80099ee:	68dc      	ldr	r4, [r3, #12]
  tmp = hdma->Instance->CCR;
 80099f0:	6808      	ldr	r0, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80099f2:	4322      	orrs	r2, r4
 80099f4:	691c      	ldr	r4, [r3, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80099f6:	f36f 100d 	bfc	r0, #4, #10
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80099fa:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80099fc:	695c      	ldr	r4, [r3, #20]
 80099fe:	4322      	orrs	r2, r4
 8009a00:	699c      	ldr	r4, [r3, #24]
 8009a02:	4322      	orrs	r2, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8009a04:	69dc      	ldr	r4, [r3, #28]
 8009a06:	4322      	orrs	r2, r4
  tmp |=  hdma->Init.Direction        |
 8009a08:	4302      	orrs	r2, r0

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8009a0a:	600a      	str	r2, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009a0c:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8009a0e:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009a10:	6398      	str	r0, [r3, #56]	@ 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8009a12:	f883 0020 	strb.w	r0, [r3, #32]
  hdma->State = HAL_DMA_STATE_READY;
 8009a16:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  return HAL_OK;
}
 8009a1a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8009a1c:	2001      	movs	r0, #1
 8009a1e:	e7fc      	b.n	8009a1a <HAL_DMA_Init+0x52>
 8009a20:	bffdfff8 	.word	0xbffdfff8
 8009a24:	40020000 	.word	0x40020000

08009a28 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009a28:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8009a2a:	f890 4020 	ldrb.w	r4, [r0, #32]
 8009a2e:	2c01      	cmp	r4, #1
 8009a30:	d034      	beq.n	8009a9c <HAL_DMA_Start_IT+0x74>
 8009a32:	2401      	movs	r4, #1
 8009a34:	f880 4020 	strb.w	r4, [r0, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8009a38:	f890 4021 	ldrb.w	r4, [r0, #33]	@ 0x21
 8009a3c:	2c01      	cmp	r4, #1
 8009a3e:	b2e5      	uxtb	r5, r4
 8009a40:	f04f 0400 	mov.w	r4, #0
 8009a44:	d128      	bne.n	8009a98 <HAL_DMA_Start_IT+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009a46:	2602      	movs	r6, #2
 8009a48:	f880 6021 	strb.w	r6, [r0, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009a4c:	6384      	str	r4, [r0, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009a4e:	6804      	ldr	r4, [r0, #0]
 8009a50:	6826      	ldr	r6, [r4, #0]
 8009a52:	f026 0601 	bic.w	r6, r6, #1
 8009a56:	6026      	str	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8009a58:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	@ 0x3c
 8009a5c:	40bd      	lsls	r5, r7
 8009a5e:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8009a60:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009a62:	6843      	ldr	r3, [r0, #4]
 8009a64:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8009a66:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8009a68:	bf0b      	itete	eq
 8009a6a:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8009a6c:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8009a6e:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8009a70:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8009a72:	b14b      	cbz	r3, 8009a88 <HAL_DMA_Start_IT+0x60>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009a74:	6823      	ldr	r3, [r4, #0]
 8009a76:	f043 030e 	orr.w	r3, r3, #14
  HAL_StatusTypeDef status = HAL_OK;
 8009a7a:	2000      	movs	r0, #0
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8009a7c:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8009a7e:	6823      	ldr	r3, [r4, #0]
 8009a80:	f043 0301 	orr.w	r3, r3, #1
 8009a84:	6023      	str	r3, [r4, #0]
}
 8009a86:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009a88:	6823      	ldr	r3, [r4, #0]
 8009a8a:	f023 0304 	bic.w	r3, r3, #4
 8009a8e:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8009a90:	6823      	ldr	r3, [r4, #0]
 8009a92:	f043 030a 	orr.w	r3, r3, #10
 8009a96:	e7f0      	b.n	8009a7a <HAL_DMA_Start_IT+0x52>
    __HAL_UNLOCK(hdma); 
 8009a98:	f880 4020 	strb.w	r4, [r0, #32]
  __HAL_LOCK(hdma);
 8009a9c:	2002      	movs	r0, #2
 8009a9e:	e7f2      	b.n	8009a86 <HAL_DMA_Start_IT+0x5e>

08009aa0 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009aa0:	f890 2021 	ldrb.w	r2, [r0, #33]	@ 0x21
{
 8009aa4:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009aa6:	2a02      	cmp	r2, #2
 8009aa8:	d006      	beq.n	8009ab8 <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009aaa:	2204      	movs	r2, #4
 8009aac:	6382      	str	r2, [r0, #56]	@ 0x38
    return HAL_ERROR;
 8009aae:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	f883 2020 	strb.w	r2, [r3, #32]
}
 8009ab6:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009ab8:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8009aba:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009abc:	6811      	ldr	r1, [r2, #0]
 8009abe:	f021 010e 	bic.w	r1, r1, #14
 8009ac2:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8009ac4:	6811      	ldr	r1, [r2, #0]
 8009ac6:	f021 0101 	bic.w	r1, r1, #1
 8009aca:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8009acc:	2101      	movs	r1, #1
 8009ace:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009ad0:	fa01 f202 	lsl.w	r2, r1, r2
 8009ad4:	6042      	str	r2, [r0, #4]
  return status; 
 8009ad6:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8009ad8:	f883 1021 	strb.w	r1, [r3, #33]	@ 0x21
  return status; 
 8009adc:	e7e8      	b.n	8009ab0 <HAL_DMA_Abort+0x10>
	...

08009ae0 <HAL_DMA_Abort_IT>:
{  
 8009ae0:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8009ae2:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8009ae6:	2b02      	cmp	r3, #2
 8009ae8:	d003      	beq.n	8009af2 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009aea:	2304      	movs	r3, #4
 8009aec:	6383      	str	r3, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 8009aee:	2001      	movs	r0, #1
}
 8009af0:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009af2:	6803      	ldr	r3, [r0, #0]
 8009af4:	681a      	ldr	r2, [r3, #0]
 8009af6:	f022 020e 	bic.w	r2, r2, #14
 8009afa:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8009afc:	681a      	ldr	r2, [r3, #0]
 8009afe:	f022 0201 	bic.w	r2, r2, #1
 8009b02:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8009b04:	4a17      	ldr	r2, [pc, #92]	@ (8009b64 <HAL_DMA_Abort_IT+0x84>)
 8009b06:	4293      	cmp	r3, r2
 8009b08:	d01f      	beq.n	8009b4a <HAL_DMA_Abort_IT+0x6a>
 8009b0a:	3214      	adds	r2, #20
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d01e      	beq.n	8009b4e <HAL_DMA_Abort_IT+0x6e>
 8009b10:	3214      	adds	r2, #20
 8009b12:	4293      	cmp	r3, r2
 8009b14:	d01d      	beq.n	8009b52 <HAL_DMA_Abort_IT+0x72>
 8009b16:	3214      	adds	r2, #20
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d01d      	beq.n	8009b58 <HAL_DMA_Abort_IT+0x78>
 8009b1c:	3214      	adds	r2, #20
 8009b1e:	4293      	cmp	r3, r2
 8009b20:	d01d      	beq.n	8009b5e <HAL_DMA_Abort_IT+0x7e>
 8009b22:	3214      	adds	r2, #20
 8009b24:	4293      	cmp	r3, r2
 8009b26:	bf14      	ite	ne
 8009b28:	f04f 7380 	movne.w	r3, #16777216	@ 0x1000000
 8009b2c:	f44f 1380 	moveq.w	r3, #1048576	@ 0x100000
 8009b30:	4a0d      	ldr	r2, [pc, #52]	@ (8009b68 <HAL_DMA_Abort_IT+0x88>)
 8009b32:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8009b34:	2301      	movs	r3, #1
 8009b36:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8009b40:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8009b42:	b103      	cbz	r3, 8009b46 <HAL_DMA_Abort_IT+0x66>
      hdma->XferAbortCallback(hdma);
 8009b44:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8009b46:	2000      	movs	r0, #0
 8009b48:	e7d2      	b.n	8009af0 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8009b4a:	2301      	movs	r3, #1
 8009b4c:	e7f0      	b.n	8009b30 <HAL_DMA_Abort_IT+0x50>
 8009b4e:	2310      	movs	r3, #16
 8009b50:	e7ee      	b.n	8009b30 <HAL_DMA_Abort_IT+0x50>
 8009b52:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009b56:	e7eb      	b.n	8009b30 <HAL_DMA_Abort_IT+0x50>
 8009b58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009b5c:	e7e8      	b.n	8009b30 <HAL_DMA_Abort_IT+0x50>
 8009b5e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009b62:	e7e5      	b.n	8009b30 <HAL_DMA_Abort_IT+0x50>
 8009b64:	40020008 	.word	0x40020008
 8009b68:	40020000 	.word	0x40020000

08009b6c <HAL_DMA_IRQHandler>:
{
 8009b6c:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8009b6e:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009b70:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8009b72:	6c02      	ldr	r2, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009b74:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8009b76:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8009b78:	4095      	lsls	r5, r2
 8009b7a:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8009b7c:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8009b7e:	d032      	beq.n	8009be6 <HAL_DMA_IRQHandler+0x7a>
 8009b80:	074d      	lsls	r5, r1, #29
 8009b82:	d530      	bpl.n	8009be6 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009b84:	681a      	ldr	r2, [r3, #0]
 8009b86:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009b88:	bf5e      	ittt	pl
 8009b8a:	681a      	ldrpl	r2, [r3, #0]
 8009b8c:	f022 0204 	bicpl.w	r2, r2, #4
 8009b90:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009b92:	4a3e      	ldr	r2, [pc, #248]	@ (8009c8c <HAL_DMA_IRQHandler+0x120>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d019      	beq.n	8009bcc <HAL_DMA_IRQHandler+0x60>
 8009b98:	3214      	adds	r2, #20
 8009b9a:	4293      	cmp	r3, r2
 8009b9c:	d018      	beq.n	8009bd0 <HAL_DMA_IRQHandler+0x64>
 8009b9e:	3214      	adds	r2, #20
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d017      	beq.n	8009bd4 <HAL_DMA_IRQHandler+0x68>
 8009ba4:	3214      	adds	r2, #20
 8009ba6:	4293      	cmp	r3, r2
 8009ba8:	d017      	beq.n	8009bda <HAL_DMA_IRQHandler+0x6e>
 8009baa:	3214      	adds	r2, #20
 8009bac:	4293      	cmp	r3, r2
 8009bae:	d017      	beq.n	8009be0 <HAL_DMA_IRQHandler+0x74>
 8009bb0:	3214      	adds	r2, #20
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	bf14      	ite	ne
 8009bb6:	f04f 6380 	movne.w	r3, #67108864	@ 0x4000000
 8009bba:	f44f 0380 	moveq.w	r3, #4194304	@ 0x400000
 8009bbe:	4a34      	ldr	r2, [pc, #208]	@ (8009c90 <HAL_DMA_IRQHandler+0x124>)
 8009bc0:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8009bc2:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    if (hdma->XferErrorCallback != NULL)
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d05e      	beq.n	8009c86 <HAL_DMA_IRQHandler+0x11a>
}
 8009bc8:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8009bca:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009bcc:	2304      	movs	r3, #4
 8009bce:	e7f6      	b.n	8009bbe <HAL_DMA_IRQHandler+0x52>
 8009bd0:	2340      	movs	r3, #64	@ 0x40
 8009bd2:	e7f4      	b.n	8009bbe <HAL_DMA_IRQHandler+0x52>
 8009bd4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009bd8:	e7f1      	b.n	8009bbe <HAL_DMA_IRQHandler+0x52>
 8009bda:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009bde:	e7ee      	b.n	8009bbe <HAL_DMA_IRQHandler+0x52>
 8009be0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8009be4:	e7eb      	b.n	8009bbe <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8009be6:	2502      	movs	r5, #2
 8009be8:	4095      	lsls	r5, r2
 8009bea:	4225      	tst	r5, r4
 8009bec:	d035      	beq.n	8009c5a <HAL_DMA_IRQHandler+0xee>
 8009bee:	078d      	lsls	r5, r1, #30
 8009bf0:	d533      	bpl.n	8009c5a <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009bf2:	681a      	ldr	r2, [r3, #0]
 8009bf4:	0694      	lsls	r4, r2, #26
 8009bf6:	d406      	bmi.n	8009c06 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8009bf8:	681a      	ldr	r2, [r3, #0]
 8009bfa:	f022 020a 	bic.w	r2, r2, #10
 8009bfe:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8009c00:	2201      	movs	r2, #1
 8009c02:	f880 2021 	strb.w	r2, [r0, #33]	@ 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009c06:	4a21      	ldr	r2, [pc, #132]	@ (8009c8c <HAL_DMA_IRQHandler+0x120>)
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	d019      	beq.n	8009c40 <HAL_DMA_IRQHandler+0xd4>
 8009c0c:	3214      	adds	r2, #20
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	d018      	beq.n	8009c44 <HAL_DMA_IRQHandler+0xd8>
 8009c12:	3214      	adds	r2, #20
 8009c14:	4293      	cmp	r3, r2
 8009c16:	d017      	beq.n	8009c48 <HAL_DMA_IRQHandler+0xdc>
 8009c18:	3214      	adds	r2, #20
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d017      	beq.n	8009c4e <HAL_DMA_IRQHandler+0xe2>
 8009c1e:	3214      	adds	r2, #20
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d017      	beq.n	8009c54 <HAL_DMA_IRQHandler+0xe8>
 8009c24:	3214      	adds	r2, #20
 8009c26:	4293      	cmp	r3, r2
 8009c28:	bf14      	ite	ne
 8009c2a:	f04f 7300 	movne.w	r3, #33554432	@ 0x2000000
 8009c2e:	f44f 1300 	moveq.w	r3, #2097152	@ 0x200000
 8009c32:	4a17      	ldr	r2, [pc, #92]	@ (8009c90 <HAL_DMA_IRQHandler+0x124>)
 8009c34:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8009c36:	2300      	movs	r3, #0
 8009c38:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8009c3c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8009c3e:	e7c1      	b.n	8009bc4 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009c40:	2302      	movs	r3, #2
 8009c42:	e7f6      	b.n	8009c32 <HAL_DMA_IRQHandler+0xc6>
 8009c44:	2320      	movs	r3, #32
 8009c46:	e7f4      	b.n	8009c32 <HAL_DMA_IRQHandler+0xc6>
 8009c48:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009c4c:	e7f1      	b.n	8009c32 <HAL_DMA_IRQHandler+0xc6>
 8009c4e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009c52:	e7ee      	b.n	8009c32 <HAL_DMA_IRQHandler+0xc6>
 8009c54:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009c58:	e7eb      	b.n	8009c32 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8009c5a:	2508      	movs	r5, #8
 8009c5c:	4095      	lsls	r5, r2
 8009c5e:	4225      	tst	r5, r4
 8009c60:	d011      	beq.n	8009c86 <HAL_DMA_IRQHandler+0x11a>
 8009c62:	0709      	lsls	r1, r1, #28
 8009c64:	d50f      	bpl.n	8009c86 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009c66:	6819      	ldr	r1, [r3, #0]
 8009c68:	f021 010e 	bic.w	r1, r1, #14
 8009c6c:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8009c6e:	2301      	movs	r3, #1
 8009c70:	fa03 f202 	lsl.w	r2, r3, r2
 8009c74:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009c76:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8009c78:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8009c82:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8009c84:	e79e      	b.n	8009bc4 <HAL_DMA_IRQHandler+0x58>
}
 8009c86:	bc70      	pop	{r4, r5, r6}
 8009c88:	4770      	bx	lr
 8009c8a:	bf00      	nop
 8009c8c:	40020008 	.word	0x40020008
 8009c90:	40020000 	.word	0x40020000

08009c94 <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8009c94:	4a11      	ldr	r2, [pc, #68]	@ (8009cdc <FLASH_SetErrorCode+0x48>)
 8009c96:	68d3      	ldr	r3, [r2, #12]
 8009c98:	f013 0310 	ands.w	r3, r3, #16
 8009c9c:	d005      	beq.n	8009caa <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8009c9e:	4910      	ldr	r1, [pc, #64]	@ (8009ce0 <FLASH_SetErrorCode+0x4c>)
 8009ca0:	69cb      	ldr	r3, [r1, #28]
 8009ca2:	f043 0302 	orr.w	r3, r3, #2
 8009ca6:	61cb      	str	r3, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8009ca8:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8009caa:	68d2      	ldr	r2, [r2, #12]
 8009cac:	0750      	lsls	r0, r2, #29
 8009cae:	d506      	bpl.n	8009cbe <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8009cb0:	490b      	ldr	r1, [pc, #44]	@ (8009ce0 <FLASH_SetErrorCode+0x4c>)
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8009cb2:	f043 0304 	orr.w	r3, r3, #4
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8009cb6:	69ca      	ldr	r2, [r1, #28]
 8009cb8:	f042 0201 	orr.w	r2, r2, #1
 8009cbc:	61ca      	str	r2, [r1, #28]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8009cbe:	4a07      	ldr	r2, [pc, #28]	@ (8009cdc <FLASH_SetErrorCode+0x48>)
 8009cc0:	69d1      	ldr	r1, [r2, #28]
 8009cc2:	07c9      	lsls	r1, r1, #31
 8009cc4:	d508      	bpl.n	8009cd8 <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8009cc6:	4806      	ldr	r0, [pc, #24]	@ (8009ce0 <FLASH_SetErrorCode+0x4c>)
 8009cc8:	69c1      	ldr	r1, [r0, #28]
 8009cca:	f041 0104 	orr.w	r1, r1, #4
 8009cce:	61c1      	str	r1, [r0, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8009cd0:	69d1      	ldr	r1, [r2, #28]
 8009cd2:	f021 0101 	bic.w	r1, r1, #1
 8009cd6:	61d1      	str	r1, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8009cd8:	60d3      	str	r3, [r2, #12]
}  
 8009cda:	4770      	bx	lr
 8009cdc:	40022000 	.word	0x40022000
 8009ce0:	200018b8 	.word	0x200018b8

08009ce4 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8009ce4:	4b06      	ldr	r3, [pc, #24]	@ (8009d00 <HAL_FLASH_Unlock+0x1c>)
 8009ce6:	6918      	ldr	r0, [r3, #16]
 8009ce8:	f010 0080 	ands.w	r0, r0, #128	@ 0x80
 8009cec:	d007      	beq.n	8009cfe <HAL_FLASH_Unlock+0x1a>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8009cee:	4a05      	ldr	r2, [pc, #20]	@ (8009d04 <HAL_FLASH_Unlock+0x20>)
 8009cf0:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8009cf2:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8009cf6:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8009cf8:	6918      	ldr	r0, [r3, #16]
 8009cfa:	f3c0 10c0 	ubfx	r0, r0, #7, #1
}
 8009cfe:	4770      	bx	lr
 8009d00:	40022000 	.word	0x40022000
 8009d04:	45670123 	.word	0x45670123

08009d08 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8009d08:	4a03      	ldr	r2, [pc, #12]	@ (8009d18 <HAL_FLASH_Lock+0x10>)
}
 8009d0a:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8009d0c:	6913      	ldr	r3, [r2, #16]
 8009d0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d12:	6113      	str	r3, [r2, #16]
}
 8009d14:	4770      	bx	lr
 8009d16:	bf00      	nop
 8009d18:	40022000 	.word	0x40022000

08009d1c <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 8009d1c:	4b01      	ldr	r3, [pc, #4]	@ (8009d24 <HAL_FLASH_GetError+0x8>)
 8009d1e:	69d8      	ldr	r0, [r3, #28]
}
 8009d20:	4770      	bx	lr
 8009d22:	bf00      	nop
 8009d24:	200018b8 	.word	0x200018b8

08009d28 <FLASH_WaitForLastOperation>:
{
 8009d28:	b570      	push	{r4, r5, r6, lr}
 8009d2a:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8009d2c:	f7ff fab2 	bl	8009294 <HAL_GetTick>
 8009d30:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8009d32:	4c11      	ldr	r4, [pc, #68]	@ (8009d78 <FLASH_WaitForLastOperation+0x50>)
 8009d34:	68e3      	ldr	r3, [r4, #12]
 8009d36:	07d8      	lsls	r0, r3, #31
 8009d38:	d412      	bmi.n	8009d60 <FLASH_WaitForLastOperation+0x38>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8009d3a:	68e3      	ldr	r3, [r4, #12]
 8009d3c:	0699      	lsls	r1, r3, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8009d3e:	bf44      	itt	mi
 8009d40:	2320      	movmi	r3, #32
 8009d42:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8009d44:	68e3      	ldr	r3, [r4, #12]
 8009d46:	06da      	lsls	r2, r3, #27
 8009d48:	d406      	bmi.n	8009d58 <FLASH_WaitForLastOperation+0x30>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8009d4a:	69e3      	ldr	r3, [r4, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8009d4c:	07db      	lsls	r3, r3, #31
 8009d4e:	d403      	bmi.n	8009d58 <FLASH_WaitForLastOperation+0x30>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8009d50:	68e0      	ldr	r0, [r4, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8009d52:	f010 0004 	ands.w	r0, r0, #4
 8009d56:	d007      	beq.n	8009d68 <FLASH_WaitForLastOperation+0x40>
    FLASH_SetErrorCode();
 8009d58:	f7ff ff9c 	bl	8009c94 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8009d5c:	2001      	movs	r0, #1
 8009d5e:	e003      	b.n	8009d68 <FLASH_WaitForLastOperation+0x40>
    if (Timeout != HAL_MAX_DELAY)
 8009d60:	1c6b      	adds	r3, r5, #1
 8009d62:	d0e7      	beq.n	8009d34 <FLASH_WaitForLastOperation+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8009d64:	b90d      	cbnz	r5, 8009d6a <FLASH_WaitForLastOperation+0x42>
        return HAL_TIMEOUT;
 8009d66:	2003      	movs	r0, #3
}
 8009d68:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8009d6a:	f7ff fa93 	bl	8009294 <HAL_GetTick>
 8009d6e:	1b80      	subs	r0, r0, r6
 8009d70:	42a8      	cmp	r0, r5
 8009d72:	d9df      	bls.n	8009d34 <FLASH_WaitForLastOperation+0xc>
 8009d74:	e7f7      	b.n	8009d66 <FLASH_WaitForLastOperation+0x3e>
 8009d76:	bf00      	nop
 8009d78:	40022000 	.word	0x40022000

08009d7c <HAL_FLASH_Program>:
{
 8009d7c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_LOCK(&pFlash);
 8009d80:	f8df a094 	ldr.w	sl, [pc, #148]	@ 8009e18 <HAL_FLASH_Program+0x9c>
{
 8009d84:	461f      	mov	r7, r3
  __HAL_LOCK(&pFlash);
 8009d86:	f89a 3018 	ldrb.w	r3, [sl, #24]
{
 8009d8a:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 8009d8c:	2b01      	cmp	r3, #1
{
 8009d8e:	4688      	mov	r8, r1
 8009d90:	4691      	mov	r9, r2
  __HAL_LOCK(&pFlash);
 8009d92:	d03f      	beq.n	8009e14 <HAL_FLASH_Program+0x98>
 8009d94:	2301      	movs	r3, #1
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8009d96:	f24c 3050 	movw	r0, #50000	@ 0xc350
  __HAL_LOCK(&pFlash);
 8009d9a:	f88a 3018 	strb.w	r3, [sl, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8009d9e:	f7ff ffc3 	bl	8009d28 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8009da2:	bb90      	cbnz	r0, 8009e0a <HAL_FLASH_Program+0x8e>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8009da4:	2d01      	cmp	r5, #1
 8009da6:	d003      	beq.n	8009db0 <HAL_FLASH_Program+0x34>
      nbiterations = 2U;
 8009da8:	2d02      	cmp	r5, #2
 8009daa:	bf14      	ite	ne
 8009dac:	2504      	movne	r5, #4
 8009dae:	2502      	moveq	r5, #2
      nbiterations = 4U;
 8009db0:	2600      	movs	r6, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009db2:	4633      	mov	r3, r6
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8009db4:	f8df b064 	ldr.w	fp, [pc, #100]	@ 8009e1c <HAL_FLASH_Program+0xa0>
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8009db8:	0134      	lsls	r4, r6, #4
 8009dba:	f1c4 0120 	rsb	r1, r4, #32
 8009dbe:	f1a4 0220 	sub.w	r2, r4, #32
 8009dc2:	fa07 f101 	lsl.w	r1, r7, r1
 8009dc6:	fa29 f404 	lsr.w	r4, r9, r4
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009dca:	f8ca 301c 	str.w	r3, [sl, #28]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8009dce:	430c      	orrs	r4, r1
 8009dd0:	fa27 f202 	lsr.w	r2, r7, r2
 8009dd4:	4314      	orrs	r4, r2
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8009dd6:	f8db 2010 	ldr.w	r2, [fp, #16]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8009dda:	b2a4      	uxth	r4, r4
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8009ddc:	f042 0201 	orr.w	r2, r2, #1
 8009de0:	f8cb 2010 	str.w	r2, [fp, #16]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8009de4:	f24c 3050 	movw	r0, #50000	@ 0xc350
  *(__IO uint16_t*)Address = Data;
 8009de8:	f828 4016 	strh.w	r4, [r8, r6, lsl #1]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8009dec:	f7ff ff9c 	bl	8009d28 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8009df0:	f8db 2010 	ldr.w	r2, [fp, #16]
 8009df4:	f022 0201 	bic.w	r2, r2, #1
 8009df8:	f8cb 2010 	str.w	r2, [fp, #16]
      if (status != HAL_OK)
 8009dfc:	b928      	cbnz	r0, 8009e0a <HAL_FLASH_Program+0x8e>
    for (index = 0U; index < nbiterations; index++)
 8009dfe:	3601      	adds	r6, #1
 8009e00:	b2f2      	uxtb	r2, r6
 8009e02:	4295      	cmp	r5, r2
 8009e04:	f04f 0300 	mov.w	r3, #0
 8009e08:	d8d6      	bhi.n	8009db8 <HAL_FLASH_Program+0x3c>
  __HAL_UNLOCK(&pFlash);
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	f88a 3018 	strb.w	r3, [sl, #24]
}
 8009e10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(&pFlash);
 8009e14:	2002      	movs	r0, #2
 8009e16:	e7fb      	b.n	8009e10 <HAL_FLASH_Program+0x94>
 8009e18:	200018b8 	.word	0x200018b8
 8009e1c:	40022000 	.word	0x40022000

08009e20 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009e20:	2200      	movs	r2, #0
 8009e22:	4b06      	ldr	r3, [pc, #24]	@ (8009e3c <FLASH_PageErase+0x1c>)
 8009e24:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8009e26:	4b06      	ldr	r3, [pc, #24]	@ (8009e40 <FLASH_PageErase+0x20>)
 8009e28:	691a      	ldr	r2, [r3, #16]
 8009e2a:	f042 0202 	orr.w	r2, r2, #2
 8009e2e:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8009e30:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8009e32:	691a      	ldr	r2, [r3, #16]
 8009e34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e38:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8009e3a:	4770      	bx	lr
 8009e3c:	200018b8 	.word	0x200018b8
 8009e40:	40022000 	.word	0x40022000

08009e44 <HAL_FLASHEx_Erase>:
{
 8009e44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8009e48:	4f26      	ldr	r7, [pc, #152]	@ (8009ee4 <HAL_FLASHEx_Erase+0xa0>)
{
 8009e4a:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 8009e4c:	7e3b      	ldrb	r3, [r7, #24]
{
 8009e4e:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8009e50:	2b01      	cmp	r3, #1
 8009e52:	d044      	beq.n	8009ede <HAL_FLASHEx_Erase+0x9a>
 8009e54:	2401      	movs	r4, #1
 8009e56:	763c      	strb	r4, [r7, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8009e58:	6803      	ldr	r3, [r0, #0]
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8009e5a:	f24c 3050 	movw	r0, #50000	@ 0xc350
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8009e5e:	2b02      	cmp	r3, #2
 8009e60:	d11a      	bne.n	8009e98 <HAL_FLASHEx_Erase+0x54>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8009e62:	f7ff ff61 	bl	8009d28 <FLASH_WaitForLastOperation>
 8009e66:	b120      	cbz	r0, 8009e72 <HAL_FLASHEx_Erase+0x2e>
  HAL_StatusTypeDef status = HAL_ERROR;
 8009e68:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	763b      	strb	r3, [r7, #24]
}
 8009e6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8009e72:	4c1d      	ldr	r4, [pc, #116]	@ (8009ee8 <HAL_FLASHEx_Erase+0xa4>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009e74:	61f8      	str	r0, [r7, #28]
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8009e76:	6923      	ldr	r3, [r4, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009e78:	f24c 3050 	movw	r0, #50000	@ 0xc350
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8009e7c:	f043 0304 	orr.w	r3, r3, #4
 8009e80:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8009e82:	6923      	ldr	r3, [r4, #16]
 8009e84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e88:	6123      	str	r3, [r4, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009e8a:	f7ff ff4d 	bl	8009d28 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8009e8e:	6923      	ldr	r3, [r4, #16]
 8009e90:	f023 0304 	bic.w	r3, r3, #4
 8009e94:	6123      	str	r3, [r4, #16]
 8009e96:	e7e8      	b.n	8009e6a <HAL_FLASHEx_Erase+0x26>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8009e98:	f7ff ff46 	bl	8009d28 <FLASH_WaitForLastOperation>
 8009e9c:	2800      	cmp	r0, #0
 8009e9e:	d1e3      	bne.n	8009e68 <HAL_FLASHEx_Erase+0x24>
        *PageError = 0xFFFFFFFFU;
 8009ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8009ea4:	f8c8 3000 	str.w	r3, [r8]
  HAL_StatusTypeDef status = HAL_ERROR;
 8009ea8:	4620      	mov	r0, r4
        for(address = pEraseInit->PageAddress;
 8009eaa:	68ae      	ldr	r6, [r5, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8009eac:	4c0e      	ldr	r4, [pc, #56]	@ (8009ee8 <HAL_FLASHEx_Erase+0xa4>)
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8009eae:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 8009eb2:	eb03 2382 	add.w	r3, r3, r2, lsl #10
 8009eb6:	42b3      	cmp	r3, r6
 8009eb8:	d9d7      	bls.n	8009e6a <HAL_FLASHEx_Erase+0x26>
          FLASH_PageErase(address);
 8009eba:	4630      	mov	r0, r6
 8009ebc:	f7ff ffb0 	bl	8009e20 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009ec0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8009ec4:	f7ff ff30 	bl	8009d28 <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8009ec8:	6923      	ldr	r3, [r4, #16]
 8009eca:	f023 0302 	bic.w	r3, r3, #2
 8009ece:	6123      	str	r3, [r4, #16]
          if (status != HAL_OK)
 8009ed0:	b110      	cbz	r0, 8009ed8 <HAL_FLASHEx_Erase+0x94>
            *PageError = address;
 8009ed2:	f8c8 6000 	str.w	r6, [r8]
            break;
 8009ed6:	e7c8      	b.n	8009e6a <HAL_FLASHEx_Erase+0x26>
            address += FLASH_PAGE_SIZE)
 8009ed8:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8009edc:	e7e7      	b.n	8009eae <HAL_FLASHEx_Erase+0x6a>
  __HAL_LOCK(&pFlash);
 8009ede:	2002      	movs	r0, #2
 8009ee0:	e7c5      	b.n	8009e6e <HAL_FLASHEx_Erase+0x2a>
 8009ee2:	bf00      	nop
 8009ee4:	200018b8 	.word	0x200018b8
 8009ee8:	40022000 	.word	0x40022000

08009eec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009eec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8009ef0:	2400      	movs	r4, #0
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8009ef2:	f04f 0e0f 	mov.w	lr, #15
  uint32_t position = 0x00u;
 8009ef6:	4626      	mov	r6, r4
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8009ef8:	f8df c184 	ldr.w	ip, [pc, #388]	@ 800a080 <HAL_GPIO_Init+0x194>
 8009efc:	4b61      	ldr	r3, [pc, #388]	@ (800a084 <HAL_GPIO_Init+0x198>)
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8009efe:	f100 0804 	add.w	r8, r0, #4
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009f02:	680a      	ldr	r2, [r1, #0]
 8009f04:	fa32 f506 	lsrs.w	r5, r2, r6
 8009f08:	d102      	bne.n	8009f10 <HAL_GPIO_Init+0x24>
      }
    }

	position++;
  }
}
 8009f0a:	b003      	add	sp, #12
 8009f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8009f10:	2501      	movs	r5, #1
 8009f12:	fa05 f706 	lsl.w	r7, r5, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8009f16:	ea02 0507 	and.w	r5, r2, r7
    if (iocurrent == ioposition)
 8009f1a:	ea37 0202 	bics.w	r2, r7, r2
 8009f1e:	d176      	bne.n	800a00e <HAL_GPIO_Init+0x122>
      switch (GPIO_Init->Mode)
 8009f20:	684a      	ldr	r2, [r1, #4]
 8009f22:	2a03      	cmp	r2, #3
 8009f24:	d807      	bhi.n	8009f36 <HAL_GPIO_Init+0x4a>
 8009f26:	3a01      	subs	r2, #1
 8009f28:	2a02      	cmp	r2, #2
 8009f2a:	f200 8083 	bhi.w	800a034 <HAL_GPIO_Init+0x148>
 8009f2e:	e8df f002 	tbb	[pc, r2]
 8009f32:	9691      	.short	0x9691
 8009f34:	9c          	.byte	0x9c
 8009f35:	00          	.byte	0x00
 8009f36:	2a12      	cmp	r2, #18
 8009f38:	f000 8094 	beq.w	800a064 <HAL_GPIO_Init+0x178>
 8009f3c:	d869      	bhi.n	800a012 <HAL_GPIO_Init+0x126>
 8009f3e:	2a11      	cmp	r2, #17
 8009f40:	f000 808a 	beq.w	800a058 <HAL_GPIO_Init+0x16c>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8009f44:	2dff      	cmp	r5, #255	@ 0xff
 8009f46:	bf94      	ite	ls
 8009f48:	4681      	movls	r9, r0
 8009f4a:	46c1      	movhi	r9, r8
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8009f4c:	ea4f 0286 	mov.w	r2, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8009f50:	f8d9 7000 	ldr.w	r7, [r9]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8009f54:	bf88      	it	hi
 8009f56:	3a20      	subhi	r2, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8009f58:	fa0e fa02 	lsl.w	sl, lr, r2
 8009f5c:	ea27 070a 	bic.w	r7, r7, sl
 8009f60:	fa04 f202 	lsl.w	r2, r4, r2
 8009f64:	4317      	orrs	r7, r2
 8009f66:	f8c9 7000 	str.w	r7, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8009f6a:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8009f6e:	f019 5f80 	tst.w	r9, #268435456	@ 0x10000000
 8009f72:	d04c      	beq.n	800a00e <HAL_GPIO_Init+0x122>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8009f74:	f8dc 2018 	ldr.w	r2, [ip, #24]
 8009f78:	f026 0703 	bic.w	r7, r6, #3
 8009f7c:	f042 0201 	orr.w	r2, r2, #1
 8009f80:	f8cc 2018 	str.w	r2, [ip, #24]
 8009f84:	f8dc 2018 	ldr.w	r2, [ip, #24]
 8009f88:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 8009f8c:	f002 0201 	and.w	r2, r2, #1
 8009f90:	9201      	str	r2, [sp, #4]
 8009f92:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8009f96:	f006 0a03 	and.w	sl, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8009f9a:	9a01      	ldr	r2, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8009f9c:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8009fa0:	68ba      	ldr	r2, [r7, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8009fa2:	fa0e fb0a 	lsl.w	fp, lr, sl
 8009fa6:	ea22 0b0b 	bic.w	fp, r2, fp
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8009faa:	4a37      	ldr	r2, [pc, #220]	@ (800a088 <HAL_GPIO_Init+0x19c>)
 8009fac:	4290      	cmp	r0, r2
 8009fae:	d060      	beq.n	800a072 <HAL_GPIO_Init+0x186>
 8009fb0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009fb4:	4290      	cmp	r0, r2
 8009fb6:	d05e      	beq.n	800a076 <HAL_GPIO_Init+0x18a>
 8009fb8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009fbc:	4290      	cmp	r0, r2
 8009fbe:	d05c      	beq.n	800a07a <HAL_GPIO_Init+0x18e>
 8009fc0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009fc4:	4290      	cmp	r0, r2
 8009fc6:	bf14      	ite	ne
 8009fc8:	2204      	movne	r2, #4
 8009fca:	2203      	moveq	r2, #3
 8009fcc:	fa02 f20a 	lsl.w	r2, r2, sl
 8009fd0:	ea42 020b 	orr.w	r2, r2, fp
        AFIO->EXTICR[position >> 2u] = temp;
 8009fd4:	60ba      	str	r2, [r7, #8]
          SET_BIT(EXTI->RTSR, iocurrent);
 8009fd6:	689a      	ldr	r2, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8009fd8:	f419 1f80 	tst.w	r9, #1048576	@ 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8009fdc:	bf14      	ite	ne
 8009fde:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8009fe0:	43aa      	biceq	r2, r5
 8009fe2:	609a      	str	r2, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8009fe4:	68da      	ldr	r2, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8009fe6:	f419 1f00 	tst.w	r9, #2097152	@ 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8009fea:	bf14      	ite	ne
 8009fec:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8009fee:	43aa      	biceq	r2, r5
 8009ff0:	60da      	str	r2, [r3, #12]
          SET_BIT(EXTI->EMR, iocurrent);
 8009ff2:	685a      	ldr	r2, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8009ff4:	f419 3f00 	tst.w	r9, #131072	@ 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8009ff8:	bf14      	ite	ne
 8009ffa:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8009ffc:	43aa      	biceq	r2, r5
 8009ffe:	605a      	str	r2, [r3, #4]
          SET_BIT(EXTI->IMR, iocurrent);
 800a000:	681a      	ldr	r2, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800a002:	f419 3f80 	tst.w	r9, #65536	@ 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 800a006:	bf14      	ite	ne
 800a008:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800a00a:	43aa      	biceq	r2, r5
 800a00c:	601a      	str	r2, [r3, #0]
	position++;
 800a00e:	3601      	adds	r6, #1
 800a010:	e777      	b.n	8009f02 <HAL_GPIO_Init+0x16>
      switch (GPIO_Init->Mode)
 800a012:	f8df 9078 	ldr.w	r9, [pc, #120]	@ 800a08c <HAL_GPIO_Init+0x1a0>
 800a016:	454a      	cmp	r2, r9
 800a018:	d00c      	beq.n	800a034 <HAL_GPIO_Init+0x148>
 800a01a:	d814      	bhi.n	800a046 <HAL_GPIO_Init+0x15a>
 800a01c:	f5a9 1980 	sub.w	r9, r9, #1048576	@ 0x100000
 800a020:	454a      	cmp	r2, r9
 800a022:	d007      	beq.n	800a034 <HAL_GPIO_Init+0x148>
 800a024:	f509 2970 	add.w	r9, r9, #983040	@ 0xf0000
 800a028:	454a      	cmp	r2, r9
 800a02a:	d003      	beq.n	800a034 <HAL_GPIO_Init+0x148>
 800a02c:	f5a9 1980 	sub.w	r9, r9, #1048576	@ 0x100000
 800a030:	454a      	cmp	r2, r9
 800a032:	d187      	bne.n	8009f44 <HAL_GPIO_Init+0x58>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800a034:	688a      	ldr	r2, [r1, #8]
 800a036:	b1d2      	cbz	r2, 800a06e <HAL_GPIO_Init+0x182>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800a038:	2a01      	cmp	r2, #1
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800a03a:	f04f 0408 	mov.w	r4, #8
            GPIOx->BSRR = ioposition;
 800a03e:	bf0c      	ite	eq
 800a040:	6107      	streq	r7, [r0, #16]
            GPIOx->BRR = ioposition;
 800a042:	6147      	strne	r7, [r0, #20]
 800a044:	e77e      	b.n	8009f44 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 800a046:	f8df 9048 	ldr.w	r9, [pc, #72]	@ 800a090 <HAL_GPIO_Init+0x1a4>
 800a04a:	454a      	cmp	r2, r9
 800a04c:	d0f2      	beq.n	800a034 <HAL_GPIO_Init+0x148>
 800a04e:	f509 3980 	add.w	r9, r9, #65536	@ 0x10000
 800a052:	e7ed      	b.n	800a030 <HAL_GPIO_Init+0x144>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800a054:	68cc      	ldr	r4, [r1, #12]
          break;
 800a056:	e775      	b.n	8009f44 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800a058:	68cc      	ldr	r4, [r1, #12]
 800a05a:	3404      	adds	r4, #4
          break;
 800a05c:	e772      	b.n	8009f44 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800a05e:	68cc      	ldr	r4, [r1, #12]
 800a060:	3408      	adds	r4, #8
          break;
 800a062:	e76f      	b.n	8009f44 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800a064:	68cc      	ldr	r4, [r1, #12]
 800a066:	340c      	adds	r4, #12
          break;
 800a068:	e76c      	b.n	8009f44 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 800a06a:	2400      	movs	r4, #0
 800a06c:	e76a      	b.n	8009f44 <HAL_GPIO_Init+0x58>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800a06e:	2404      	movs	r4, #4
 800a070:	e768      	b.n	8009f44 <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800a072:	2200      	movs	r2, #0
 800a074:	e7aa      	b.n	8009fcc <HAL_GPIO_Init+0xe0>
 800a076:	2201      	movs	r2, #1
 800a078:	e7a8      	b.n	8009fcc <HAL_GPIO_Init+0xe0>
 800a07a:	2202      	movs	r2, #2
 800a07c:	e7a6      	b.n	8009fcc <HAL_GPIO_Init+0xe0>
 800a07e:	bf00      	nop
 800a080:	40021000 	.word	0x40021000
 800a084:	40010400 	.word	0x40010400
 800a088:	40010800 	.word	0x40010800
 800a08c:	10220000 	.word	0x10220000
 800a090:	10310000 	.word	0x10310000

0800a094 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800a094:	6883      	ldr	r3, [r0, #8]
 800a096:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800a098:	bf14      	ite	ne
 800a09a:	2001      	movne	r0, #1
 800a09c:	2000      	moveq	r0, #0
 800a09e:	4770      	bx	lr

0800a0a0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a0a0:	b10a      	cbz	r2, 800a0a6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800a0a2:	6101      	str	r1, [r0, #16]
  }
}
 800a0a4:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800a0a6:	0409      	lsls	r1, r1, #16
 800a0a8:	e7fb      	b.n	800a0a2 <HAL_GPIO_WritePin+0x2>

0800a0aa <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800a0aa:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800a0ac:	ea01 0203 	and.w	r2, r1, r3
 800a0b0:	ea21 0103 	bic.w	r1, r1, r3
 800a0b4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a0b8:	6101      	str	r1, [r0, #16]
}
 800a0ba:	4770      	bx	lr

0800a0bc <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800a0bc:	2201      	movs	r2, #1
 800a0be:	4b01      	ldr	r3, [pc, #4]	@ (800a0c4 <HAL_PWR_EnableBkUpAccess+0x8>)
 800a0c0:	621a      	str	r2, [r3, #32]
}
 800a0c2:	4770      	bx	lr
 800a0c4:	420e0000 	.word	0x420e0000

0800a0c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a0c8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a0cc:	4605      	mov	r5, r0
 800a0ce:	b338      	cbz	r0, 800a120 <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a0d0:	6803      	ldr	r3, [r0, #0]
 800a0d2:	07db      	lsls	r3, r3, #31
 800a0d4:	d410      	bmi.n	800a0f8 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a0d6:	682b      	ldr	r3, [r5, #0]
 800a0d8:	079f      	lsls	r7, r3, #30
 800a0da:	d462      	bmi.n	800a1a2 <HAL_RCC_OscConfig+0xda>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a0dc:	682b      	ldr	r3, [r5, #0]
 800a0de:	0719      	lsls	r1, r3, #28
 800a0e0:	f100 8099 	bmi.w	800a216 <HAL_RCC_OscConfig+0x14e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a0e4:	682b      	ldr	r3, [r5, #0]
 800a0e6:	075a      	lsls	r2, r3, #29
 800a0e8:	f100 80c5 	bmi.w	800a276 <HAL_RCC_OscConfig+0x1ae>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a0ec:	69eb      	ldr	r3, [r5, #28]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	f040 8130 	bne.w	800a354 <HAL_RCC_OscConfig+0x28c>
        }
      }
    }
  }

  return HAL_OK;
 800a0f4:	2000      	movs	r0, #0
 800a0f6:	e02b      	b.n	800a150 <HAL_RCC_OscConfig+0x88>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a0f8:	4c92      	ldr	r4, [pc, #584]	@ (800a344 <HAL_RCC_OscConfig+0x27c>)
 800a0fa:	6863      	ldr	r3, [r4, #4]
 800a0fc:	f003 030c 	and.w	r3, r3, #12
 800a100:	2b04      	cmp	r3, #4
 800a102:	d007      	beq.n	800a114 <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800a104:	6863      	ldr	r3, [r4, #4]
 800a106:	f003 030c 	and.w	r3, r3, #12
 800a10a:	2b08      	cmp	r3, #8
 800a10c:	d10a      	bne.n	800a124 <HAL_RCC_OscConfig+0x5c>
 800a10e:	6863      	ldr	r3, [r4, #4]
 800a110:	03de      	lsls	r6, r3, #15
 800a112:	d507      	bpl.n	800a124 <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a114:	6823      	ldr	r3, [r4, #0]
 800a116:	039c      	lsls	r4, r3, #14
 800a118:	d5dd      	bpl.n	800a0d6 <HAL_RCC_OscConfig+0xe>
 800a11a:	686b      	ldr	r3, [r5, #4]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d1da      	bne.n	800a0d6 <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 800a120:	2001      	movs	r0, #1
 800a122:	e015      	b.n	800a150 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a124:	686b      	ldr	r3, [r5, #4]
 800a126:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a12a:	d114      	bne.n	800a156 <HAL_RCC_OscConfig+0x8e>
 800a12c:	6823      	ldr	r3, [r4, #0]
 800a12e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a132:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800a134:	f7ff f8ae 	bl	8009294 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a138:	f241 3788 	movw	r7, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 800a13c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a13e:	6823      	ldr	r3, [r4, #0]
 800a140:	0398      	lsls	r0, r3, #14
 800a142:	d4c8      	bmi.n	800a0d6 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a144:	f7ff f8a6 	bl	8009294 <HAL_GetTick>
 800a148:	1b80      	subs	r0, r0, r6
 800a14a:	42b8      	cmp	r0, r7
 800a14c:	d9f7      	bls.n	800a13e <HAL_RCC_OscConfig+0x76>
            return HAL_TIMEOUT;
 800a14e:	2003      	movs	r0, #3
}
 800a150:	b002      	add	sp, #8
 800a152:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a156:	b9ab      	cbnz	r3, 800a184 <HAL_RCC_OscConfig+0xbc>
 800a158:	6823      	ldr	r3, [r4, #0]
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a15a:	f241 3788 	movw	r7, #5000	@ 0x1388
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a15e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a162:	6023      	str	r3, [r4, #0]
 800a164:	6823      	ldr	r3, [r4, #0]
 800a166:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a16a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800a16c:	f7ff f892 	bl	8009294 <HAL_GetTick>
 800a170:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a172:	6823      	ldr	r3, [r4, #0]
 800a174:	0399      	lsls	r1, r3, #14
 800a176:	d5ae      	bpl.n	800a0d6 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a178:	f7ff f88c 	bl	8009294 <HAL_GetTick>
 800a17c:	1b80      	subs	r0, r0, r6
 800a17e:	42b8      	cmp	r0, r7
 800a180:	d9f7      	bls.n	800a172 <HAL_RCC_OscConfig+0xaa>
 800a182:	e7e4      	b.n	800a14e <HAL_RCC_OscConfig+0x86>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a184:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a188:	6823      	ldr	r3, [r4, #0]
 800a18a:	d103      	bne.n	800a194 <HAL_RCC_OscConfig+0xcc>
 800a18c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a190:	6023      	str	r3, [r4, #0]
 800a192:	e7cb      	b.n	800a12c <HAL_RCC_OscConfig+0x64>
 800a194:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a198:	6023      	str	r3, [r4, #0]
 800a19a:	6823      	ldr	r3, [r4, #0]
 800a19c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a1a0:	e7c7      	b.n	800a132 <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a1a2:	4c68      	ldr	r4, [pc, #416]	@ (800a344 <HAL_RCC_OscConfig+0x27c>)
 800a1a4:	6863      	ldr	r3, [r4, #4]
 800a1a6:	f013 0f0c 	tst.w	r3, #12
 800a1aa:	d007      	beq.n	800a1bc <HAL_RCC_OscConfig+0xf4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800a1ac:	6863      	ldr	r3, [r4, #4]
 800a1ae:	f003 030c 	and.w	r3, r3, #12
 800a1b2:	2b08      	cmp	r3, #8
 800a1b4:	d110      	bne.n	800a1d8 <HAL_RCC_OscConfig+0x110>
 800a1b6:	6863      	ldr	r3, [r4, #4]
 800a1b8:	03da      	lsls	r2, r3, #15
 800a1ba:	d40d      	bmi.n	800a1d8 <HAL_RCC_OscConfig+0x110>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a1bc:	6823      	ldr	r3, [r4, #0]
 800a1be:	079b      	lsls	r3, r3, #30
 800a1c0:	d502      	bpl.n	800a1c8 <HAL_RCC_OscConfig+0x100>
 800a1c2:	692b      	ldr	r3, [r5, #16]
 800a1c4:	2b01      	cmp	r3, #1
 800a1c6:	d1ab      	bne.n	800a120 <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a1c8:	6823      	ldr	r3, [r4, #0]
 800a1ca:	696a      	ldr	r2, [r5, #20]
 800a1cc:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800a1d0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800a1d4:	6023      	str	r3, [r4, #0]
 800a1d6:	e781      	b.n	800a0dc <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a1d8:	692a      	ldr	r2, [r5, #16]
 800a1da:	4b5b      	ldr	r3, [pc, #364]	@ (800a348 <HAL_RCC_OscConfig+0x280>)
 800a1dc:	b16a      	cbz	r2, 800a1fa <HAL_RCC_OscConfig+0x132>
        __HAL_RCC_HSI_ENABLE();
 800a1de:	2201      	movs	r2, #1
 800a1e0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a1e2:	f7ff f857 	bl	8009294 <HAL_GetTick>
 800a1e6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a1e8:	6823      	ldr	r3, [r4, #0]
 800a1ea:	079f      	lsls	r7, r3, #30
 800a1ec:	d4ec      	bmi.n	800a1c8 <HAL_RCC_OscConfig+0x100>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a1ee:	f7ff f851 	bl	8009294 <HAL_GetTick>
 800a1f2:	1b80      	subs	r0, r0, r6
 800a1f4:	2802      	cmp	r0, #2
 800a1f6:	d9f7      	bls.n	800a1e8 <HAL_RCC_OscConfig+0x120>
 800a1f8:	e7a9      	b.n	800a14e <HAL_RCC_OscConfig+0x86>
        __HAL_RCC_HSI_DISABLE();
 800a1fa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a1fc:	f7ff f84a 	bl	8009294 <HAL_GetTick>
 800a200:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a202:	6823      	ldr	r3, [r4, #0]
 800a204:	0798      	lsls	r0, r3, #30
 800a206:	f57f af69 	bpl.w	800a0dc <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a20a:	f7ff f843 	bl	8009294 <HAL_GetTick>
 800a20e:	1b80      	subs	r0, r0, r6
 800a210:	2802      	cmp	r0, #2
 800a212:	d9f6      	bls.n	800a202 <HAL_RCC_OscConfig+0x13a>
 800a214:	e79b      	b.n	800a14e <HAL_RCC_OscConfig+0x86>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a216:	69aa      	ldr	r2, [r5, #24]
 800a218:	4e4a      	ldr	r6, [pc, #296]	@ (800a344 <HAL_RCC_OscConfig+0x27c>)
 800a21a:	4b4b      	ldr	r3, [pc, #300]	@ (800a348 <HAL_RCC_OscConfig+0x280>)
 800a21c:	b1e2      	cbz	r2, 800a258 <HAL_RCC_OscConfig+0x190>
      __HAL_RCC_LSI_ENABLE();
 800a21e:	2201      	movs	r2, #1
 800a220:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 800a224:	f7ff f836 	bl	8009294 <HAL_GetTick>
 800a228:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a22a:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 800a22c:	079b      	lsls	r3, r3, #30
 800a22e:	d50d      	bpl.n	800a24c <HAL_RCC_OscConfig+0x184>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800a230:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 800a234:	4b45      	ldr	r3, [pc, #276]	@ (800a34c <HAL_RCC_OscConfig+0x284>)
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	fbb3 f3f2 	udiv	r3, r3, r2
 800a23c:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 800a23e:	bf00      	nop
  }
  while (Delay --);
 800a240:	9b01      	ldr	r3, [sp, #4]
 800a242:	1e5a      	subs	r2, r3, #1
 800a244:	9201      	str	r2, [sp, #4]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d1f9      	bne.n	800a23e <HAL_RCC_OscConfig+0x176>
 800a24a:	e74b      	b.n	800a0e4 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a24c:	f7ff f822 	bl	8009294 <HAL_GetTick>
 800a250:	1b00      	subs	r0, r0, r4
 800a252:	2802      	cmp	r0, #2
 800a254:	d9e9      	bls.n	800a22a <HAL_RCC_OscConfig+0x162>
 800a256:	e77a      	b.n	800a14e <HAL_RCC_OscConfig+0x86>
      __HAL_RCC_LSI_DISABLE();
 800a258:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 800a25c:	f7ff f81a 	bl	8009294 <HAL_GetTick>
 800a260:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a262:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 800a264:	079f      	lsls	r7, r3, #30
 800a266:	f57f af3d 	bpl.w	800a0e4 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a26a:	f7ff f813 	bl	8009294 <HAL_GetTick>
 800a26e:	1b00      	subs	r0, r0, r4
 800a270:	2802      	cmp	r0, #2
 800a272:	d9f6      	bls.n	800a262 <HAL_RCC_OscConfig+0x19a>
 800a274:	e76b      	b.n	800a14e <HAL_RCC_OscConfig+0x86>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a276:	4c33      	ldr	r4, [pc, #204]	@ (800a344 <HAL_RCC_OscConfig+0x27c>)
 800a278:	69e3      	ldr	r3, [r4, #28]
 800a27a:	00d8      	lsls	r0, r3, #3
 800a27c:	d424      	bmi.n	800a2c8 <HAL_RCC_OscConfig+0x200>
      pwrclkchanged = SET;
 800a27e:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800a280:	69e3      	ldr	r3, [r4, #28]
 800a282:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a286:	61e3      	str	r3, [r4, #28]
 800a288:	69e3      	ldr	r3, [r4, #28]
 800a28a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a28e:	9300      	str	r3, [sp, #0]
 800a290:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a292:	4e2f      	ldr	r6, [pc, #188]	@ (800a350 <HAL_RCC_OscConfig+0x288>)
 800a294:	6833      	ldr	r3, [r6, #0]
 800a296:	05d9      	lsls	r1, r3, #23
 800a298:	d518      	bpl.n	800a2cc <HAL_RCC_OscConfig+0x204>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a29a:	68eb      	ldr	r3, [r5, #12]
 800a29c:	2b01      	cmp	r3, #1
 800a29e:	d126      	bne.n	800a2ee <HAL_RCC_OscConfig+0x226>
 800a2a0:	6a23      	ldr	r3, [r4, #32]
 800a2a2:	f043 0301 	orr.w	r3, r3, #1
 800a2a6:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800a2a8:	f7fe fff4 	bl	8009294 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a2ac:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 800a2b0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a2b2:	6a23      	ldr	r3, [r4, #32]
 800a2b4:	079b      	lsls	r3, r3, #30
 800a2b6:	d53f      	bpl.n	800a338 <HAL_RCC_OscConfig+0x270>
    if (pwrclkchanged == SET)
 800a2b8:	2f00      	cmp	r7, #0
 800a2ba:	f43f af17 	beq.w	800a0ec <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 800a2be:	69e3      	ldr	r3, [r4, #28]
 800a2c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a2c4:	61e3      	str	r3, [r4, #28]
 800a2c6:	e711      	b.n	800a0ec <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 800a2c8:	2700      	movs	r7, #0
 800a2ca:	e7e2      	b.n	800a292 <HAL_RCC_OscConfig+0x1ca>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a2cc:	6833      	ldr	r3, [r6, #0]
 800a2ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a2d2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800a2d4:	f7fe ffde 	bl	8009294 <HAL_GetTick>
 800a2d8:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a2da:	6833      	ldr	r3, [r6, #0]
 800a2dc:	05da      	lsls	r2, r3, #23
 800a2de:	d4dc      	bmi.n	800a29a <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a2e0:	f7fe ffd8 	bl	8009294 <HAL_GetTick>
 800a2e4:	eba0 0008 	sub.w	r0, r0, r8
 800a2e8:	2864      	cmp	r0, #100	@ 0x64
 800a2ea:	d9f6      	bls.n	800a2da <HAL_RCC_OscConfig+0x212>
 800a2ec:	e72f      	b.n	800a14e <HAL_RCC_OscConfig+0x86>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a2ee:	b9ab      	cbnz	r3, 800a31c <HAL_RCC_OscConfig+0x254>
 800a2f0:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a2f2:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a2f6:	f023 0301 	bic.w	r3, r3, #1
 800a2fa:	6223      	str	r3, [r4, #32]
 800a2fc:	6a23      	ldr	r3, [r4, #32]
 800a2fe:	f023 0304 	bic.w	r3, r3, #4
 800a302:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800a304:	f7fe ffc6 	bl	8009294 <HAL_GetTick>
 800a308:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a30a:	6a23      	ldr	r3, [r4, #32]
 800a30c:	0798      	lsls	r0, r3, #30
 800a30e:	d5d3      	bpl.n	800a2b8 <HAL_RCC_OscConfig+0x1f0>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a310:	f7fe ffc0 	bl	8009294 <HAL_GetTick>
 800a314:	1b80      	subs	r0, r0, r6
 800a316:	4540      	cmp	r0, r8
 800a318:	d9f7      	bls.n	800a30a <HAL_RCC_OscConfig+0x242>
 800a31a:	e718      	b.n	800a14e <HAL_RCC_OscConfig+0x86>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a31c:	2b05      	cmp	r3, #5
 800a31e:	6a23      	ldr	r3, [r4, #32]
 800a320:	d103      	bne.n	800a32a <HAL_RCC_OscConfig+0x262>
 800a322:	f043 0304 	orr.w	r3, r3, #4
 800a326:	6223      	str	r3, [r4, #32]
 800a328:	e7ba      	b.n	800a2a0 <HAL_RCC_OscConfig+0x1d8>
 800a32a:	f023 0301 	bic.w	r3, r3, #1
 800a32e:	6223      	str	r3, [r4, #32]
 800a330:	6a23      	ldr	r3, [r4, #32]
 800a332:	f023 0304 	bic.w	r3, r3, #4
 800a336:	e7b6      	b.n	800a2a6 <HAL_RCC_OscConfig+0x1de>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a338:	f7fe ffac 	bl	8009294 <HAL_GetTick>
 800a33c:	1b80      	subs	r0, r0, r6
 800a33e:	4540      	cmp	r0, r8
 800a340:	d9b7      	bls.n	800a2b2 <HAL_RCC_OscConfig+0x1ea>
 800a342:	e704      	b.n	800a14e <HAL_RCC_OscConfig+0x86>
 800a344:	40021000 	.word	0x40021000
 800a348:	42420000 	.word	0x42420000
 800a34c:	2000000c 	.word	0x2000000c
 800a350:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a354:	4c2a      	ldr	r4, [pc, #168]	@ (800a400 <HAL_RCC_OscConfig+0x338>)
 800a356:	6862      	ldr	r2, [r4, #4]
 800a358:	f002 020c 	and.w	r2, r2, #12
 800a35c:	2a08      	cmp	r2, #8
 800a35e:	d03e      	beq.n	800a3de <HAL_RCC_OscConfig+0x316>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a360:	2200      	movs	r2, #0
 800a362:	2b02      	cmp	r3, #2
 800a364:	4b27      	ldr	r3, [pc, #156]	@ (800a404 <HAL_RCC_OscConfig+0x33c>)
        __HAL_RCC_PLL_DISABLE();
 800a366:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a368:	d12c      	bne.n	800a3c4 <HAL_RCC_OscConfig+0x2fc>
        tickstart = HAL_GetTick();
 800a36a:	f7fe ff93 	bl	8009294 <HAL_GetTick>
 800a36e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800a370:	6823      	ldr	r3, [r4, #0]
 800a372:	0199      	lsls	r1, r3, #6
 800a374:	d420      	bmi.n	800a3b8 <HAL_RCC_OscConfig+0x2f0>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800a376:	6a2b      	ldr	r3, [r5, #32]
 800a378:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a37c:	d105      	bne.n	800a38a <HAL_RCC_OscConfig+0x2c2>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800a37e:	6862      	ldr	r2, [r4, #4]
 800a380:	68a9      	ldr	r1, [r5, #8]
 800a382:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a386:	430a      	orrs	r2, r1
 800a388:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a38a:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 800a38c:	6862      	ldr	r2, [r4, #4]
 800a38e:	430b      	orrs	r3, r1
 800a390:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
 800a394:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 800a396:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a398:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800a39a:	4b1a      	ldr	r3, [pc, #104]	@ (800a404 <HAL_RCC_OscConfig+0x33c>)
 800a39c:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800a39e:	f7fe ff79 	bl	8009294 <HAL_GetTick>
 800a3a2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800a3a4:	6823      	ldr	r3, [r4, #0]
 800a3a6:	019a      	lsls	r2, r3, #6
 800a3a8:	f53f aea4 	bmi.w	800a0f4 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3ac:	f7fe ff72 	bl	8009294 <HAL_GetTick>
 800a3b0:	1b40      	subs	r0, r0, r5
 800a3b2:	2802      	cmp	r0, #2
 800a3b4:	d9f6      	bls.n	800a3a4 <HAL_RCC_OscConfig+0x2dc>
 800a3b6:	e6ca      	b.n	800a14e <HAL_RCC_OscConfig+0x86>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3b8:	f7fe ff6c 	bl	8009294 <HAL_GetTick>
 800a3bc:	1b80      	subs	r0, r0, r6
 800a3be:	2802      	cmp	r0, #2
 800a3c0:	d9d6      	bls.n	800a370 <HAL_RCC_OscConfig+0x2a8>
 800a3c2:	e6c4      	b.n	800a14e <HAL_RCC_OscConfig+0x86>
        tickstart = HAL_GetTick();
 800a3c4:	f7fe ff66 	bl	8009294 <HAL_GetTick>
 800a3c8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800a3ca:	6823      	ldr	r3, [r4, #0]
 800a3cc:	019b      	lsls	r3, r3, #6
 800a3ce:	f57f ae91 	bpl.w	800a0f4 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3d2:	f7fe ff5f 	bl	8009294 <HAL_GetTick>
 800a3d6:	1b40      	subs	r0, r0, r5
 800a3d8:	2802      	cmp	r0, #2
 800a3da:	d9f6      	bls.n	800a3ca <HAL_RCC_OscConfig+0x302>
 800a3dc:	e6b7      	b.n	800a14e <HAL_RCC_OscConfig+0x86>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a3de:	2b01      	cmp	r3, #1
 800a3e0:	f43f ae9e 	beq.w	800a120 <HAL_RCC_OscConfig+0x58>
        pll_config = RCC->CFGR;
 800a3e4:	6860      	ldr	r0, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a3e6:	6a2b      	ldr	r3, [r5, #32]
 800a3e8:	f400 3280 	and.w	r2, r0, #65536	@ 0x10000
 800a3ec:	429a      	cmp	r2, r3
 800a3ee:	f47f ae97 	bne.w	800a120 <HAL_RCC_OscConfig+0x58>
 800a3f2:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800a3f4:	f400 1070 	and.w	r0, r0, #3932160	@ 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a3f8:	1ac0      	subs	r0, r0, r3
 800a3fa:	bf18      	it	ne
 800a3fc:	2001      	movne	r0, #1
 800a3fe:	e6a7      	b.n	800a150 <HAL_RCC_OscConfig+0x88>
 800a400:	40021000 	.word	0x40021000
 800a404:	42420000 	.word	0x42420000

0800a408 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 800a408:	4a0d      	ldr	r2, [pc, #52]	@ (800a440 <HAL_RCC_GetSysClockFreq+0x38>)
 800a40a:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800a40c:	f003 010c 	and.w	r1, r3, #12
 800a410:	2908      	cmp	r1, #8
 800a412:	d112      	bne.n	800a43a <HAL_RCC_GetSysClockFreq+0x32>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800a414:	480b      	ldr	r0, [pc, #44]	@ (800a444 <HAL_RCC_GetSysClockFreq+0x3c>)
 800a416:	f3c3 4183 	ubfx	r1, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800a41a:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800a41c:	5c40      	ldrb	r0, [r0, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800a41e:	d509      	bpl.n	800a434 <HAL_RCC_GetSysClockFreq+0x2c>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800a420:	6853      	ldr	r3, [r2, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800a422:	4a09      	ldr	r2, [pc, #36]	@ (800a448 <HAL_RCC_GetSysClockFreq+0x40>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800a424:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800a428:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800a42a:	4a08      	ldr	r2, [pc, #32]	@ (800a44c <HAL_RCC_GetSysClockFreq+0x44>)
 800a42c:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800a42e:	fbb0 f0f3 	udiv	r0, r0, r3
 800a432:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800a434:	4b06      	ldr	r3, [pc, #24]	@ (800a450 <HAL_RCC_GetSysClockFreq+0x48>)
 800a436:	4358      	muls	r0, r3
 800a438:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 800a43a:	4803      	ldr	r0, [pc, #12]	@ (800a448 <HAL_RCC_GetSysClockFreq+0x40>)
}
 800a43c:	4770      	bx	lr
 800a43e:	bf00      	nop
 800a440:	40021000 	.word	0x40021000
 800a444:	0800c6a7 	.word	0x0800c6a7
 800a448:	007a1200 	.word	0x007a1200
 800a44c:	0800c6a5 	.word	0x0800c6a5
 800a450:	003d0900 	.word	0x003d0900

0800a454 <HAL_RCC_ClockConfig>:
{
 800a454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a458:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800a45a:	4604      	mov	r4, r0
 800a45c:	b910      	cbnz	r0, 800a464 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800a45e:	2001      	movs	r0, #1
}
 800a460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a464:	4a44      	ldr	r2, [pc, #272]	@ (800a578 <HAL_RCC_ClockConfig+0x124>)
 800a466:	6813      	ldr	r3, [r2, #0]
 800a468:	f003 0307 	and.w	r3, r3, #7
 800a46c:	428b      	cmp	r3, r1
 800a46e:	d328      	bcc.n	800a4c2 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a470:	6821      	ldr	r1, [r4, #0]
 800a472:	078e      	lsls	r6, r1, #30
 800a474:	d430      	bmi.n	800a4d8 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a476:	07ca      	lsls	r2, r1, #31
 800a478:	d443      	bmi.n	800a502 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a47a:	4a3f      	ldr	r2, [pc, #252]	@ (800a578 <HAL_RCC_ClockConfig+0x124>)
 800a47c:	6813      	ldr	r3, [r2, #0]
 800a47e:	f003 0307 	and.w	r3, r3, #7
 800a482:	42ab      	cmp	r3, r5
 800a484:	d865      	bhi.n	800a552 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a486:	6822      	ldr	r2, [r4, #0]
 800a488:	4d3c      	ldr	r5, [pc, #240]	@ (800a57c <HAL_RCC_ClockConfig+0x128>)
 800a48a:	f012 0f04 	tst.w	r2, #4
 800a48e:	d16c      	bne.n	800a56a <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a490:	0713      	lsls	r3, r2, #28
 800a492:	d506      	bpl.n	800a4a2 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800a494:	686b      	ldr	r3, [r5, #4]
 800a496:	6922      	ldr	r2, [r4, #16]
 800a498:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 800a49c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800a4a0:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a4a2:	f7ff ffb1 	bl	800a408 <HAL_RCC_GetSysClockFreq>
 800a4a6:	686b      	ldr	r3, [r5, #4]
 800a4a8:	4a35      	ldr	r2, [pc, #212]	@ (800a580 <HAL_RCC_ClockConfig+0x12c>)
 800a4aa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800a4ae:	5cd3      	ldrb	r3, [r2, r3]
 800a4b0:	40d8      	lsrs	r0, r3
 800a4b2:	4b34      	ldr	r3, [pc, #208]	@ (800a584 <HAL_RCC_ClockConfig+0x130>)
 800a4b4:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800a4b6:	4b34      	ldr	r3, [pc, #208]	@ (800a588 <HAL_RCC_ClockConfig+0x134>)
 800a4b8:	6818      	ldr	r0, [r3, #0]
 800a4ba:	f7fe fea9 	bl	8009210 <HAL_InitTick>
  return HAL_OK;
 800a4be:	2000      	movs	r0, #0
 800a4c0:	e7ce      	b.n	800a460 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a4c2:	6813      	ldr	r3, [r2, #0]
 800a4c4:	f023 0307 	bic.w	r3, r3, #7
 800a4c8:	430b      	orrs	r3, r1
 800a4ca:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a4cc:	6813      	ldr	r3, [r2, #0]
 800a4ce:	f003 0307 	and.w	r3, r3, #7
 800a4d2:	428b      	cmp	r3, r1
 800a4d4:	d1c3      	bne.n	800a45e <HAL_RCC_ClockConfig+0xa>
 800a4d6:	e7cb      	b.n	800a470 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a4d8:	4b28      	ldr	r3, [pc, #160]	@ (800a57c <HAL_RCC_ClockConfig+0x128>)
 800a4da:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a4de:	bf1e      	ittt	ne
 800a4e0:	685a      	ldrne	r2, [r3, #4]
 800a4e2:	f442 62e0 	orrne.w	r2, r2, #1792	@ 0x700
 800a4e6:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a4e8:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a4ea:	bf42      	ittt	mi
 800a4ec:	685a      	ldrmi	r2, [r3, #4]
 800a4ee:	f442 5260 	orrmi.w	r2, r2, #14336	@ 0x3800
 800a4f2:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a4f4:	685a      	ldr	r2, [r3, #4]
 800a4f6:	68a0      	ldr	r0, [r4, #8]
 800a4f8:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800a4fc:	4302      	orrs	r2, r0
 800a4fe:	605a      	str	r2, [r3, #4]
 800a500:	e7b9      	b.n	800a476 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a502:	6862      	ldr	r2, [r4, #4]
 800a504:	4e1d      	ldr	r6, [pc, #116]	@ (800a57c <HAL_RCC_ClockConfig+0x128>)
 800a506:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a508:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a50a:	d11a      	bne.n	800a542 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a50c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a510:	d0a5      	beq.n	800a45e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a512:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a514:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a518:	f023 0303 	bic.w	r3, r3, #3
 800a51c:	4313      	orrs	r3, r2
 800a51e:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800a520:	f7fe feb8 	bl	8009294 <HAL_GetTick>
 800a524:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a526:	6873      	ldr	r3, [r6, #4]
 800a528:	6862      	ldr	r2, [r4, #4]
 800a52a:	f003 030c 	and.w	r3, r3, #12
 800a52e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800a532:	d0a2      	beq.n	800a47a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a534:	f7fe feae 	bl	8009294 <HAL_GetTick>
 800a538:	1bc0      	subs	r0, r0, r7
 800a53a:	4540      	cmp	r0, r8
 800a53c:	d9f3      	bls.n	800a526 <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 800a53e:	2003      	movs	r0, #3
 800a540:	e78e      	b.n	800a460 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a542:	2a02      	cmp	r2, #2
 800a544:	d102      	bne.n	800a54c <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a546:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800a54a:	e7e1      	b.n	800a510 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a54c:	f013 0f02 	tst.w	r3, #2
 800a550:	e7de      	b.n	800a510 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a552:	6813      	ldr	r3, [r2, #0]
 800a554:	f023 0307 	bic.w	r3, r3, #7
 800a558:	432b      	orrs	r3, r5
 800a55a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a55c:	6813      	ldr	r3, [r2, #0]
 800a55e:	f003 0307 	and.w	r3, r3, #7
 800a562:	42ab      	cmp	r3, r5
 800a564:	f47f af7b 	bne.w	800a45e <HAL_RCC_ClockConfig+0xa>
 800a568:	e78d      	b.n	800a486 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a56a:	686b      	ldr	r3, [r5, #4]
 800a56c:	68e1      	ldr	r1, [r4, #12]
 800a56e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800a572:	430b      	orrs	r3, r1
 800a574:	606b      	str	r3, [r5, #4]
 800a576:	e78b      	b.n	800a490 <HAL_RCC_ClockConfig+0x3c>
 800a578:	40022000 	.word	0x40022000
 800a57c:	40021000 	.word	0x40021000
 800a580:	0800c695 	.word	0x0800c695
 800a584:	2000000c 	.word	0x2000000c
 800a588:	20000014 	.word	0x20000014

0800a58c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800a58c:	4b04      	ldr	r3, [pc, #16]	@ (800a5a0 <HAL_RCC_GetPCLK1Freq+0x14>)
 800a58e:	4a05      	ldr	r2, [pc, #20]	@ (800a5a4 <HAL_RCC_GetPCLK1Freq+0x18>)
 800a590:	685b      	ldr	r3, [r3, #4]
 800a592:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800a596:	5cd3      	ldrb	r3, [r2, r3]
 800a598:	4a03      	ldr	r2, [pc, #12]	@ (800a5a8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800a59a:	6810      	ldr	r0, [r2, #0]
}
 800a59c:	40d8      	lsrs	r0, r3
 800a59e:	4770      	bx	lr
 800a5a0:	40021000 	.word	0x40021000
 800a5a4:	0800c68d 	.word	0x0800c68d
 800a5a8:	2000000c 	.word	0x2000000c

0800a5ac <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800a5ac:	4b04      	ldr	r3, [pc, #16]	@ (800a5c0 <HAL_RCC_GetPCLK2Freq+0x14>)
 800a5ae:	4a05      	ldr	r2, [pc, #20]	@ (800a5c4 <HAL_RCC_GetPCLK2Freq+0x18>)
 800a5b0:	685b      	ldr	r3, [r3, #4]
 800a5b2:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800a5b6:	5cd3      	ldrb	r3, [r2, r3]
 800a5b8:	4a03      	ldr	r2, [pc, #12]	@ (800a5c8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800a5ba:	6810      	ldr	r0, [r2, #0]
}
 800a5bc:	40d8      	lsrs	r0, r3
 800a5be:	4770      	bx	lr
 800a5c0:	40021000 	.word	0x40021000
 800a5c4:	0800c68d 	.word	0x0800c68d
 800a5c8:	2000000c 	.word	0x2000000c

0800a5cc <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800a5cc:	6803      	ldr	r3, [r0, #0]
{
 800a5ce:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a5d2:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800a5d4:	07d8      	lsls	r0, r3, #31
 800a5d6:	d521      	bpl.n	800a61c <HAL_RCCEx_PeriphCLKConfig+0x50>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a5d8:	4c36      	ldr	r4, [pc, #216]	@ (800a6b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a5da:	69e3      	ldr	r3, [r4, #28]
 800a5dc:	00d9      	lsls	r1, r3, #3
 800a5de:	d42b      	bmi.n	800a638 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 800a5e0:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800a5e2:	69e3      	ldr	r3, [r4, #28]
 800a5e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a5e8:	61e3      	str	r3, [r4, #28]
 800a5ea:	69e3      	ldr	r3, [r4, #28]
 800a5ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a5f0:	9301      	str	r3, [sp, #4]
 800a5f2:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a5f4:	4f30      	ldr	r7, [pc, #192]	@ (800a6b8 <HAL_RCCEx_PeriphCLKConfig+0xec>)
 800a5f6:	683b      	ldr	r3, [r7, #0]
 800a5f8:	05da      	lsls	r2, r3, #23
 800a5fa:	d51f      	bpl.n	800a63c <HAL_RCCEx_PeriphCLKConfig+0x70>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a5fc:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a5fe:	686a      	ldr	r2, [r5, #4]
 800a600:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 800a604:	d12e      	bne.n	800a664 <HAL_RCCEx_PeriphCLKConfig+0x98>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a606:	6a23      	ldr	r3, [r4, #32]
 800a608:	686a      	ldr	r2, [r5, #4]
 800a60a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a60e:	4313      	orrs	r3, r2
 800a610:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800a612:	b11e      	cbz	r6, 800a61c <HAL_RCCEx_PeriphCLKConfig+0x50>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a614:	69e3      	ldr	r3, [r4, #28]
 800a616:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a61a:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a61c:	682a      	ldr	r2, [r5, #0]
 800a61e:	0791      	lsls	r1, r2, #30
 800a620:	d506      	bpl.n	800a630 <HAL_RCCEx_PeriphCLKConfig+0x64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a622:	4924      	ldr	r1, [pc, #144]	@ (800a6b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a624:	68a8      	ldr	r0, [r5, #8]
 800a626:	684b      	ldr	r3, [r1, #4]
 800a628:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800a62c:	4303      	orrs	r3, r0
 800a62e:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a630:	06d3      	lsls	r3, r2, #27
 800a632:	d436      	bmi.n	800a6a2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800a634:	2000      	movs	r0, #0
 800a636:	e012      	b.n	800a65e <HAL_RCCEx_PeriphCLKConfig+0x92>
    FlagStatus pwrclkchanged = RESET;
 800a638:	2600      	movs	r6, #0
 800a63a:	e7db      	b.n	800a5f4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a642:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 800a644:	f7fe fe26 	bl	8009294 <HAL_GetTick>
 800a648:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a64a:	683b      	ldr	r3, [r7, #0]
 800a64c:	05db      	lsls	r3, r3, #23
 800a64e:	d4d5      	bmi.n	800a5fc <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a650:	f7fe fe20 	bl	8009294 <HAL_GetTick>
 800a654:	eba0 0008 	sub.w	r0, r0, r8
 800a658:	2864      	cmp	r0, #100	@ 0x64
 800a65a:	d9f6      	bls.n	800a64a <HAL_RCCEx_PeriphCLKConfig+0x7e>
          return HAL_TIMEOUT;
 800a65c:	2003      	movs	r0, #3
}
 800a65e:	b002      	add	sp, #8
 800a660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a664:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 800a668:	429a      	cmp	r2, r3
 800a66a:	d0cc      	beq.n	800a606 <HAL_RCCEx_PeriphCLKConfig+0x3a>
      __HAL_RCC_BACKUPRESET_FORCE();
 800a66c:	2001      	movs	r0, #1
 800a66e:	4a13      	ldr	r2, [pc, #76]	@ (800a6bc <HAL_RCCEx_PeriphCLKConfig+0xf0>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a670:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800a672:	f8c2 0440 	str.w	r0, [r2, #1088]	@ 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a676:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a678:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800a67c:	07df      	lsls	r7, r3, #31
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a67e:	f8c2 0440 	str.w	r0, [r2, #1088]	@ 0x440
      RCC->BDCR = temp_reg;
 800a682:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800a684:	d5bf      	bpl.n	800a606 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        tickstart = HAL_GetTick();
 800a686:	f7fe fe05 	bl	8009294 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a68a:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 800a68e:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a690:	6a23      	ldr	r3, [r4, #32]
 800a692:	0798      	lsls	r0, r3, #30
 800a694:	d4b7      	bmi.n	800a606 <HAL_RCCEx_PeriphCLKConfig+0x3a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a696:	f7fe fdfd 	bl	8009294 <HAL_GetTick>
 800a69a:	1bc0      	subs	r0, r0, r7
 800a69c:	4540      	cmp	r0, r8
 800a69e:	d9f7      	bls.n	800a690 <HAL_RCCEx_PeriphCLKConfig+0xc4>
 800a6a0:	e7dc      	b.n	800a65c <HAL_RCCEx_PeriphCLKConfig+0x90>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a6a2:	4a04      	ldr	r2, [pc, #16]	@ (800a6b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a6a4:	68e9      	ldr	r1, [r5, #12]
 800a6a6:	6853      	ldr	r3, [r2, #4]
 800a6a8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800a6ac:	430b      	orrs	r3, r1
 800a6ae:	6053      	str	r3, [r2, #4]
 800a6b0:	e7c0      	b.n	800a634 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800a6b2:	bf00      	nop
 800a6b4:	40021000 	.word	0x40021000
 800a6b8:	40007000 	.word	0x40007000
 800a6bc:	42420000 	.word	0x42420000

0800a6c0 <HAL_RCCEx_GetPeriphCLKFreq>:
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800a6c0:	2802      	cmp	r0, #2
{
 800a6c2:	b508      	push	{r3, lr}
  switch (PeriphClk)
 800a6c4:	d044      	beq.n	800a750 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
 800a6c6:	2810      	cmp	r0, #16
 800a6c8:	d003      	beq.n	800a6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x12>
 800a6ca:	2801      	cmp	r0, #1
 800a6cc:	d022      	beq.n	800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
  uint32_t temp_reg = 0U, frequency = 0U;
 800a6ce:	2000      	movs	r0, #0
 800a6d0:	e034      	b.n	800a73c <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 800a6d2:	4b25      	ldr	r3, [pc, #148]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800a6d4:	685a      	ldr	r2, [r3, #4]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800a6d6:	6818      	ldr	r0, [r3, #0]
 800a6d8:	f010 7080 	ands.w	r0, r0, #16777216	@ 0x1000000
 800a6dc:	d02e      	beq.n	800a73c <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800a6de:	f3c2 4183 	ubfx	r1, r2, #18, #4
 800a6e2:	4822      	ldr	r0, [pc, #136]	@ (800a76c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800a6e4:	03d2      	lsls	r2, r2, #15
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800a6e6:	bf48      	it	mi
 800a6e8:	685a      	ldrmi	r2, [r3, #4]
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800a6ea:	5c40      	ldrb	r0, [r0, r1]
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800a6ec:	bf41      	itttt	mi
 800a6ee:	4920      	ldrmi	r1, [pc, #128]	@ (800a770 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800a6f0:	f3c2 4240 	ubfxmi	r2, r2, #17, #1
 800a6f4:	5c89      	ldrbmi	r1, [r1, r2]
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800a6f6:	4a1f      	ldrmi	r2, [pc, #124]	@ (800a774 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800a6f8:	685b      	ldr	r3, [r3, #4]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800a6fa:	bf4c      	ite	mi
 800a6fc:	fbb2 f2f1 	udivmi	r2, r2, r1
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800a700:	4a1d      	ldrpl	r2, [pc, #116]	@ (800a778 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800a702:	025b      	lsls	r3, r3, #9
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800a704:	fb02 f000 	mul.w	r0, r2, r0
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800a708:	d418      	bmi.n	800a73c <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
          frequency = pllclk;
        }
        else
        {
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
 800a70a:	2303      	movs	r3, #3
 800a70c:	0040      	lsls	r0, r0, #1
      }
      break;
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800a70e:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800a712:	e013      	b.n	800a73c <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800a714:	f240 3102 	movw	r1, #770	@ 0x302
      temp_reg = RCC->BDCR;
 800a718:	4a13      	ldr	r2, [pc, #76]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800a71a:	6a13      	ldr	r3, [r2, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800a71c:	4019      	ands	r1, r3
 800a71e:	f5b1 7f81 	cmp.w	r1, #258	@ 0x102
 800a722:	d01e      	beq.n	800a762 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800a724:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a728:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a72c:	d107      	bne.n	800a73e <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
  uint32_t temp_reg = 0U, frequency = 0U;
 800a72e:	f649 4040 	movw	r0, #40000	@ 0x9c40
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800a732:	6a53      	ldr	r3, [r2, #36]	@ 0x24
  uint32_t temp_reg = 0U, frequency = 0U;
 800a734:	f013 0f02 	tst.w	r3, #2
 800a738:	bf08      	it	eq
 800a73a:	2000      	moveq	r0, #0
    {
      break;
    }
  }
  return (frequency);
}
 800a73c:	bd08      	pop	{r3, pc}
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800a73e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a742:	d1c4      	bne.n	800a6ce <HAL_RCCEx_GetPeriphCLKFreq+0xe>
 800a744:	6813      	ldr	r3, [r2, #0]
  uint32_t temp_reg = 0U, frequency = 0U;
 800a746:	f24f 4024 	movw	r0, #62500	@ 0xf424
 800a74a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800a74e:	e7f3      	b.n	800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800a750:	f7ff ff2c 	bl	800a5ac <HAL_RCC_GetPCLK2Freq>
 800a754:	4b04      	ldr	r3, [pc, #16]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800a756:	685b      	ldr	r3, [r3, #4]
 800a758:	f3c3 3381 	ubfx	r3, r3, #14, #2
 800a75c:	3301      	adds	r3, #1
 800a75e:	005b      	lsls	r3, r3, #1
 800a760:	e7d5      	b.n	800a70e <HAL_RCCEx_GetPeriphCLKFreq+0x4e>
        frequency = LSE_VALUE;
 800a762:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800a766:	e7e9      	b.n	800a73c <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 800a768:	40021000 	.word	0x40021000
 800a76c:	0800c6b9 	.word	0x0800c6b9
 800a770:	0800c6b7 	.word	0x0800c6b7
 800a774:	007a1200 	.word	0x007a1200
 800a778:	003d0900 	.word	0x003d0900

0800a77c <RTC_ReadTimeCounter>:
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
  uint32_t timecounter = 0U;

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800a77c:	6803      	ldr	r3, [r0, #0]
{
 800a77e:	b530      	push	{r4, r5, lr}
  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800a780:	699a      	ldr	r2, [r3, #24]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800a782:	69d8      	ldr	r0, [r3, #28]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800a784:	6999      	ldr	r1, [r3, #24]

  if (high1 != high2)
 800a786:	b295      	uxth	r5, r2
 800a788:	b28c      	uxth	r4, r1
 800a78a:	42a5      	cmp	r5, r4
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800a78c:	bf17      	itett	ne
 800a78e:	69d8      	ldrne	r0, [r3, #28]
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800a790:	b280      	uxtheq	r0, r0
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800a792:	b280      	uxthne	r0, r0
 800a794:	ea40 4001 	orrne.w	r0, r0, r1, lsl #16
    timecounter = (((uint32_t) high1 << 16U) | low);
 800a798:	bf08      	it	eq
 800a79a:	ea40 4002 	orreq.w	r0, r0, r2, lsl #16
  }

  return timecounter;
}
 800a79e:	bd30      	pop	{r4, r5, pc}

0800a7a0 <RTC_ReadAlarmCounter>:
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
  uint16_t high1 = 0U, low = 0U;

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800a7a0:	6803      	ldr	r3, [r0, #0]
 800a7a2:	6a18      	ldr	r0, [r3, #32]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 800a7a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24

  return (((uint32_t) high1 << 16U) | low);
 800a7a6:	b29b      	uxth	r3, r3
}
 800a7a8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800a7ac:	4770      	bx	lr

0800a7ae <RTC_ByteToBcd2>:
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 800a7ae:	2300      	movs	r3, #0

  while (Value >= 10U)
 800a7b0:	2809      	cmp	r0, #9
 800a7b2:	d803      	bhi.n	800a7bc <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Value -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800a7b4:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 800a7b8:	b2c0      	uxtb	r0, r0
 800a7ba:	4770      	bx	lr
    Value -= 10U;
 800a7bc:	380a      	subs	r0, #10
    bcdhigh++;
 800a7be:	3301      	adds	r3, #1
    Value -= 10U;
 800a7c0:	b2c0      	uxtb	r0, r0
 800a7c2:	e7f5      	b.n	800a7b0 <RTC_ByteToBcd2+0x2>

0800a7c4 <RTC_Bcd2ToByte>:
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
  return (tmp + (Value & (uint8_t)0x0F));
 800a7c4:	220a      	movs	r2, #10
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 800a7c6:	0903      	lsrs	r3, r0, #4
  return (tmp + (Value & (uint8_t)0x0F));
 800a7c8:	f000 000f 	and.w	r0, r0, #15
 800a7cc:	fb02 0003 	mla	r0, r2, r3, r0
}
 800a7d0:	b2c0      	uxtb	r0, r0
 800a7d2:	4770      	bx	lr

0800a7d4 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800a7d4:	b530      	push	{r4, r5, lr}
  year = 2000U + nYear;

  if (nMonth < 3U)
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800a7d6:	2517      	movs	r5, #23
 800a7d8:	2309      	movs	r3, #9
 800a7da:	434d      	muls	r5, r1
  if (nMonth < 3U)
 800a7dc:	2902      	cmp	r1, #2
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800a7de:	fbb5 f5f3 	udiv	r5, r5, r3
  year = 2000U + nYear;
 800a7e2:	f500 64fa 	add.w	r4, r0, #2000	@ 0x7d0
  if (nMonth < 3U)
 800a7e6:	d817      	bhi.n	800a818 <RTC_WeekDayNum+0x44>
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800a7e8:	f200 73cf 	addw	r3, r0, #1999	@ 0x7cf
 800a7ec:	1d10      	adds	r0, r2, #4
 800a7ee:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800a7f2:	fbb3 f2f2 	udiv	r2, r3, r2
 800a7f6:	4420      	add	r0, r4
 800a7f8:	4428      	add	r0, r5
 800a7fa:	eb00 0093 	add.w	r0, r0, r3, lsr #2
 800a7fe:	4410      	add	r0, r2
 800a800:	2264      	movs	r2, #100	@ 0x64
 800a802:	fbb3 f3f2 	udiv	r3, r3, r2
 800a806:	1ac0      	subs	r0, r0, r3
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800a808:	2307      	movs	r3, #7
 800a80a:	fbb0 f3f3 	udiv	r3, r0, r3
 800a80e:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800a812:	1ac0      	subs	r0, r0, r3
  }

  return (uint8_t)weekday;
}
 800a814:	b2c0      	uxtb	r0, r0
 800a816:	bd30      	pop	{r4, r5, pc}
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800a818:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800a81c:	fbb4 f3f3 	udiv	r3, r4, r3
 800a820:	1c90      	adds	r0, r2, #2
 800a822:	4420      	add	r0, r4
 800a824:	4428      	add	r0, r5
 800a826:	eb00 0094 	add.w	r0, r0, r4, lsr #2
 800a82a:	4418      	add	r0, r3
 800a82c:	2364      	movs	r3, #100	@ 0x64
 800a82e:	fbb4 f4f3 	udiv	r4, r4, r3
 800a832:	1b00      	subs	r0, r0, r4
 800a834:	e7e8      	b.n	800a808 <RTC_WeekDayNum+0x34>

0800a836 <RTC_EnterInitMode>:
{
 800a836:	b538      	push	{r3, r4, r5, lr}
 800a838:	4604      	mov	r4, r0
  tickstart = HAL_GetTick();
 800a83a:	f7fe fd2b 	bl	8009294 <HAL_GetTick>
 800a83e:	4605      	mov	r5, r0
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a840:	6823      	ldr	r3, [r4, #0]
 800a842:	685a      	ldr	r2, [r3, #4]
 800a844:	0692      	lsls	r2, r2, #26
 800a846:	d505      	bpl.n	800a854 <RTC_EnterInitMode+0x1e>
  return HAL_OK;
 800a848:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a84a:	685a      	ldr	r2, [r3, #4]
 800a84c:	f042 0210 	orr.w	r2, r2, #16
 800a850:	605a      	str	r2, [r3, #4]
}
 800a852:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800a854:	f7fe fd1e 	bl	8009294 <HAL_GetTick>
 800a858:	1b40      	subs	r0, r0, r5
 800a85a:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800a85e:	d9ef      	bls.n	800a840 <RTC_EnterInitMode+0xa>
      return HAL_TIMEOUT;
 800a860:	2003      	movs	r0, #3
 800a862:	e7f6      	b.n	800a852 <RTC_EnterInitMode+0x1c>

0800a864 <RTC_ExitInitMode>:
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a864:	6802      	ldr	r2, [r0, #0]
{
 800a866:	b538      	push	{r3, r4, r5, lr}
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a868:	6853      	ldr	r3, [r2, #4]
{
 800a86a:	4604      	mov	r4, r0
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a86c:	f023 0310 	bic.w	r3, r3, #16
 800a870:	6053      	str	r3, [r2, #4]
  tickstart = HAL_GetTick();
 800a872:	f7fe fd0f 	bl	8009294 <HAL_GetTick>
 800a876:	4605      	mov	r5, r0
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a878:	6823      	ldr	r3, [r4, #0]
 800a87a:	685b      	ldr	r3, [r3, #4]
 800a87c:	069b      	lsls	r3, r3, #26
 800a87e:	d501      	bpl.n	800a884 <RTC_ExitInitMode+0x20>
  return HAL_OK;
 800a880:	2000      	movs	r0, #0
}
 800a882:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800a884:	f7fe fd06 	bl	8009294 <HAL_GetTick>
 800a888:	1b40      	subs	r0, r0, r5
 800a88a:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800a88e:	d9f3      	bls.n	800a878 <RTC_ExitInitMode+0x14>
      return HAL_TIMEOUT;
 800a890:	2003      	movs	r0, #3
 800a892:	e7f6      	b.n	800a882 <RTC_ExitInitMode+0x1e>

0800a894 <RTC_WriteTimeCounter>:
{
 800a894:	b538      	push	{r3, r4, r5, lr}
 800a896:	4605      	mov	r5, r0
 800a898:	460c      	mov	r4, r1
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800a89a:	f7ff ffcc 	bl	800a836 <RTC_EnterInitMode>
 800a89e:	b958      	cbnz	r0, 800a8b8 <RTC_WriteTimeCounter+0x24>
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800a8a0:	682b      	ldr	r3, [r5, #0]
 800a8a2:	0c22      	lsrs	r2, r4, #16
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800a8a4:	b2a4      	uxth	r4, r4
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800a8a6:	619a      	str	r2, [r3, #24]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a8a8:	4628      	mov	r0, r5
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800a8aa:	61dc      	str	r4, [r3, #28]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a8ac:	f7ff ffda 	bl	800a864 <RTC_ExitInitMode>
 800a8b0:	3800      	subs	r0, #0
 800a8b2:	bf18      	it	ne
 800a8b4:	2001      	movne	r0, #1
}
 800a8b6:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 800a8b8:	2001      	movs	r0, #1
 800a8ba:	e7fc      	b.n	800a8b6 <RTC_WriteTimeCounter+0x22>

0800a8bc <RTC_WriteAlarmCounter>:
{
 800a8bc:	b538      	push	{r3, r4, r5, lr}
 800a8be:	4605      	mov	r5, r0
 800a8c0:	460c      	mov	r4, r1
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800a8c2:	f7ff ffb8 	bl	800a836 <RTC_EnterInitMode>
 800a8c6:	b958      	cbnz	r0, 800a8e0 <RTC_WriteAlarmCounter+0x24>
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800a8c8:	682b      	ldr	r3, [r5, #0]
 800a8ca:	0c22      	lsrs	r2, r4, #16
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800a8cc:	b2a4      	uxth	r4, r4
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800a8ce:	621a      	str	r2, [r3, #32]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a8d0:	4628      	mov	r0, r5
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800a8d2:	625c      	str	r4, [r3, #36]	@ 0x24
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a8d4:	f7ff ffc6 	bl	800a864 <RTC_ExitInitMode>
 800a8d8:	3800      	subs	r0, #0
 800a8da:	bf18      	it	ne
 800a8dc:	2001      	movne	r0, #1
}
 800a8de:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 800a8e0:	2001      	movs	r0, #1
 800a8e2:	e7fc      	b.n	800a8de <RTC_WriteAlarmCounter+0x22>

0800a8e4 <HAL_RTC_SetTime>:
{
 800a8e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((hrtc == NULL) || (sTime == NULL))
 800a8e6:	4604      	mov	r4, r0
 800a8e8:	b1e8      	cbz	r0, 800a926 <HAL_RTC_SetTime+0x42>
 800a8ea:	b1e1      	cbz	r1, 800a926 <HAL_RTC_SetTime+0x42>
  __HAL_LOCK(hrtc);
 800a8ec:	7c03      	ldrb	r3, [r0, #16]
 800a8ee:	2602      	movs	r6, #2
 800a8f0:	2b01      	cmp	r3, #1
 800a8f2:	d019      	beq.n	800a928 <HAL_RTC_SetTime+0x44>
 800a8f4:	2301      	movs	r3, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a8f6:	7446      	strb	r6, [r0, #17]
  __HAL_LOCK(hrtc);
 800a8f8:	7403      	strb	r3, [r0, #16]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800a8fa:	7808      	ldrb	r0, [r1, #0]
                              ((uint32_t)sTime->Minutes * 60U) + \
 800a8fc:	784d      	ldrb	r5, [r1, #1]
                              ((uint32_t)sTime->Seconds));
 800a8fe:	788f      	ldrb	r7, [r1, #2]
  if (Format == RTC_FORMAT_BIN)
 800a900:	b9a2      	cbnz	r2, 800a92c <HAL_RTC_SetTime+0x48>
                              ((uint32_t)sTime->Minutes * 60U) + \
 800a902:	233c      	movs	r3, #60	@ 0x3c
 800a904:	435d      	muls	r5, r3
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800a906:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800a90a:	fb03 5500 	mla	r5, r3, r0, r5
 800a90e:	443d      	add	r5, r7
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800a910:	4629      	mov	r1, r5
 800a912:	4620      	mov	r0, r4
 800a914:	f7ff ffbe 	bl	800a894 <RTC_WriteTimeCounter>
 800a918:	4607      	mov	r7, r0
 800a91a:	4606      	mov	r6, r0
 800a91c:	b1c0      	cbz	r0, 800a950 <HAL_RTC_SetTime+0x6c>
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a91e:	2304      	movs	r3, #4
 800a920:	7463      	strb	r3, [r4, #17]
    __HAL_UNLOCK(hrtc);
 800a922:	2300      	movs	r3, #0
 800a924:	7423      	strb	r3, [r4, #16]
    return HAL_ERROR;
 800a926:	2601      	movs	r6, #1
}
 800a928:	4630      	mov	r0, r6
 800a92a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800a92c:	f7ff ff4a 	bl	800a7c4 <RTC_Bcd2ToByte>
 800a930:	4606      	mov	r6, r0
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 800a932:	4628      	mov	r0, r5
 800a934:	f7ff ff46 	bl	800a7c4 <RTC_Bcd2ToByte>
 800a938:	233c      	movs	r3, #60	@ 0x3c
 800a93a:	fb03 f100 	mul.w	r1, r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800a93e:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 800a942:	4638      	mov	r0, r7
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800a944:	fb03 1106 	mla	r1, r3, r6, r1
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 800a948:	f7ff ff3c 	bl	800a7c4 <RTC_Bcd2ToByte>
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800a94c:	1845      	adds	r5, r0, r1
 800a94e:	e7df      	b.n	800a910 <HAL_RTC_SetTime+0x2c>
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 800a950:	6822      	ldr	r2, [r4, #0]
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800a952:	4620      	mov	r0, r4
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 800a954:	6853      	ldr	r3, [r2, #4]
 800a956:	f023 0305 	bic.w	r3, r3, #5
 800a95a:	6053      	str	r3, [r2, #4]
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800a95c:	f7ff ff20 	bl	800a7a0 <RTC_ReadAlarmCounter>
      if (counter_alarm < counter_time)
 800a960:	4285      	cmp	r5, r0
 800a962:	d90b      	bls.n	800a97c <HAL_RTC_SetTime+0x98>
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800a964:	f500 31a8 	add.w	r1, r0, #86016	@ 0x15000
 800a968:	f501 71c0 	add.w	r1, r1, #384	@ 0x180
 800a96c:	4620      	mov	r0, r4
 800a96e:	f7ff ffa5 	bl	800a8bc <RTC_WriteAlarmCounter>
 800a972:	b118      	cbz	r0, 800a97c <HAL_RTC_SetTime+0x98>
          hrtc->State = HAL_RTC_STATE_ERROR;
 800a974:	2304      	movs	r3, #4
          __HAL_UNLOCK(hrtc);
 800a976:	7427      	strb	r7, [r4, #16]
          hrtc->State = HAL_RTC_STATE_ERROR;
 800a978:	7463      	strb	r3, [r4, #17]
          return HAL_ERROR;
 800a97a:	e7d4      	b.n	800a926 <HAL_RTC_SetTime+0x42>
    hrtc->State = HAL_RTC_STATE_READY;
 800a97c:	2301      	movs	r3, #1
 800a97e:	7463      	strb	r3, [r4, #17]
    __HAL_UNLOCK(hrtc);
 800a980:	2300      	movs	r3, #0
 800a982:	7423      	strb	r3, [r4, #16]
    return HAL_OK;
 800a984:	e7d0      	b.n	800a928 <HAL_RTC_SetTime+0x44>
	...

0800a988 <HAL_RTC_GetTime>:
{
 800a988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a98c:	460e      	mov	r6, r1
 800a98e:	4617      	mov	r7, r2
  if ((hrtc == NULL) || (sTime == NULL))
 800a990:	4605      	mov	r5, r0
 800a992:	b910      	cbnz	r0, 800a99a <HAL_RTC_GetTime+0x12>
    return HAL_ERROR;
 800a994:	2001      	movs	r0, #1
}
 800a996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if ((hrtc == NULL) || (sTime == NULL))
 800a99a:	2900      	cmp	r1, #0
 800a99c:	d0fa      	beq.n	800a994 <HAL_RTC_GetTime+0xc>
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 800a99e:	6803      	ldr	r3, [r0, #0]
 800a9a0:	685b      	ldr	r3, [r3, #4]
 800a9a2:	f013 0804 	ands.w	r8, r3, #4
 800a9a6:	d1f5      	bne.n	800a994 <HAL_RTC_GetTime+0xc>
  counter_time = RTC_ReadTimeCounter(hrtc);
 800a9a8:	f7ff fee8 	bl	800a77c <RTC_ReadTimeCounter>
  hours = counter_time / 3600U;
 800a9ac:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800a9b0:	fbb0 f2f3 	udiv	r2, r0, r3
  counter_time = RTC_ReadTimeCounter(hrtc);
 800a9b4:	4604      	mov	r4, r0
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 800a9b6:	fb03 0312 	mls	r3, r3, r2, r0
 800a9ba:	203c      	movs	r0, #60	@ 0x3c
 800a9bc:	fbb3 f1f0 	udiv	r1, r3, r0
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 800a9c0:	fb00 3311 	mls	r3, r0, r1, r3
 800a9c4:	70b3      	strb	r3, [r6, #2]
  if (hours >= 24U)
 800a9c6:	4b48      	ldr	r3, [pc, #288]	@ (800aae8 <HAL_RTC_GetTime+0x160>)
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 800a9c8:	7071      	strb	r1, [r6, #1]
  if (hours >= 24U)
 800a9ca:	429c      	cmp	r4, r3
 800a9cc:	d97c      	bls.n	800aac8 <HAL_RTC_GetTime+0x140>
    days_elapsed = (hours / 24U);
 800a9ce:	2318      	movs	r3, #24
 800a9d0:	fbb2 f9f3 	udiv	r9, r2, r3
    sTime->Hours = (hours % 24U);
 800a9d4:	fb03 2219 	mls	r2, r3, r9, r2
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800a9d8:	4628      	mov	r0, r5
    sTime->Hours = (hours % 24U);
 800a9da:	7032      	strb	r2, [r6, #0]
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800a9dc:	f7ff fee0 	bl	800a7a0 <RTC_ReadAlarmCounter>
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 800a9e0:	f1b0 3fff 	cmp.w	r0, #4294967295
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800a9e4:	4682      	mov	sl, r0
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 800a9e6:	d005      	beq.n	800a9f4 <HAL_RTC_GetTime+0x6c>
 800a9e8:	4284      	cmp	r4, r0
      counter_alarm = RTC_ALARM_RESETVALUE;
 800a9ea:	bf2c      	ite	cs
 800a9ec:	f04f 3aff 	movcs.w	sl, #4294967295
      counter_alarm -= counter_time;
 800a9f0:	eba0 0a04 	subcc.w	sl, r0, r4
    counter_time -= (days_elapsed * 24U * 3600U);
 800a9f4:	4b3d      	ldr	r3, [pc, #244]	@ (800aaec <HAL_RTC_GetTime+0x164>)
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800a9f6:	4628      	mov	r0, r5
    counter_time -= (days_elapsed * 24U * 3600U);
 800a9f8:	fb03 4419 	mls	r4, r3, r9, r4
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800a9fc:	4621      	mov	r1, r4
 800a9fe:	f7ff ff49 	bl	800a894 <RTC_WriteTimeCounter>
 800aa02:	2800      	cmp	r0, #0
 800aa04:	d1c6      	bne.n	800a994 <HAL_RTC_GetTime+0xc>
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800aa06:	f1ba 3fff 	cmp.w	sl, #4294967295
 800aa0a:	d028      	beq.n	800aa5e <HAL_RTC_GetTime+0xd6>
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800aa0c:	eb0a 0104 	add.w	r1, sl, r4
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800aa10:	4628      	mov	r0, r5
 800aa12:	f7ff ff53 	bl	800a8bc <RTC_WriteAlarmCounter>
 800aa16:	2800      	cmp	r0, #0
 800aa18:	d1bc      	bne.n	800a994 <HAL_RTC_GetTime+0xc>
  year = hrtc->DateToUpdate.Year;
 800aa1a:	2101      	movs	r1, #1
 800aa1c:	f241 5caa 	movw	ip, #5546	@ 0x15aa
 800aa20:	7be8      	ldrb	r0, [r5, #15]
  month = hrtc->DateToUpdate.Month;
 800aa22:	7b6c      	ldrb	r4, [r5, #13]
  day = hrtc->DateToUpdate.Date;
 800aa24:	7bab      	ldrb	r3, [r5, #14]
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800aa26:	2c0c      	cmp	r4, #12
 800aa28:	d809      	bhi.n	800aa3e <HAL_RTC_GetTime+0xb6>
 800aa2a:	fa01 f204 	lsl.w	r2, r1, r4
 800aa2e:	ea12 0f0c 	tst.w	r2, ip
 800aa32:	d116      	bne.n	800aa62 <HAL_RTC_GetTime+0xda>
 800aa34:	f412 6f25 	tst.w	r2, #2640	@ 0xa50
 800aa38:	d120      	bne.n	800aa7c <HAL_RTC_GetTime+0xf4>
 800aa3a:	2c02      	cmp	r4, #2
 800aa3c:	d021      	beq.n	800aa82 <HAL_RTC_GetTime+0xfa>
  for (loop = 0U; loop < DayElapsed; loop++)
 800aa3e:	f108 0801 	add.w	r8, r8, #1
 800aa42:	45c1      	cmp	r9, r8
 800aa44:	d1ef      	bne.n	800aa26 <HAL_RTC_GetTime+0x9e>
  hrtc->DateToUpdate.Month = month;
 800aa46:	b2e1      	uxtb	r1, r4
  hrtc->DateToUpdate.Date = day;
 800aa48:	b2da      	uxtb	r2, r3
  hrtc->DateToUpdate.Year = year;
 800aa4a:	73e8      	strb	r0, [r5, #15]
  hrtc->DateToUpdate.Month = month;
 800aa4c:	7369      	strb	r1, [r5, #13]
  hrtc->DateToUpdate.Date = day;
 800aa4e:	73aa      	strb	r2, [r5, #14]
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800aa50:	f7ff fec0 	bl	800a7d4 <RTC_WeekDayNum>
 800aa54:	7328      	strb	r0, [r5, #12]
  if (Format != RTC_FORMAT_BIN)
 800aa56:	2f00      	cmp	r7, #0
 800aa58:	d138      	bne.n	800aacc <HAL_RTC_GetTime+0x144>
  return HAL_OK;
 800aa5a:	2000      	movs	r0, #0
 800aa5c:	e79b      	b.n	800a996 <HAL_RTC_GetTime+0xe>
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800aa5e:	4651      	mov	r1, sl
 800aa60:	e7d6      	b.n	800aa10 <HAL_RTC_GetTime+0x88>
      if (day < 31U)
 800aa62:	2b1e      	cmp	r3, #30
 800aa64:	d801      	bhi.n	800aa6a <HAL_RTC_GetTime+0xe2>
        day++;
 800aa66:	3301      	adds	r3, #1
 800aa68:	e7e9      	b.n	800aa3e <HAL_RTC_GetTime+0xb6>
        if (month != 12U)
 800aa6a:	2c0c      	cmp	r4, #12
 800aa6c:	d002      	beq.n	800aa74 <HAL_RTC_GetTime+0xec>
        day = 1U;
 800aa6e:	2301      	movs	r3, #1
        month++;
 800aa70:	3401      	adds	r4, #1
        day = 1U;
 800aa72:	e7e4      	b.n	800aa3e <HAL_RTC_GetTime+0xb6>
          day = 1U;
 800aa74:	2301      	movs	r3, #1
          year++;
 800aa76:	3001      	adds	r0, #1
          month = 1U;
 800aa78:	461c      	mov	r4, r3
 800aa7a:	e7e0      	b.n	800aa3e <HAL_RTC_GetTime+0xb6>
      if (day < 30U)
 800aa7c:	2b1d      	cmp	r3, #29
 800aa7e:	d8f6      	bhi.n	800aa6e <HAL_RTC_GetTime+0xe6>
 800aa80:	e7f1      	b.n	800aa66 <HAL_RTC_GetTime+0xde>
      if (day < 28U)
 800aa82:	2b1b      	cmp	r3, #27
 800aa84:	d9ef      	bls.n	800aa66 <HAL_RTC_GetTime+0xde>
      else if (day == 28U)
 800aa86:	2b1c      	cmp	r3, #28
 800aa88:	d117      	bne.n	800aaba <HAL_RTC_GetTime+0x132>
  if ((nYear % 4U) != 0U)
 800aa8a:	0782      	lsls	r2, r0, #30
        if (RTC_IsLeapYear(year))
 800aa8c:	b283      	uxth	r3, r0
  if ((nYear % 4U) != 0U)
 800aa8e:	d116      	bne.n	800aabe <HAL_RTC_GetTime+0x136>
  if ((nYear % 100U) != 0U)
 800aa90:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 800aa94:	fbb3 f2fe 	udiv	r2, r3, lr
 800aa98:	fb0e 3212 	mls	r2, lr, r2, r3
 800aa9c:	b292      	uxth	r2, r2
 800aa9e:	b98a      	cbnz	r2, 800aac4 <HAL_RTC_GetTime+0x13c>
  if ((nYear % 400U) == 0U)
 800aaa0:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800aaa4:	fbb3 fef2 	udiv	lr, r3, r2
 800aaa8:	fb02 331e 	mls	r3, r2, lr, r3
 800aaac:	b29b      	uxth	r3, r3
          day = 1U;
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	bf0e      	itee	eq
 800aab2:	231d      	moveq	r3, #29
 800aab4:	2301      	movne	r3, #1
 800aab6:	2403      	movne	r4, #3
 800aab8:	e7c1      	b.n	800aa3e <HAL_RTC_GetTime+0xb6>
      else if (day == 29U)
 800aaba:	2b1d      	cmp	r3, #29
 800aabc:	d1bf      	bne.n	800aa3e <HAL_RTC_GetTime+0xb6>
        day = 1U;
 800aabe:	2301      	movs	r3, #1
        month++;
 800aac0:	2403      	movs	r4, #3
 800aac2:	e7bc      	b.n	800aa3e <HAL_RTC_GetTime+0xb6>
          day++;
 800aac4:	231d      	movs	r3, #29
 800aac6:	e7ba      	b.n	800aa3e <HAL_RTC_GetTime+0xb6>
    sTime->Hours = hours;
 800aac8:	7032      	strb	r2, [r6, #0]
 800aaca:	e7c4      	b.n	800aa56 <HAL_RTC_GetTime+0xce>
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 800aacc:	7830      	ldrb	r0, [r6, #0]
 800aace:	f7ff fe6e 	bl	800a7ae <RTC_ByteToBcd2>
 800aad2:	7030      	strb	r0, [r6, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 800aad4:	7870      	ldrb	r0, [r6, #1]
 800aad6:	f7ff fe6a 	bl	800a7ae <RTC_ByteToBcd2>
 800aada:	7070      	strb	r0, [r6, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 800aadc:	78b0      	ldrb	r0, [r6, #2]
 800aade:	f7ff fe66 	bl	800a7ae <RTC_ByteToBcd2>
 800aae2:	70b0      	strb	r0, [r6, #2]
 800aae4:	e7b9      	b.n	800aa5a <HAL_RTC_GetTime+0xd2>
 800aae6:	bf00      	nop
 800aae8:	0001517f 	.word	0x0001517f
 800aaec:	00015180 	.word	0x00015180

0800aaf0 <HAL_RTC_SetDate>:
{
 800aaf0:	b570      	push	{r4, r5, r6, lr}
 800aaf2:	460d      	mov	r5, r1
  if ((hrtc == NULL) || (sDate == NULL))
 800aaf4:	4604      	mov	r4, r0
 800aaf6:	b348      	cbz	r0, 800ab4c <HAL_RTC_SetDate+0x5c>
 800aaf8:	b341      	cbz	r1, 800ab4c <HAL_RTC_SetDate+0x5c>
  __HAL_LOCK(hrtc);
 800aafa:	7c03      	ldrb	r3, [r0, #16]
 800aafc:	2002      	movs	r0, #2
 800aafe:	2b01      	cmp	r3, #1
 800ab00:	d025      	beq.n	800ab4e <HAL_RTC_SetDate+0x5e>
 800ab02:	2301      	movs	r3, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 800ab04:	7460      	strb	r0, [r4, #17]
  __HAL_LOCK(hrtc);
 800ab06:	7423      	strb	r3, [r4, #16]
  if (Format == RTC_FORMAT_BIN)
 800ab08:	78c8      	ldrb	r0, [r1, #3]
 800ab0a:	bb0a      	cbnz	r2, 800ab50 <HAL_RTC_SetDate+0x60>
    hrtc->DateToUpdate.Year  = sDate->Year;
 800ab0c:	73e0      	strb	r0, [r4, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 800ab0e:	784b      	ldrb	r3, [r1, #1]
 800ab10:	7363      	strb	r3, [r4, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 800ab12:	788a      	ldrb	r2, [r1, #2]
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800ab14:	7b61      	ldrb	r1, [r4, #13]
 800ab16:	7be0      	ldrb	r0, [r4, #15]
    hrtc->DateToUpdate.Date  = sDate->Date;
 800ab18:	73a2      	strb	r2, [r4, #14]
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800ab1a:	f7ff fe5b 	bl	800a7d4 <RTC_WeekDayNum>
 800ab1e:	7320      	strb	r0, [r4, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800ab20:	7028      	strb	r0, [r5, #0]
  counter_time = RTC_ReadTimeCounter(hrtc);
 800ab22:	4620      	mov	r0, r4
 800ab24:	f7ff fe2a 	bl	800a77c <RTC_ReadTimeCounter>
  if (hours > 24U)
 800ab28:	4b1a      	ldr	r3, [pc, #104]	@ (800ab94 <HAL_RTC_SetDate+0xa4>)
 800ab2a:	4298      	cmp	r0, r3
 800ab2c:	d92d      	bls.n	800ab8a <HAL_RTC_SetDate+0x9a>
    counter_time -= ((hours / 24U) * 24U * 3600U);
 800ab2e:	4d1a      	ldr	r5, [pc, #104]	@ (800ab98 <HAL_RTC_SetDate+0xa8>)
 800ab30:	fbb0 f2f5 	udiv	r2, r0, r5
 800ab34:	fb05 0512 	mls	r5, r5, r2, r0
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800ab38:	4620      	mov	r0, r4
 800ab3a:	4629      	mov	r1, r5
 800ab3c:	f7ff feaa 	bl	800a894 <RTC_WriteTimeCounter>
 800ab40:	4606      	mov	r6, r0
 800ab42:	b188      	cbz	r0, 800ab68 <HAL_RTC_SetDate+0x78>
      hrtc->State = HAL_RTC_STATE_ERROR;
 800ab44:	2304      	movs	r3, #4
 800ab46:	7463      	strb	r3, [r4, #17]
      __HAL_UNLOCK(hrtc);
 800ab48:	2300      	movs	r3, #0
 800ab4a:	7423      	strb	r3, [r4, #16]
    return HAL_ERROR;
 800ab4c:	2001      	movs	r0, #1
}
 800ab4e:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 800ab50:	f7ff fe38 	bl	800a7c4 <RTC_Bcd2ToByte>
 800ab54:	73e0      	strb	r0, [r4, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 800ab56:	7848      	ldrb	r0, [r1, #1]
 800ab58:	f7ff fe34 	bl	800a7c4 <RTC_Bcd2ToByte>
 800ab5c:	7360      	strb	r0, [r4, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 800ab5e:	7888      	ldrb	r0, [r1, #2]
 800ab60:	f7ff fe30 	bl	800a7c4 <RTC_Bcd2ToByte>
 800ab64:	4602      	mov	r2, r0
 800ab66:	e7d5      	b.n	800ab14 <HAL_RTC_SetDate+0x24>
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800ab68:	4620      	mov	r0, r4
 800ab6a:	f7ff fe19 	bl	800a7a0 <RTC_ReadAlarmCounter>
      if (counter_alarm < counter_time)
 800ab6e:	4285      	cmp	r5, r0
 800ab70:	d90b      	bls.n	800ab8a <HAL_RTC_SetDate+0x9a>
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800ab72:	f500 31a8 	add.w	r1, r0, #86016	@ 0x15000
 800ab76:	f501 71c0 	add.w	r1, r1, #384	@ 0x180
 800ab7a:	4620      	mov	r0, r4
 800ab7c:	f7ff fe9e 	bl	800a8bc <RTC_WriteAlarmCounter>
 800ab80:	b118      	cbz	r0, 800ab8a <HAL_RTC_SetDate+0x9a>
          hrtc->State = HAL_RTC_STATE_ERROR;
 800ab82:	2304      	movs	r3, #4
          __HAL_UNLOCK(hrtc);
 800ab84:	7426      	strb	r6, [r4, #16]
          hrtc->State = HAL_RTC_STATE_ERROR;
 800ab86:	7463      	strb	r3, [r4, #17]
          return HAL_ERROR;
 800ab88:	e7e0      	b.n	800ab4c <HAL_RTC_SetDate+0x5c>
  hrtc->State = HAL_RTC_STATE_READY ;
 800ab8a:	2301      	movs	r3, #1
  __HAL_UNLOCK(hrtc);
 800ab8c:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY ;
 800ab8e:	7463      	strb	r3, [r4, #17]
  __HAL_UNLOCK(hrtc);
 800ab90:	7420      	strb	r0, [r4, #16]
  return HAL_OK;
 800ab92:	e7dc      	b.n	800ab4e <HAL_RTC_SetDate+0x5e>
 800ab94:	00015f8f 	.word	0x00015f8f
 800ab98:	00015180 	.word	0x00015180

0800ab9c <HAL_RTC_GetDate>:
{
 800ab9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab9e:	4616      	mov	r6, r2
  RTC_TimeTypeDef stime = {0U};
 800aba0:	2200      	movs	r2, #0
{
 800aba2:	460c      	mov	r4, r1
  if ((hrtc == NULL) || (sDate == NULL))
 800aba4:	4605      	mov	r5, r0
  RTC_TimeTypeDef stime = {0U};
 800aba6:	f8ad 2004 	strh.w	r2, [sp, #4]
 800abaa:	f88d 2006 	strb.w	r2, [sp, #6]
  if ((hrtc == NULL) || (sDate == NULL))
 800abae:	b918      	cbnz	r0, 800abb8 <HAL_RTC_GetDate+0x1c>
    return HAL_ERROR;
 800abb0:	2101      	movs	r1, #1
}
 800abb2:	4608      	mov	r0, r1
 800abb4:	b003      	add	sp, #12
 800abb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((hrtc == NULL) || (sDate == NULL))
 800abb8:	2900      	cmp	r1, #0
 800abba:	d0f9      	beq.n	800abb0 <HAL_RTC_GetDate+0x14>
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 800abbc:	a901      	add	r1, sp, #4
 800abbe:	f7ff fee3 	bl	800a988 <HAL_RTC_GetTime>
 800abc2:	4601      	mov	r1, r0
 800abc4:	2800      	cmp	r0, #0
 800abc6:	d1f3      	bne.n	800abb0 <HAL_RTC_GetDate+0x14>
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 800abc8:	7b2b      	ldrb	r3, [r5, #12]
 800abca:	7023      	strb	r3, [r4, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 800abcc:	7be8      	ldrb	r0, [r5, #15]
 800abce:	70e0      	strb	r0, [r4, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 800abd0:	7b6f      	ldrb	r7, [r5, #13]
 800abd2:	7067      	strb	r7, [r4, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 800abd4:	7baa      	ldrb	r2, [r5, #14]
 800abd6:	70a2      	strb	r2, [r4, #2]
  if (Format != RTC_FORMAT_BIN)
 800abd8:	2e00      	cmp	r6, #0
 800abda:	d0ea      	beq.n	800abb2 <HAL_RTC_GetDate+0x16>
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 800abdc:	f7ff fde7 	bl	800a7ae <RTC_ByteToBcd2>
 800abe0:	70e0      	strb	r0, [r4, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 800abe2:	4638      	mov	r0, r7
 800abe4:	f7ff fde3 	bl	800a7ae <RTC_ByteToBcd2>
 800abe8:	7060      	strb	r0, [r4, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 800abea:	4610      	mov	r0, r2
 800abec:	f7ff fddf 	bl	800a7ae <RTC_ByteToBcd2>
 800abf0:	70a0      	strb	r0, [r4, #2]
 800abf2:	e7de      	b.n	800abb2 <HAL_RTC_GetDate+0x16>

0800abf4 <HAL_RTC_WaitForSynchro>:
{
 800abf4:	b538      	push	{r3, r4, r5, lr}
  if (hrtc == NULL)
 800abf6:	4604      	mov	r4, r0
 800abf8:	b1a8      	cbz	r0, 800ac26 <HAL_RTC_WaitForSynchro+0x32>
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800abfa:	6802      	ldr	r2, [r0, #0]
 800abfc:	6853      	ldr	r3, [r2, #4]
 800abfe:	f023 0308 	bic.w	r3, r3, #8
 800ac02:	6053      	str	r3, [r2, #4]
  tickstart = HAL_GetTick();
 800ac04:	f7fe fb46 	bl	8009294 <HAL_GetTick>
 800ac08:	4605      	mov	r5, r0
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800ac0a:	6823      	ldr	r3, [r4, #0]
 800ac0c:	685b      	ldr	r3, [r3, #4]
 800ac0e:	071b      	lsls	r3, r3, #28
 800ac10:	d501      	bpl.n	800ac16 <HAL_RTC_WaitForSynchro+0x22>
  return HAL_OK;
 800ac12:	2000      	movs	r0, #0
}
 800ac14:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800ac16:	f7fe fb3d 	bl	8009294 <HAL_GetTick>
 800ac1a:	1b40      	subs	r0, r0, r5
 800ac1c:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800ac20:	d9f3      	bls.n	800ac0a <HAL_RTC_WaitForSynchro+0x16>
      return HAL_TIMEOUT;
 800ac22:	2003      	movs	r0, #3
 800ac24:	e7f6      	b.n	800ac14 <HAL_RTC_WaitForSynchro+0x20>
    return HAL_ERROR;
 800ac26:	2001      	movs	r0, #1
 800ac28:	e7f4      	b.n	800ac14 <HAL_RTC_WaitForSynchro+0x20>
	...

0800ac2c <HAL_RTC_Init>:
{
 800ac2c:	b510      	push	{r4, lr}
  if (hrtc == NULL)
 800ac2e:	4604      	mov	r4, r0
 800ac30:	b170      	cbz	r0, 800ac50 <HAL_RTC_Init+0x24>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800ac32:	7c43      	ldrb	r3, [r0, #17]
 800ac34:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800ac38:	b913      	cbnz	r3, 800ac40 <HAL_RTC_Init+0x14>
    hrtc->Lock = HAL_UNLOCKED;
 800ac3a:	7402      	strb	r2, [r0, #16]
    HAL_RTC_MspInit(hrtc);
 800ac3c:	f7fc ff46 	bl	8007acc <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 800ac40:	2302      	movs	r3, #2
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ac42:	4620      	mov	r0, r4
  hrtc->State = HAL_RTC_STATE_BUSY;
 800ac44:	7463      	strb	r3, [r4, #17]
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ac46:	f7ff ffd5 	bl	800abf4 <HAL_RTC_WaitForSynchro>
 800ac4a:	b118      	cbz	r0, 800ac54 <HAL_RTC_Init+0x28>
    hrtc->State = HAL_RTC_STATE_ERROR;
 800ac4c:	2304      	movs	r3, #4
 800ac4e:	7463      	strb	r3, [r4, #17]
    return HAL_ERROR;
 800ac50:	2001      	movs	r0, #1
}
 800ac52:	bd10      	pop	{r4, pc}
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800ac54:	4620      	mov	r0, r4
 800ac56:	f7ff fdee 	bl	800a836 <RTC_EnterInitMode>
 800ac5a:	2800      	cmp	r0, #0
 800ac5c:	d1f6      	bne.n	800ac4c <HAL_RTC_Init+0x20>
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800ac5e:	6822      	ldr	r2, [r4, #0]
    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800ac60:	68a1      	ldr	r1, [r4, #8]
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800ac62:	6853      	ldr	r3, [r2, #4]
 800ac64:	f023 0307 	bic.w	r3, r3, #7
 800ac68:	6053      	str	r3, [r2, #4]
    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800ac6a:	4a12      	ldr	r2, [pc, #72]	@ (800acb4 <HAL_RTC_Init+0x88>)
 800ac6c:	b119      	cbz	r1, 800ac76 <HAL_RTC_Init+0x4a>
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800ac6e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800ac70:	f023 0301 	bic.w	r3, r3, #1
 800ac74:	6313      	str	r3, [r2, #48]	@ 0x30
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800ac76:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800ac78:	f423 7360 	bic.w	r3, r3, #896	@ 0x380
 800ac7c:	430b      	orrs	r3, r1
 800ac7e:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800ac80:	6860      	ldr	r0, [r4, #4]
 800ac82:	1c43      	adds	r3, r0, #1
 800ac84:	d105      	bne.n	800ac92 <HAL_RTC_Init+0x66>
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800ac86:	2001      	movs	r0, #1
 800ac88:	f7ff fd1a 	bl	800a6c0 <HAL_RCCEx_GetPeriphCLKFreq>
      if (prescaler == 0U)
 800ac8c:	2800      	cmp	r0, #0
 800ac8e:	d0dd      	beq.n	800ac4c <HAL_RTC_Init+0x20>
        prescaler = prescaler - 1U;
 800ac90:	3801      	subs	r0, #1
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 800ac92:	6823      	ldr	r3, [r4, #0]
 800ac94:	f3c0 4203 	ubfx	r2, r0, #16, #4
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 800ac98:	b280      	uxth	r0, r0
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 800ac9a:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 800ac9c:	60d8      	str	r0, [r3, #12]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800ac9e:	4620      	mov	r0, r4
 800aca0:	f7ff fde0 	bl	800a864 <RTC_ExitInitMode>
 800aca4:	2800      	cmp	r0, #0
 800aca6:	d1d1      	bne.n	800ac4c <HAL_RTC_Init+0x20>
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 800aca8:	2301      	movs	r3, #1
 800acaa:	7363      	strb	r3, [r4, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800acac:	81e3      	strh	r3, [r4, #14]
    hrtc->State = HAL_RTC_STATE_READY;
 800acae:	7463      	strb	r3, [r4, #17]
    return HAL_OK;
 800acb0:	e7cf      	b.n	800ac52 <HAL_RTC_Init+0x26>
 800acb2:	bf00      	nop
 800acb4:	40006c00 	.word	0x40006c00

0800acb8 <HAL_RTCEx_BKUPWrite>:

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
  tmp += (BackupRegister * 4U);
 800acb8:	0089      	lsls	r1, r1, #2
 800acba:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
 800acbe:	f501 41d8 	add.w	r1, r1, #27648	@ 0x6c00

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 800acc2:	b292      	uxth	r2, r2
 800acc4:	600a      	str	r2, [r1, #0]
}
 800acc6:	4770      	bx	lr

0800acc8 <HAL_RTCEx_BKUPRead>:

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
  backupregister += (BackupRegister * 4U);
 800acc8:	0089      	lsls	r1, r1, #2
 800acca:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
 800acce:	f501 41d8 	add.w	r1, r1, #27648	@ 0x6c00

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 800acd2:	6808      	ldr	r0, [r1, #0]

  /* Read the specified register */
  return pvalue;
}
 800acd4:	b280      	uxth	r0, r0
 800acd6:	4770      	bx	lr

0800acd8 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acd8:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800acda:	6a02      	ldr	r2, [r0, #32]
{
 800acdc:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800acde:	f022 0201 	bic.w	r2, r2, #1
 800ace2:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ace4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ace6:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ace8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800acea:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 800acee:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800acf0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800acf2:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800acf6:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800acf8:	4d0a      	ldr	r5, [pc, #40]	@ (800ad24 <TIM_OC1_SetConfig+0x4c>)
 800acfa:	42a8      	cmp	r0, r5
 800acfc:	d10b      	bne.n	800ad16 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800acfe:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800ad00:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800ad04:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ad06:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ad0a:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 800ad0e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800ad10:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800ad14:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad16:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ad18:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ad1a:	684a      	ldr	r2, [r1, #4]
 800ad1c:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad1e:	6203      	str	r3, [r0, #32]
}
 800ad20:	bd70      	pop	{r4, r5, r6, pc}
 800ad22:	bf00      	nop
 800ad24:	40012c00 	.word	0x40012c00

0800ad28 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad28:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ad2a:	6a02      	ldr	r2, [r0, #32]
{
 800ad2c:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ad2e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ad32:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad34:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ad36:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ad38:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ad3a:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 800ad3e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ad40:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800ad42:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ad46:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ad4a:	4d0b      	ldr	r5, [pc, #44]	@ (800ad78 <TIM_OC3_SetConfig+0x50>)
 800ad4c:	42a8      	cmp	r0, r5
 800ad4e:	d10d      	bne.n	800ad6c <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ad50:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800ad52:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ad56:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ad5a:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ad5e:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 800ad62:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 800ad64:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ad68:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad6c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ad6e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ad70:	684a      	ldr	r2, [r1, #4]
 800ad72:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad74:	6203      	str	r3, [r0, #32]
}
 800ad76:	bd70      	pop	{r4, r5, r6, pc}
 800ad78:	40012c00 	.word	0x40012c00

0800ad7c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad7c:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ad7e:	6a02      	ldr	r2, [r0, #32]
{
 800ad80:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ad82:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ad86:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad88:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ad8a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ad8c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ad8e:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ad92:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ad96:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 800ad98:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ad9c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ada0:	4d06      	ldr	r5, [pc, #24]	@ (800adbc <TIM_OC4_SetConfig+0x40>)
 800ada2:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ada4:	bf02      	ittt	eq
 800ada6:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ada8:	f424 4480 	biceq.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800adac:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800adb0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800adb2:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800adb4:	684a      	ldr	r2, [r1, #4]
 800adb6:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800adb8:	6203      	str	r3, [r0, #32]
}
 800adba:	bd30      	pop	{r4, r5, pc}
 800adbc:	40012c00 	.word	0x40012c00

0800adc0 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800adc0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800adc4:	2b01      	cmp	r3, #1
 800adc6:	d120      	bne.n	800ae0a <HAL_TIM_Base_Start_IT+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 800adc8:	2302      	movs	r3, #2
 800adca:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800adce:	6803      	ldr	r3, [r0, #0]
 800add0:	68da      	ldr	r2, [r3, #12]
 800add2:	f042 0201 	orr.w	r2, r2, #1
 800add6:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800add8:	4a0d      	ldr	r2, [pc, #52]	@ (800ae10 <HAL_TIM_Base_Start_IT+0x50>)
 800adda:	4293      	cmp	r3, r2
 800addc:	d00a      	beq.n	800adf4 <HAL_TIM_Base_Start_IT+0x34>
 800adde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ade2:	d007      	beq.n	800adf4 <HAL_TIM_Base_Start_IT+0x34>
 800ade4:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800ade8:	4293      	cmp	r3, r2
 800adea:	d003      	beq.n	800adf4 <HAL_TIM_Base_Start_IT+0x34>
 800adec:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800adf0:	4293      	cmp	r3, r2
 800adf2:	d104      	bne.n	800adfe <HAL_TIM_Base_Start_IT+0x3e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800adf4:	689a      	ldr	r2, [r3, #8]
 800adf6:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800adfa:	2a06      	cmp	r2, #6
 800adfc:	d003      	beq.n	800ae06 <HAL_TIM_Base_Start_IT+0x46>
      __HAL_TIM_ENABLE(htim);
 800adfe:	681a      	ldr	r2, [r3, #0]
 800ae00:	f042 0201 	orr.w	r2, r2, #1
 800ae04:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800ae06:	2000      	movs	r0, #0
 800ae08:	4770      	bx	lr
    return HAL_ERROR;
 800ae0a:	2001      	movs	r0, #1
}
 800ae0c:	4770      	bx	lr
 800ae0e:	bf00      	nop
 800ae10:	40012c00 	.word	0x40012c00

0800ae14 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 800ae14:	4770      	bx	lr

0800ae16 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 800ae16:	4770      	bx	lr

0800ae18 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 800ae18:	4770      	bx	lr

0800ae1a <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 800ae1a:	4770      	bx	lr

0800ae1c <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 800ae1c:	6803      	ldr	r3, [r0, #0]
{
 800ae1e:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 800ae20:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ae22:	691e      	ldr	r6, [r3, #16]
{
 800ae24:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ae26:	07b1      	lsls	r1, r6, #30
 800ae28:	d50d      	bpl.n	800ae46 <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ae2a:	07aa      	lsls	r2, r5, #30
 800ae2c:	d50b      	bpl.n	800ae46 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ae2e:	f06f 0202 	mvn.w	r2, #2
 800ae32:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ae34:	2201      	movs	r2, #1
 800ae36:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ae38:	699b      	ldr	r3, [r3, #24]
 800ae3a:	079b      	lsls	r3, r3, #30
 800ae3c:	d069      	beq.n	800af12 <HAL_TIM_IRQHandler+0xf6>
          HAL_TIM_IC_CaptureCallback(htim);
 800ae3e:	f7ff ffea 	bl	800ae16 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae42:	2300      	movs	r3, #0
 800ae44:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ae46:	0771      	lsls	r1, r6, #29
 800ae48:	d510      	bpl.n	800ae6c <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ae4a:	076a      	lsls	r2, r5, #29
 800ae4c:	d50e      	bpl.n	800ae6c <HAL_TIM_IRQHandler+0x50>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ae4e:	f06f 0204 	mvn.w	r2, #4
 800ae52:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 800ae54:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ae56:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ae58:	2202      	movs	r2, #2
 800ae5a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ae5c:	699b      	ldr	r3, [r3, #24]
 800ae5e:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800ae62:	d05c      	beq.n	800af1e <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 800ae64:	f7ff ffd7 	bl	800ae16 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae68:	2300      	movs	r3, #0
 800ae6a:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ae6c:	0733      	lsls	r3, r6, #28
 800ae6e:	d50f      	bpl.n	800ae90 <HAL_TIM_IRQHandler+0x74>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ae70:	0728      	lsls	r0, r5, #28
 800ae72:	d50d      	bpl.n	800ae90 <HAL_TIM_IRQHandler+0x74>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ae74:	f06f 0208 	mvn.w	r2, #8
 800ae78:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 800ae7a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ae7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ae7e:	2204      	movs	r2, #4
 800ae80:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ae82:	69db      	ldr	r3, [r3, #28]
 800ae84:	0799      	lsls	r1, r3, #30
 800ae86:	d050      	beq.n	800af2a <HAL_TIM_IRQHandler+0x10e>
        HAL_TIM_IC_CaptureCallback(htim);
 800ae88:	f7ff ffc5 	bl	800ae16 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ae90:	06f2      	lsls	r2, r6, #27
 800ae92:	d510      	bpl.n	800aeb6 <HAL_TIM_IRQHandler+0x9a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ae94:	06eb      	lsls	r3, r5, #27
 800ae96:	d50e      	bpl.n	800aeb6 <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ae98:	f06f 0210 	mvn.w	r2, #16
 800ae9c:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 800ae9e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800aea0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aea2:	2208      	movs	r2, #8
 800aea4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800aea6:	69db      	ldr	r3, [r3, #28]
 800aea8:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800aeac:	d043      	beq.n	800af36 <HAL_TIM_IRQHandler+0x11a>
        HAL_TIM_IC_CaptureCallback(htim);
 800aeae:	f7ff ffb2 	bl	800ae16 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800aeb6:	07f0      	lsls	r0, r6, #31
 800aeb8:	d508      	bpl.n	800aecc <HAL_TIM_IRQHandler+0xb0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800aeba:	07e9      	lsls	r1, r5, #31
 800aebc:	d506      	bpl.n	800aecc <HAL_TIM_IRQHandler+0xb0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800aebe:	f06f 0201 	mvn.w	r2, #1
 800aec2:	6823      	ldr	r3, [r4, #0]
      HAL_TIM_PeriodElapsedCallback(htim);
 800aec4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800aec6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800aec8:	f7fc f8bc 	bl	8007044 <HAL_TIM_PeriodElapsedCallback>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800aecc:	0632      	lsls	r2, r6, #24
 800aece:	d508      	bpl.n	800aee2 <HAL_TIM_IRQHandler+0xc6>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aed0:	062b      	lsls	r3, r5, #24
 800aed2:	d506      	bpl.n	800aee2 <HAL_TIM_IRQHandler+0xc6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800aed4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800aed8:	6823      	ldr	r3, [r4, #0]
      HAL_TIMEx_BreakCallback(htim);
 800aeda:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800aedc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800aede:	f000 fa96 	bl	800b40e <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800aee2:	0670      	lsls	r0, r6, #25
 800aee4:	d508      	bpl.n	800aef8 <HAL_TIM_IRQHandler+0xdc>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800aee6:	0669      	lsls	r1, r5, #25
 800aee8:	d506      	bpl.n	800aef8 <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800aeea:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800aeee:	6823      	ldr	r3, [r4, #0]
      HAL_TIM_TriggerCallback(htim);
 800aef0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800aef2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800aef4:	f7ff ff91 	bl	800ae1a <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800aef8:	06b2      	lsls	r2, r6, #26
 800aefa:	d522      	bpl.n	800af42 <HAL_TIM_IRQHandler+0x126>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800aefc:	06ab      	lsls	r3, r5, #26
 800aefe:	d520      	bpl.n	800af42 <HAL_TIM_IRQHandler+0x126>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800af00:	f06f 0220 	mvn.w	r2, #32
 800af04:	6823      	ldr	r3, [r4, #0]
      HAL_TIMEx_CommutCallback(htim);
 800af06:	4620      	mov	r0, r4
}
 800af08:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800af0c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800af0e:	f000 ba7d 	b.w	800b40c <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800af12:	f7ff ff7f 	bl	800ae14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af16:	4620      	mov	r0, r4
 800af18:	f7ff ff7e 	bl	800ae18 <HAL_TIM_PWM_PulseFinishedCallback>
 800af1c:	e791      	b.n	800ae42 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800af1e:	f7ff ff79 	bl	800ae14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af22:	4620      	mov	r0, r4
 800af24:	f7ff ff78 	bl	800ae18 <HAL_TIM_PWM_PulseFinishedCallback>
 800af28:	e79e      	b.n	800ae68 <HAL_TIM_IRQHandler+0x4c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800af2a:	f7ff ff73 	bl	800ae14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af2e:	4620      	mov	r0, r4
 800af30:	f7ff ff72 	bl	800ae18 <HAL_TIM_PWM_PulseFinishedCallback>
 800af34:	e7aa      	b.n	800ae8c <HAL_TIM_IRQHandler+0x70>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800af36:	f7ff ff6d 	bl	800ae14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af3a:	4620      	mov	r0, r4
 800af3c:	f7ff ff6c 	bl	800ae18 <HAL_TIM_PWM_PulseFinishedCallback>
 800af40:	e7b7      	b.n	800aeb2 <HAL_TIM_IRQHandler+0x96>
}
 800af42:	bd70      	pop	{r4, r5, r6, pc}

0800af44 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800af44:	4a17      	ldr	r2, [pc, #92]	@ (800afa4 <TIM_Base_SetConfig+0x60>)
  tmpcr1 = TIMx->CR1;
 800af46:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800af48:	4290      	cmp	r0, r2
 800af4a:	d00a      	beq.n	800af62 <TIM_Base_SetConfig+0x1e>
 800af4c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800af50:	d007      	beq.n	800af62 <TIM_Base_SetConfig+0x1e>
 800af52:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800af56:	4290      	cmp	r0, r2
 800af58:	d003      	beq.n	800af62 <TIM_Base_SetConfig+0x1e>
 800af5a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800af5e:	4290      	cmp	r0, r2
 800af60:	d107      	bne.n	800af72 <TIM_Base_SetConfig+0x2e>
    tmpcr1 |= Structure->CounterMode;
 800af62:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800af64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800af68:	4313      	orrs	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800af6a:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800af6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800af70:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800af72:	694a      	ldr	r2, [r1, #20]
 800af74:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800af78:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800af7a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800af7c:	688b      	ldr	r3, [r1, #8]
 800af7e:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800af80:	680b      	ldr	r3, [r1, #0]
 800af82:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800af84:	4b07      	ldr	r3, [pc, #28]	@ (800afa4 <TIM_Base_SetConfig+0x60>)
 800af86:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 800af88:	bf04      	itt	eq
 800af8a:	690b      	ldreq	r3, [r1, #16]
 800af8c:	6303      	streq	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 800af8e:	2301      	movs	r3, #1
 800af90:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800af92:	6903      	ldr	r3, [r0, #16]
 800af94:	07db      	lsls	r3, r3, #31
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800af96:	bf42      	ittt	mi
 800af98:	6903      	ldrmi	r3, [r0, #16]
 800af9a:	f023 0301 	bicmi.w	r3, r3, #1
 800af9e:	6103      	strmi	r3, [r0, #16]
}
 800afa0:	4770      	bx	lr
 800afa2:	bf00      	nop
 800afa4:	40012c00 	.word	0x40012c00

0800afa8 <HAL_TIM_Base_Init>:
{
 800afa8:	b510      	push	{r4, lr}
  if (htim == NULL)
 800afaa:	4604      	mov	r4, r0
 800afac:	b330      	cbz	r0, 800affc <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 800afae:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800afb2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800afb6:	b91b      	cbnz	r3, 800afc0 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800afb8:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800afbc:	f7fd feac 	bl	8008d18 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800afc0:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800afc2:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800afc4:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800afc8:	1d21      	adds	r1, r4, #4
 800afca:	f7ff ffbb 	bl	800af44 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800afce:	2301      	movs	r3, #1
  return HAL_OK;
 800afd0:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800afd2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800afd6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800afda:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800afde:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800afe2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800afe6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800afea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afee:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800aff2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800aff6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 800affa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800affc:	2001      	movs	r0, #1
 800affe:	e7fc      	b.n	800affa <HAL_TIM_Base_Init+0x52>

0800b000 <HAL_TIM_PWM_Init>:
{
 800b000:	b510      	push	{r4, lr}
  if (htim == NULL)
 800b002:	4604      	mov	r4, r0
 800b004:	b330      	cbz	r0, 800b054 <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 800b006:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800b00a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800b00e:	b91b      	cbnz	r3, 800b018 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800b010:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800b014:	f7fd fe6c 	bl	8008cf0 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800b018:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b01a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800b01c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b020:	1d21      	adds	r1, r4, #4
 800b022:	f7ff ff8f 	bl	800af44 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b026:	2301      	movs	r3, #1
  return HAL_OK;
 800b028:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b02a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b02e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800b032:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800b036:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800b03a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b03e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b042:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b046:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800b04a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800b04e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 800b052:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800b054:	2001      	movs	r0, #1
 800b056:	e7fc      	b.n	800b052 <HAL_TIM_PWM_Init+0x52>

0800b058 <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 800b058:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b05a:	6a02      	ldr	r2, [r0, #32]
{
 800b05c:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b05e:	f022 0210 	bic.w	r2, r2, #16
 800b062:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800b064:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800b066:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b068:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b06a:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b06e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b072:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800b074:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b078:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b07c:	4d0b      	ldr	r5, [pc, #44]	@ (800b0ac <TIM_OC2_SetConfig+0x54>)
 800b07e:	42a8      	cmp	r0, r5
 800b080:	d10d      	bne.n	800b09e <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b082:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800b084:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b088:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b08c:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b090:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 800b094:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800b096:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b09a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 800b09e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800b0a0:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800b0a2:	684a      	ldr	r2, [r1, #4]
 800b0a4:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800b0a6:	6203      	str	r3, [r0, #32]
}
 800b0a8:	bd70      	pop	{r4, r5, r6, pc}
 800b0aa:	bf00      	nop
 800b0ac:	40012c00 	.word	0x40012c00

0800b0b0 <HAL_TIM_PWM_ConfigChannel>:
{
 800b0b0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800b0b2:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 800b0b6:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800b0b8:	2b01      	cmp	r3, #1
 800b0ba:	d04f      	beq.n	800b15c <HAL_TIM_PWM_ConfigChannel+0xac>
 800b0bc:	2001      	movs	r0, #1
  switch (Channel)
 800b0be:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 800b0c0:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
  switch (Channel)
 800b0c4:	d03a      	beq.n	800b13c <HAL_TIM_PWM_ConfigChannel+0x8c>
 800b0c6:	d806      	bhi.n	800b0d6 <HAL_TIM_PWM_ConfigChannel+0x26>
 800b0c8:	b1ba      	cbz	r2, 800b0fa <HAL_TIM_PWM_ConfigChannel+0x4a>
 800b0ca:	2a04      	cmp	r2, #4
 800b0cc:	d026      	beq.n	800b11c <HAL_TIM_PWM_ConfigChannel+0x6c>
  __HAL_UNLOCK(htim);
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800b0d4:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 800b0d6:	2a0c      	cmp	r2, #12
 800b0d8:	d1f9      	bne.n	800b0ce <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b0da:	6820      	ldr	r0, [r4, #0]
 800b0dc:	f7ff fe4e 	bl	800ad7c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b0e0:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b0e2:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b0e4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800b0e8:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b0ea:	69c3      	ldr	r3, [r0, #28]
 800b0ec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b0f0:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b0f2:	69c3      	ldr	r3, [r0, #28]
 800b0f4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800b0f8:	e02e      	b.n	800b158 <HAL_TIM_PWM_ConfigChannel+0xa8>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b0fa:	6820      	ldr	r0, [r4, #0]
 800b0fc:	f7ff fdec 	bl	800acd8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b100:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b102:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b104:	f043 0308 	orr.w	r3, r3, #8
 800b108:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b10a:	6983      	ldr	r3, [r0, #24]
 800b10c:	f023 0304 	bic.w	r3, r3, #4
 800b110:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b112:	6983      	ldr	r3, [r0, #24]
 800b114:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b116:	6183      	str	r3, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800b118:	2000      	movs	r0, #0
 800b11a:	e7d8      	b.n	800b0ce <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b11c:	6820      	ldr	r0, [r4, #0]
 800b11e:	f7ff ff9b 	bl	800b058 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b122:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b124:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b126:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800b12a:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b12c:	6983      	ldr	r3, [r0, #24]
 800b12e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b132:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b134:	6983      	ldr	r3, [r0, #24]
 800b136:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800b13a:	e7ec      	b.n	800b116 <HAL_TIM_PWM_ConfigChannel+0x66>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b13c:	6820      	ldr	r0, [r4, #0]
 800b13e:	f7ff fdf3 	bl	800ad28 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b142:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b144:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b146:	f043 0308 	orr.w	r3, r3, #8
 800b14a:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b14c:	69c3      	ldr	r3, [r0, #28]
 800b14e:	f023 0304 	bic.w	r3, r3, #4
 800b152:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b154:	69c3      	ldr	r3, [r0, #28]
 800b156:	4313      	orrs	r3, r2
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b158:	61c3      	str	r3, [r0, #28]
      break;
 800b15a:	e7dd      	b.n	800b118 <HAL_TIM_PWM_ConfigChannel+0x68>
  __HAL_LOCK(htim);
 800b15c:	2002      	movs	r0, #2
 800b15e:	e7b9      	b.n	800b0d4 <HAL_TIM_PWM_ConfigChannel+0x24>

0800b160 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b160:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b162:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b164:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b166:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b16a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800b16e:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b170:	6082      	str	r2, [r0, #8]
}
 800b172:	bd10      	pop	{r4, pc}

0800b174 <HAL_TIM_ConfigClockSource>:
{
 800b174:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800b176:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 800b17a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800b17c:	2b01      	cmp	r3, #1
 800b17e:	f04f 0002 	mov.w	r0, #2
 800b182:	f000 808e 	beq.w	800b2a2 <HAL_TIM_ConfigClockSource+0x12e>
 800b186:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800b188:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800b18c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 800b18e:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800b192:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b194:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b198:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 800b19c:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 800b19e:	680b      	ldr	r3, [r1, #0]
 800b1a0:	2b60      	cmp	r3, #96	@ 0x60
 800b1a2:	d04f      	beq.n	800b244 <HAL_TIM_ConfigClockSource+0xd0>
 800b1a4:	d832      	bhi.n	800b20c <HAL_TIM_ConfigClockSource+0x98>
 800b1a6:	2b40      	cmp	r3, #64	@ 0x40
 800b1a8:	d064      	beq.n	800b274 <HAL_TIM_ConfigClockSource+0x100>
 800b1aa:	d816      	bhi.n	800b1da <HAL_TIM_ConfigClockSource+0x66>
 800b1ac:	2b20      	cmp	r3, #32
 800b1ae:	d00d      	beq.n	800b1cc <HAL_TIM_ConfigClockSource+0x58>
 800b1b0:	d80a      	bhi.n	800b1c8 <HAL_TIM_ConfigClockSource+0x54>
 800b1b2:	f033 0110 	bics.w	r1, r3, #16
 800b1b6:	d009      	beq.n	800b1cc <HAL_TIM_ConfigClockSource+0x58>
  htim->State = HAL_TIM_STATE_READY;
 800b1b8:	2301      	movs	r3, #1
 800b1ba:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800b1be:	2300      	movs	r3, #0
 800b1c0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800b1c4:	4610      	mov	r0, r2
 800b1c6:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 800b1c8:	2b30      	cmp	r3, #48	@ 0x30
 800b1ca:	d1f5      	bne.n	800b1b8 <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr = TIMx->SMCR;
 800b1cc:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800b1ce:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b1d2:	4313      	orrs	r3, r2
 800b1d4:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 800b1d8:	e028      	b.n	800b22c <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 800b1da:	2b50      	cmp	r3, #80	@ 0x50
 800b1dc:	d1ec      	bne.n	800b1b8 <HAL_TIM_ConfigClockSource+0x44>
                               sClockSourceConfig->ClockPolarity,
 800b1de:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800b1e0:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800b1e2:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b1e4:	6a03      	ldr	r3, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b1e6:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b1ea:	f023 0301 	bic.w	r3, r3, #1
 800b1ee:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b1f0:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 800b1f2:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b1f4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b1f8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800b1fc:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800b1fe:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800b200:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800b202:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b206:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 800b20a:	e00f      	b.n	800b22c <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 800b20c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b210:	d00d      	beq.n	800b22e <HAL_TIM_ConfigClockSource+0xba>
 800b212:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b216:	d00c      	beq.n	800b232 <HAL_TIM_ConfigClockSource+0xbe>
 800b218:	2b70      	cmp	r3, #112	@ 0x70
 800b21a:	d1cd      	bne.n	800b1b8 <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 800b21c:	68cb      	ldr	r3, [r1, #12]
 800b21e:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 800b222:	f7ff ff9d 	bl	800b160 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800b226:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b228:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800b22c:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800b22e:	2200      	movs	r2, #0
 800b230:	e7c2      	b.n	800b1b8 <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 800b232:	68cb      	ldr	r3, [r1, #12]
 800b234:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 800b238:	f7ff ff92 	bl	800b160 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b23c:	6883      	ldr	r3, [r0, #8]
 800b23e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b242:	e7f3      	b.n	800b22c <HAL_TIM_ConfigClockSource+0xb8>
  tmpccer = TIMx->CCER;
 800b244:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b246:	6a02      	ldr	r2, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 800b248:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b24a:	f022 0210 	bic.w	r2, r2, #16
                               sClockSourceConfig->ClockFilter);
 800b24e:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b250:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b252:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b254:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b258:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 800b25c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b260:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800b264:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800b266:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800b268:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800b26a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b26e:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 800b272:	e7db      	b.n	800b22c <HAL_TIM_ConfigClockSource+0xb8>
                               sClockSourceConfig->ClockPolarity,
 800b274:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800b276:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800b278:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b27a:	6a03      	ldr	r3, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b27c:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b280:	f023 0301 	bic.w	r3, r3, #1
 800b284:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b286:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 800b288:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b28a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b28e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800b292:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800b294:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800b296:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800b298:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b29c:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 800b2a0:	e7c4      	b.n	800b22c <HAL_TIM_ConfigClockSource+0xb8>
  __HAL_LOCK(htim);
 800b2a2:	4602      	mov	r2, r0
 800b2a4:	e78e      	b.n	800b1c4 <HAL_TIM_ConfigClockSource+0x50>

0800b2a6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b2a6:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b2a8:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b2aa:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b2ac:	f001 011f 	and.w	r1, r1, #31
 800b2b0:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 800b2b2:	ea23 0304 	bic.w	r3, r3, r4
 800b2b6:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b2b8:	6a03      	ldr	r3, [r0, #32]
 800b2ba:	408a      	lsls	r2, r1
 800b2bc:	431a      	orrs	r2, r3
 800b2be:	6202      	str	r2, [r0, #32]
}
 800b2c0:	bd10      	pop	{r4, pc}
	...

0800b2c4 <HAL_TIM_OC_Start>:
{
 800b2c4:	b508      	push	{r3, lr}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b2c6:	b929      	cbnz	r1, 800b2d4 <HAL_TIM_OC_Start+0x10>
 800b2c8:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 800b2cc:	2b01      	cmp	r3, #1
 800b2ce:	d01d      	beq.n	800b30c <HAL_TIM_OC_Start+0x48>
    return HAL_ERROR;
 800b2d0:	2001      	movs	r0, #1
 800b2d2:	e02e      	b.n	800b332 <HAL_TIM_OC_Start+0x6e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b2d4:	2904      	cmp	r1, #4
 800b2d6:	d107      	bne.n	800b2e8 <HAL_TIM_OC_Start+0x24>
 800b2d8:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 800b2dc:	2b01      	cmp	r3, #1
 800b2de:	d1f7      	bne.n	800b2d0 <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b2e0:	2302      	movs	r3, #2
 800b2e2:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 800b2e6:	e014      	b.n	800b312 <HAL_TIM_OC_Start+0x4e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b2e8:	2908      	cmp	r1, #8
 800b2ea:	d107      	bne.n	800b2fc <HAL_TIM_OC_Start+0x38>
 800b2ec:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800b2f0:	2b01      	cmp	r3, #1
 800b2f2:	d1ed      	bne.n	800b2d0 <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b2f4:	2302      	movs	r3, #2
 800b2f6:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 800b2fa:	e00a      	b.n	800b312 <HAL_TIM_OC_Start+0x4e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b2fc:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800b300:	2b01      	cmp	r3, #1
 800b302:	d1e5      	bne.n	800b2d0 <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b304:	2302      	movs	r3, #2
 800b306:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 800b30a:	e002      	b.n	800b312 <HAL_TIM_OC_Start+0x4e>
 800b30c:	2302      	movs	r3, #2
 800b30e:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b312:	6800      	ldr	r0, [r0, #0]
 800b314:	2201      	movs	r2, #1
 800b316:	f7ff ffc6 	bl	800b2a6 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b31a:	4b0f      	ldr	r3, [pc, #60]	@ (800b358 <HAL_TIM_OC_Start+0x94>)
 800b31c:	4298      	cmp	r0, r3
 800b31e:	d009      	beq.n	800b334 <HAL_TIM_OC_Start+0x70>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b320:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800b324:	d10b      	bne.n	800b33e <HAL_TIM_OC_Start+0x7a>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b326:	6883      	ldr	r3, [r0, #8]
 800b328:	f003 0307 	and.w	r3, r3, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b32c:	2b06      	cmp	r3, #6
 800b32e:	d10d      	bne.n	800b34c <HAL_TIM_OC_Start+0x88>
  return HAL_OK;
 800b330:	2000      	movs	r0, #0
}
 800b332:	bd08      	pop	{r3, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 800b334:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800b336:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b33a:	6443      	str	r3, [r0, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b33c:	e7f3      	b.n	800b326 <HAL_TIM_OC_Start+0x62>
 800b33e:	4b07      	ldr	r3, [pc, #28]	@ (800b35c <HAL_TIM_OC_Start+0x98>)
 800b340:	4298      	cmp	r0, r3
 800b342:	d0f0      	beq.n	800b326 <HAL_TIM_OC_Start+0x62>
 800b344:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b348:	4298      	cmp	r0, r3
 800b34a:	d0ec      	beq.n	800b326 <HAL_TIM_OC_Start+0x62>
      __HAL_TIM_ENABLE(htim);
 800b34c:	6803      	ldr	r3, [r0, #0]
 800b34e:	f043 0301 	orr.w	r3, r3, #1
 800b352:	6003      	str	r3, [r0, #0]
 800b354:	e7ec      	b.n	800b330 <HAL_TIM_OC_Start+0x6c>
 800b356:	bf00      	nop
 800b358:	40012c00 	.word	0x40012c00
 800b35c:	40000400 	.word	0x40000400

0800b360 <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 800b360:	f7ff bfb0 	b.w	800b2c4 <HAL_TIM_OC_Start>

0800b364 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b364:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b366:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 800b36a:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 800b36c:	2b01      	cmp	r3, #1
 800b36e:	f04f 0002 	mov.w	r0, #2
 800b372:	d022      	beq.n	800b3ba <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b374:	6813      	ldr	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800b376:	f882 003d 	strb.w	r0, [r2, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 800b37a:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b37c:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800b37e:	f024 0470 	bic.w	r4, r4, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b382:	432c      	orrs	r4, r5
  tmpsmcr = htim->Instance->SMCR;
 800b384:	6898      	ldr	r0, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b386:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b388:	4c0c      	ldr	r4, [pc, #48]	@ (800b3bc <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 800b38a:	42a3      	cmp	r3, r4
 800b38c:	d00a      	beq.n	800b3a4 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 800b38e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b392:	d007      	beq.n	800b3a4 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 800b394:	f5a4 3494 	sub.w	r4, r4, #75776	@ 0x12800
 800b398:	42a3      	cmp	r3, r4
 800b39a:	d003      	beq.n	800b3a4 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 800b39c:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800b3a0:	42a3      	cmp	r3, r4
 800b3a2:	d104      	bne.n	800b3ae <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b3a4:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b3a6:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b3aa:	4301      	orrs	r1, r0

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b3ac:	6099      	str	r1, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b3ae:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 800b3b0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800b3b2:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800b3b6:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 800b3ba:	bd30      	pop	{r4, r5, pc}
 800b3bc:	40012c00 	.word	0x40012c00

0800b3c0 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b3c0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 800b3c4:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 800b3c6:	2b01      	cmp	r3, #1
 800b3c8:	d01e      	beq.n	800b408 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b3ca:	68cb      	ldr	r3, [r1, #12]
 800b3cc:	6888      	ldr	r0, [r1, #8]
 800b3ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b3d2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b3d4:	6848      	ldr	r0, [r1, #4]
 800b3d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b3da:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b3dc:	6808      	ldr	r0, [r1, #0]
 800b3de:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b3e2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b3e4:	6908      	ldr	r0, [r1, #16]
 800b3e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b3ea:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b3ec:	6948      	ldr	r0, [r1, #20]
 800b3ee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b3f2:	4303      	orrs	r3, r0


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 800b3f4:	2000      	movs	r0, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b3f6:	69c9      	ldr	r1, [r1, #28]
 800b3f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b3fc:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 800b3fe:	6811      	ldr	r1, [r2, #0]
 800b400:	644b      	str	r3, [r1, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 800b402:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
 800b406:	4770      	bx	lr
  __HAL_LOCK(htim);
 800b408:	2002      	movs	r0, #2
}
 800b40a:	4770      	bx	lr

0800b40c <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 800b40c:	4770      	bx	lr

0800b40e <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 800b40e:	4770      	bx	lr

0800b410 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b410:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b412:	f102 030c 	add.w	r3, r2, #12
 800b416:	e853 3f00 	ldrex	r3, [r3]
 800b41a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b41e:	320c      	adds	r2, #12
 800b420:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800b424:	6802      	ldr	r2, [r0, #0]
 800b426:	2900      	cmp	r1, #0
 800b428:	d1f2      	bne.n	800b410 <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b42a:	f102 0314 	add.w	r3, r2, #20
 800b42e:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b432:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b436:	f102 0c14 	add.w	ip, r2, #20
 800b43a:	e84c 3100 	strex	r1, r3, [ip]
 800b43e:	2900      	cmp	r1, #0
 800b440:	d1f3      	bne.n	800b42a <UART_EndRxTransfer+0x1a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b442:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800b444:	2b01      	cmp	r3, #1
 800b446:	d10b      	bne.n	800b460 <UART_EndRxTransfer+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b448:	f102 030c 	add.w	r3, r2, #12
 800b44c:	e853 3f00 	ldrex	r3, [r3]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b450:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b454:	f102 0c0c 	add.w	ip, r2, #12
 800b458:	e84c 3100 	strex	r1, r3, [ip]
 800b45c:	2900      	cmp	r1, #0
 800b45e:	d1f3      	bne.n	800b448 <UART_EndRxTransfer+0x38>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b460:	2320      	movs	r3, #32
 800b462:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b466:	2300      	movs	r3, #0
 800b468:	6303      	str	r3, [r0, #48]	@ 0x30
}
 800b46a:	4770      	bx	lr

0800b46c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b46c:	b510      	push	{r4, lr}
 800b46e:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b470:	6803      	ldr	r3, [r0, #0]
 800b472:	68c1      	ldr	r1, [r0, #12]
 800b474:	691a      	ldr	r2, [r3, #16]
 800b476:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 800b47a:	430a      	orrs	r2, r1
 800b47c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800b47e:	6882      	ldr	r2, [r0, #8]
 800b480:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 800b482:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800b484:	4302      	orrs	r2, r0
 800b486:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 800b488:	f421 51b0 	bic.w	r1, r1, #5632	@ 0x1600
 800b48c:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800b490:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 800b492:	430a      	orrs	r2, r1
 800b494:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b496:	695a      	ldr	r2, [r3, #20]
 800b498:	69a1      	ldr	r1, [r4, #24]
 800b49a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800b49e:	430a      	orrs	r2, r1
 800b4a0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800b4a2:	4a0e      	ldr	r2, [pc, #56]	@ (800b4dc <UART_SetConfig+0x70>)
 800b4a4:	4293      	cmp	r3, r2
 800b4a6:	d115      	bne.n	800b4d4 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800b4a8:	f7ff f880 	bl	800a5ac <HAL_RCC_GetPCLK2Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b4ac:	2319      	movs	r3, #25
 800b4ae:	4343      	muls	r3, r0
 800b4b0:	6862      	ldr	r2, [r4, #4]
 800b4b2:	6820      	ldr	r0, [r4, #0]
 800b4b4:	0092      	lsls	r2, r2, #2
 800b4b6:	fbb3 f3f2 	udiv	r3, r3, r2
 800b4ba:	2264      	movs	r2, #100	@ 0x64
 800b4bc:	fbb3 f1f2 	udiv	r1, r3, r2
 800b4c0:	fb02 3311 	mls	r3, r2, r1, r3
 800b4c4:	011b      	lsls	r3, r3, #4
 800b4c6:	3332      	adds	r3, #50	@ 0x32
 800b4c8:	fbb3 f3f2 	udiv	r3, r3, r2
 800b4cc:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800b4d0:	6083      	str	r3, [r0, #8]
#endif /* USART_CR1_OVER8 */
}
 800b4d2:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 800b4d4:	f7ff f85a 	bl	800a58c <HAL_RCC_GetPCLK1Freq>
 800b4d8:	e7e8      	b.n	800b4ac <UART_SetConfig+0x40>
 800b4da:	bf00      	nop
 800b4dc:	40013800 	.word	0x40013800

0800b4e0 <HAL_UART_Init>:
{
 800b4e0:	b510      	push	{r4, lr}
  if (huart == NULL)
 800b4e2:	4604      	mov	r4, r0
 800b4e4:	b348      	cbz	r0, 800b53a <HAL_UART_Init+0x5a>
  if (huart->gState == HAL_UART_STATE_RESET)
 800b4e6:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800b4ea:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800b4ee:	b91b      	cbnz	r3, 800b4f8 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800b4f0:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800b4f4:	f7fd fda4 	bl	8009040 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800b4f8:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 800b4fa:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800b4fc:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800b500:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800b502:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800b504:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b508:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800b50a:	f7ff ffaf 	bl	800b46c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b50e:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b510:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b512:	691a      	ldr	r2, [r3, #16]
 800b514:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b518:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b51a:	695a      	ldr	r2, [r3, #20]
 800b51c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b520:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800b522:	68da      	ldr	r2, [r3, #12]
 800b524:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b528:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800b52a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b52c:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b52e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b532:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b536:	6360      	str	r0, [r4, #52]	@ 0x34
}
 800b538:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800b53a:	2001      	movs	r0, #1
 800b53c:	e7fc      	b.n	800b538 <HAL_UART_Init+0x58>

0800b53e <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 800b53e:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800b542:	2b20      	cmp	r3, #32
 800b544:	d110      	bne.n	800b568 <HAL_UART_Transmit_IT+0x2a>
    if ((pData == NULL) || (Size == 0U))
 800b546:	b189      	cbz	r1, 800b56c <HAL_UART_Transmit_IT+0x2e>
 800b548:	b182      	cbz	r2, 800b56c <HAL_UART_Transmit_IT+0x2e>
    huart->TxXferCount = Size;
 800b54a:	84c2      	strh	r2, [r0, #38]	@ 0x26
    huart->TxXferSize = Size;
 800b54c:	8482      	strh	r2, [r0, #36]	@ 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b54e:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b550:	2221      	movs	r2, #33	@ 0x21
    huart->pTxBuffPtr = pData;
 800b552:	6201      	str	r1, [r0, #32]
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800b554:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b556:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b558:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800b55c:	68ca      	ldr	r2, [r1, #12]
    return HAL_OK;
 800b55e:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800b560:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800b564:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 800b566:	4770      	bx	lr
    return HAL_BUSY;
 800b568:	2002      	movs	r0, #2
 800b56a:	4770      	bx	lr
      return HAL_ERROR;
 800b56c:	2001      	movs	r0, #1
}
 800b56e:	4770      	bx	lr

0800b570 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 800b570:	4770      	bx	lr

0800b572 <UART_DMAAbortOnError>:
{
 800b572:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800b574:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b576:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxXferCount = 0x00U;
 800b578:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800b57a:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 800b57c:	f7ff fff8 	bl	800b570 <HAL_UART_ErrorCallback>
}
 800b580:	bd08      	pop	{r3, pc}

0800b582 <HAL_UARTEx_RxEventCallback>:
}
 800b582:	4770      	bx	lr

0800b584 <UART_Receive_IT.isra.0>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b584:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 800b588:	b507      	push	{r0, r1, r2, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b58a:	2b22      	cmp	r3, #34	@ 0x22
 800b58c:	d142      	bne.n	800b614 <UART_Receive_IT.isra.0+0x90>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b58e:	6881      	ldr	r1, [r0, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b590:	6802      	ldr	r2, [r0, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b592:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b596:	6a83      	ldr	r3, [r0, #40]	@ 0x28
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b598:	d13f      	bne.n	800b61a <UART_Receive_IT.isra.0+0x96>
 800b59a:	6901      	ldr	r1, [r0, #16]
 800b59c:	2900      	cmp	r1, #0
 800b59e:	d13f      	bne.n	800b620 <UART_Receive_IT.isra.0+0x9c>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b5a0:	6852      	ldr	r2, [r2, #4]
 800b5a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b5a6:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 2U;
 800b5aa:	6283      	str	r3, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 800b5ac:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
 800b5ae:	3b01      	subs	r3, #1
 800b5b0:	b29b      	uxth	r3, r3
 800b5b2:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d12d      	bne.n	800b614 <UART_Receive_IT.isra.0+0x90>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b5b8:	6802      	ldr	r2, [r0, #0]
 800b5ba:	68d1      	ldr	r1, [r2, #12]
 800b5bc:	f021 0120 	bic.w	r1, r1, #32
 800b5c0:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b5c2:	68d1      	ldr	r1, [r2, #12]
 800b5c4:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 800b5c8:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b5ca:	6951      	ldr	r1, [r2, #20]
 800b5cc:	f021 0101 	bic.w	r1, r1, #1
 800b5d0:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800b5d2:	2220      	movs	r2, #32
 800b5d4:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b5d8:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b5da:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 800b5dc:	2a01      	cmp	r2, #1
 800b5de:	6802      	ldr	r2, [r0, #0]
 800b5e0:	d128      	bne.n	800b634 <UART_Receive_IT.isra.0+0xb0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5e2:	6303      	str	r3, [r0, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5e4:	f102 030c 	add.w	r3, r2, #12
 800b5e8:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b5ec:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5f0:	f102 0c0c 	add.w	ip, r2, #12
 800b5f4:	e84c 3100 	strex	r1, r3, [ip]
 800b5f8:	2900      	cmp	r1, #0
 800b5fa:	d1f3      	bne.n	800b5e4 <UART_Receive_IT.isra.0+0x60>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b5fc:	6813      	ldr	r3, [r2, #0]
 800b5fe:	06db      	lsls	r3, r3, #27
 800b600:	d505      	bpl.n	800b60e <UART_Receive_IT.isra.0+0x8a>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b602:	9101      	str	r1, [sp, #4]
 800b604:	6813      	ldr	r3, [r2, #0]
 800b606:	9301      	str	r3, [sp, #4]
 800b608:	6853      	ldr	r3, [r2, #4]
 800b60a:	9301      	str	r3, [sp, #4]
 800b60c:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b60e:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800b610:	f7ff ffb7 	bl	800b582 <HAL_UARTEx_RxEventCallback>
}
 800b614:	b003      	add	sp, #12
 800b616:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b61a:	b939      	cbnz	r1, 800b62c <UART_Receive_IT.isra.0+0xa8>
 800b61c:	6901      	ldr	r1, [r0, #16]
 800b61e:	b929      	cbnz	r1, 800b62c <UART_Receive_IT.isra.0+0xa8>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b620:	6852      	ldr	r2, [r2, #4]
 800b622:	b2d2      	uxtb	r2, r2
 800b624:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr += 1U;
 800b626:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800b628:	3301      	adds	r3, #1
 800b62a:	e7be      	b.n	800b5aa <UART_Receive_IT.isra.0+0x26>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b62c:	6852      	ldr	r2, [r2, #4]
 800b62e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b632:	e7f7      	b.n	800b624 <UART_Receive_IT.isra.0+0xa0>
        HAL_UART_RxCpltCallback(huart);
 800b634:	f7fd fd8e 	bl	8009154 <HAL_UART_RxCpltCallback>
 800b638:	e7ec      	b.n	800b614 <UART_Receive_IT.isra.0+0x90>
	...

0800b63c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b63c:	6803      	ldr	r3, [r0, #0]
{
 800b63e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b640:	681a      	ldr	r2, [r3, #0]
{
 800b642:	4604      	mov	r4, r0
  if (errorflags == RESET)
 800b644:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b646:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b648:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 800b64a:	d108      	bne.n	800b65e <HAL_UART_IRQHandler+0x22>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b64c:	0696      	lsls	r6, r2, #26
 800b64e:	d568      	bpl.n	800b722 <HAL_UART_IRQHandler+0xe6>
 800b650:	068d      	lsls	r5, r1, #26
 800b652:	d566      	bpl.n	800b722 <HAL_UART_IRQHandler+0xe6>
}
 800b654:	b002      	add	sp, #8
 800b656:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 800b65a:	f7ff bf93 	b.w	800b584 <UART_Receive_IT.isra.0>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b65e:	f005 0001 	and.w	r0, r5, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b662:	f401 7590 	and.w	r5, r1, #288	@ 0x120
 800b666:	4305      	orrs	r5, r0
 800b668:	d05b      	beq.n	800b722 <HAL_UART_IRQHandler+0xe6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b66a:	07d6      	lsls	r6, r2, #31
 800b66c:	d505      	bpl.n	800b67a <HAL_UART_IRQHandler+0x3e>
 800b66e:	05cd      	lsls	r5, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b670:	bf42      	ittt	mi
 800b672:	6c63      	ldrmi	r3, [r4, #68]	@ 0x44
 800b674:	f043 0301 	orrmi.w	r3, r3, #1
 800b678:	6463      	strmi	r3, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b67a:	0753      	lsls	r3, r2, #29
 800b67c:	d504      	bpl.n	800b688 <HAL_UART_IRQHandler+0x4c>
 800b67e:	b118      	cbz	r0, 800b688 <HAL_UART_IRQHandler+0x4c>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b680:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800b682:	f043 0302 	orr.w	r3, r3, #2
 800b686:	6463      	str	r3, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b688:	0796      	lsls	r6, r2, #30
 800b68a:	d504      	bpl.n	800b696 <HAL_UART_IRQHandler+0x5a>
 800b68c:	b118      	cbz	r0, 800b696 <HAL_UART_IRQHandler+0x5a>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b68e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800b690:	f043 0304 	orr.w	r3, r3, #4
 800b694:	6463      	str	r3, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b696:	0715      	lsls	r5, r2, #28
 800b698:	d507      	bpl.n	800b6aa <HAL_UART_IRQHandler+0x6e>
 800b69a:	f001 0320 	and.w	r3, r1, #32
 800b69e:	4303      	orrs	r3, r0
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b6a0:	bf1e      	ittt	ne
 800b6a2:	6c63      	ldrne	r3, [r4, #68]	@ 0x44
 800b6a4:	f043 0308 	orrne.w	r3, r3, #8
 800b6a8:	6463      	strne	r3, [r4, #68]	@ 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b6aa:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d032      	beq.n	800b716 <HAL_UART_IRQHandler+0xda>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b6b0:	0692      	lsls	r2, r2, #26
 800b6b2:	d504      	bpl.n	800b6be <HAL_UART_IRQHandler+0x82>
 800b6b4:	068b      	lsls	r3, r1, #26
 800b6b6:	d502      	bpl.n	800b6be <HAL_UART_IRQHandler+0x82>
        UART_Receive_IT(huart);
 800b6b8:	4620      	mov	r0, r4
 800b6ba:	f7ff ff63 	bl	800b584 <UART_Receive_IT.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b6be:	6826      	ldr	r6, [r4, #0]
        UART_EndRxTransfer(huart);
 800b6c0:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b6c2:	6973      	ldr	r3, [r6, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b6c4:	6c62      	ldr	r2, [r4, #68]	@ 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b6c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b6ca:	f002 0208 	and.w	r2, r2, #8
 800b6ce:	ea53 0502 	orrs.w	r5, r3, r2
 800b6d2:	d022      	beq.n	800b71a <HAL_UART_IRQHandler+0xde>
        UART_EndRxTransfer(huart);
 800b6d4:	f7ff fe9c 	bl	800b410 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b6d8:	6973      	ldr	r3, [r6, #20]
 800b6da:	065e      	lsls	r6, r3, #25
 800b6dc:	d518      	bpl.n	800b710 <HAL_UART_IRQHandler+0xd4>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b6de:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6e0:	f102 0314 	add.w	r3, r2, #20
 800b6e4:	e853 3f00 	ldrex	r3, [r3]
 800b6e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6ec:	3214      	adds	r2, #20
 800b6ee:	e842 3100 	strex	r1, r3, [r2]
 800b6f2:	2900      	cmp	r1, #0
 800b6f4:	d1f3      	bne.n	800b6de <HAL_UART_IRQHandler+0xa2>
          if (huart->hdmarx != NULL)
 800b6f6:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800b6f8:	b150      	cbz	r0, 800b710 <HAL_UART_IRQHandler+0xd4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b6fa:	4b74      	ldr	r3, [pc, #464]	@ (800b8cc <HAL_UART_IRQHandler+0x290>)
 800b6fc:	6343      	str	r3, [r0, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b6fe:	f7fe f9ef 	bl	8009ae0 <HAL_DMA_Abort_IT>
 800b702:	b140      	cbz	r0, 800b716 <HAL_UART_IRQHandler+0xda>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b704:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800b706:	6b43      	ldr	r3, [r0, #52]	@ 0x34
}
 800b708:	b002      	add	sp, #8
 800b70a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b70e:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800b710:	4620      	mov	r0, r4
 800b712:	f7ff ff2d 	bl	800b570 <HAL_UART_ErrorCallback>
}
 800b716:	b002      	add	sp, #8
 800b718:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800b71a:	f7ff ff29 	bl	800b570 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b71e:	6465      	str	r5, [r4, #68]	@ 0x44
 800b720:	e7f9      	b.n	800b716 <HAL_UART_IRQHandler+0xda>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b722:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800b724:	2801      	cmp	r0, #1
 800b726:	f040 8094 	bne.w	800b852 <HAL_UART_IRQHandler+0x216>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800b72a:	06d5      	lsls	r5, r2, #27
 800b72c:	f140 8091 	bpl.w	800b852 <HAL_UART_IRQHandler+0x216>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800b730:	06c8      	lsls	r0, r1, #27
 800b732:	f140 808e 	bpl.w	800b852 <HAL_UART_IRQHandler+0x216>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b736:	2200      	movs	r2, #0
 800b738:	9201      	str	r2, [sp, #4]
 800b73a:	681a      	ldr	r2, [r3, #0]
 800b73c:	9201      	str	r2, [sp, #4]
 800b73e:	685a      	ldr	r2, [r3, #4]
 800b740:	9201      	str	r2, [sp, #4]
 800b742:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b744:	695a      	ldr	r2, [r3, #20]
 800b746:	0652      	lsls	r2, r2, #25
 800b748:	d54d      	bpl.n	800b7e6 <HAL_UART_IRQHandler+0x1aa>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b74a:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800b74c:	680a      	ldr	r2, [r1, #0]
 800b74e:	6852      	ldr	r2, [r2, #4]
 800b750:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800b752:	2a00      	cmp	r2, #0
 800b754:	d0df      	beq.n	800b716 <HAL_UART_IRQHandler+0xda>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b756:	8da0      	ldrh	r0, [r4, #44]	@ 0x2c
 800b758:	4290      	cmp	r0, r2
 800b75a:	d9dc      	bls.n	800b716 <HAL_UART_IRQHandler+0xda>
        huart->RxXferCount = nb_remaining_rx_data;
 800b75c:	85e2      	strh	r2, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b75e:	698a      	ldr	r2, [r1, #24]
 800b760:	2a20      	cmp	r2, #32
 800b762:	d036      	beq.n	800b7d2 <HAL_UART_IRQHandler+0x196>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b764:	f103 020c 	add.w	r2, r3, #12
 800b768:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b76c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b770:	f103 000c 	add.w	r0, r3, #12
 800b774:	e840 2100 	strex	r1, r2, [r0]
 800b778:	2900      	cmp	r1, #0
 800b77a:	d1f3      	bne.n	800b764 <HAL_UART_IRQHandler+0x128>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b77c:	f103 0214 	add.w	r2, r3, #20
 800b780:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b784:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b788:	f103 0014 	add.w	r0, r3, #20
 800b78c:	e840 2100 	strex	r1, r2, [r0]
 800b790:	2900      	cmp	r1, #0
 800b792:	d1f3      	bne.n	800b77c <HAL_UART_IRQHandler+0x140>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b794:	f103 0214 	add.w	r2, r3, #20
 800b798:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b79c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7a0:	f103 0014 	add.w	r0, r3, #20
 800b7a4:	e840 2100 	strex	r1, r2, [r0]
 800b7a8:	2900      	cmp	r1, #0
 800b7aa:	d1f3      	bne.n	800b794 <HAL_UART_IRQHandler+0x158>
          huart->RxState = HAL_UART_STATE_READY;
 800b7ac:	2220      	movs	r2, #32
 800b7ae:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b7b2:	6321      	str	r1, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7b4:	f103 020c 	add.w	r2, r3, #12
 800b7b8:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b7bc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7c0:	f103 000c 	add.w	r0, r3, #12
 800b7c4:	e840 2100 	strex	r1, r2, [r0]
 800b7c8:	2900      	cmp	r1, #0
 800b7ca:	d1f3      	bne.n	800b7b4 <HAL_UART_IRQHandler+0x178>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b7cc:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800b7ce:	f7fe f967 	bl	8009aa0 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b7d2:	2302      	movs	r3, #2
 800b7d4:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b7d6:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800b7d8:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 800b7da:	1ac9      	subs	r1, r1, r3
 800b7dc:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b7de:	4620      	mov	r0, r4
 800b7e0:	f7ff fecf 	bl	800b582 <HAL_UARTEx_RxEventCallback>
 800b7e4:	e797      	b.n	800b716 <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b7e6:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
      if ((huart->RxXferCount > 0U)
 800b7e8:	8de0      	ldrh	r0, [r4, #46]	@ 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b7ea:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
      if ((huart->RxXferCount > 0U)
 800b7ec:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b7ee:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 800b7f0:	2800      	cmp	r0, #0
 800b7f2:	d090      	beq.n	800b716 <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b7f4:	1a89      	subs	r1, r1, r2
 800b7f6:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800b7f8:	2900      	cmp	r1, #0
 800b7fa:	d08c      	beq.n	800b716 <HAL_UART_IRQHandler+0xda>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7fc:	f103 020c 	add.w	r2, r3, #12
 800b800:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b804:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b808:	f103 050c 	add.w	r5, r3, #12
 800b80c:	e845 2000 	strex	r0, r2, [r5]
 800b810:	2800      	cmp	r0, #0
 800b812:	d1f3      	bne.n	800b7fc <HAL_UART_IRQHandler+0x1c0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b814:	f103 0214 	add.w	r2, r3, #20
 800b818:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b81c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b820:	f103 0514 	add.w	r5, r3, #20
 800b824:	e845 2000 	strex	r0, r2, [r5]
 800b828:	2800      	cmp	r0, #0
 800b82a:	d1f3      	bne.n	800b814 <HAL_UART_IRQHandler+0x1d8>
        huart->RxState = HAL_UART_STATE_READY;
 800b82c:	2220      	movs	r2, #32
 800b82e:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b832:	6320      	str	r0, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b834:	f103 020c 	add.w	r2, r3, #12
 800b838:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b83c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b840:	f103 050c 	add.w	r5, r3, #12
 800b844:	e845 2000 	strex	r0, r2, [r5]
 800b848:	2800      	cmp	r0, #0
 800b84a:	d1f3      	bne.n	800b834 <HAL_UART_IRQHandler+0x1f8>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b84c:	2302      	movs	r3, #2
 800b84e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b850:	e7c5      	b.n	800b7de <HAL_UART_IRQHandler+0x1a2>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b852:	0616      	lsls	r6, r2, #24
 800b854:	d528      	bpl.n	800b8a8 <HAL_UART_IRQHandler+0x26c>
 800b856:	060d      	lsls	r5, r1, #24
 800b858:	d526      	bpl.n	800b8a8 <HAL_UART_IRQHandler+0x26c>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b85a:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 800b85e:	2a21      	cmp	r2, #33	@ 0x21
 800b860:	f47f af59 	bne.w	800b716 <HAL_UART_IRQHandler+0xda>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b864:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b866:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b868:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800b86c:	d117      	bne.n	800b89e <HAL_UART_IRQHandler+0x262>
 800b86e:	6921      	ldr	r1, [r4, #16]
 800b870:	b9a9      	cbnz	r1, 800b89e <HAL_UART_IRQHandler+0x262>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b872:	f832 1b02 	ldrh.w	r1, [r2], #2
 800b876:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800b87a:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b87c:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 800b87e:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 800b880:	3a01      	subs	r2, #1
 800b882:	b292      	uxth	r2, r2
 800b884:	84e2      	strh	r2, [r4, #38]	@ 0x26
 800b886:	2a00      	cmp	r2, #0
 800b888:	f47f af45 	bne.w	800b716 <HAL_UART_IRQHandler+0xda>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b88c:	68da      	ldr	r2, [r3, #12]
 800b88e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b892:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b894:	68da      	ldr	r2, [r3, #12]
 800b896:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b89a:	60da      	str	r2, [r3, #12]
 800b89c:	e73b      	b.n	800b716 <HAL_UART_IRQHandler+0xda>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b89e:	1c51      	adds	r1, r2, #1
 800b8a0:	6221      	str	r1, [r4, #32]
 800b8a2:	7812      	ldrb	r2, [r2, #0]
 800b8a4:	605a      	str	r2, [r3, #4]
 800b8a6:	e7ea      	b.n	800b87e <HAL_UART_IRQHandler+0x242>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b8a8:	0650      	lsls	r0, r2, #25
 800b8aa:	f57f af34 	bpl.w	800b716 <HAL_UART_IRQHandler+0xda>
 800b8ae:	064a      	lsls	r2, r1, #25
 800b8b0:	f57f af31 	bpl.w	800b716 <HAL_UART_IRQHandler+0xda>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b8b4:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 800b8b6:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b8b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b8bc:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800b8be:	2320      	movs	r3, #32
 800b8c0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 800b8c4:	f7fd fc7c 	bl	80091c0 <HAL_UART_TxCpltCallback>
  return HAL_OK;
 800b8c8:	e725      	b.n	800b716 <HAL_UART_IRQHandler+0xda>
 800b8ca:	bf00      	nop
 800b8cc:	0800b573 	.word	0x0800b573

0800b8d0 <UART_Start_Receive_IT>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b8d0:	2300      	movs	r3, #0
  huart->RxXferCount = Size;
 800b8d2:	85c2      	strh	r2, [r0, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b8d4:	6443      	str	r3, [r0, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b8d6:	2322      	movs	r3, #34	@ 0x22
  huart->RxXferSize = Size;
 800b8d8:	8582      	strh	r2, [r0, #44]	@ 0x2c
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b8da:	6902      	ldr	r2, [r0, #16]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b8dc:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->pRxBuffPtr = pData;
 800b8e0:	6281      	str	r1, [r0, #40]	@ 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b8e2:	6803      	ldr	r3, [r0, #0]
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b8e4:	b11a      	cbz	r2, 800b8ee <UART_Start_Receive_IT+0x1e>
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b8e6:	68da      	ldr	r2, [r3, #12]
 800b8e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b8ec:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b8ee:	695a      	ldr	r2, [r3, #20]
}
 800b8f0:	2000      	movs	r0, #0
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b8f2:	f042 0201 	orr.w	r2, r2, #1
 800b8f6:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b8f8:	68da      	ldr	r2, [r3, #12]
 800b8fa:	f042 0220 	orr.w	r2, r2, #32
 800b8fe:	60da      	str	r2, [r3, #12]
}
 800b900:	4770      	bx	lr

0800b902 <HAL_UART_Receive_IT>:
{
 800b902:	b470      	push	{r4, r5, r6}
  if (huart->RxState == HAL_UART_STATE_READY)
 800b904:	f890 6042 	ldrb.w	r6, [r0, #66]	@ 0x42
 800b908:	2e20      	cmp	r6, #32
 800b90a:	d106      	bne.n	800b91a <HAL_UART_Receive_IT+0x18>
    if ((pData == NULL) || (Size == 0U))
 800b90c:	b141      	cbz	r1, 800b920 <HAL_UART_Receive_IT+0x1e>
 800b90e:	b13a      	cbz	r2, 800b920 <HAL_UART_Receive_IT+0x1e>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b910:	2400      	movs	r4, #0
 800b912:	6304      	str	r4, [r0, #48]	@ 0x30
}
 800b914:	bc70      	pop	{r4, r5, r6}
    return (UART_Start_Receive_IT(huart, pData, Size));
 800b916:	f7ff bfdb 	b.w	800b8d0 <UART_Start_Receive_IT>
    return HAL_BUSY;
 800b91a:	2002      	movs	r0, #2
}
 800b91c:	bc70      	pop	{r4, r5, r6}
 800b91e:	4770      	bx	lr
      return HAL_ERROR;
 800b920:	2001      	movs	r0, #1
 800b922:	e7fb      	b.n	800b91c <HAL_UART_Receive_IT+0x1a>

0800b924 <std>:
 800b924:	2300      	movs	r3, #0
 800b926:	b510      	push	{r4, lr}
 800b928:	4604      	mov	r4, r0
 800b92a:	e9c0 3300 	strd	r3, r3, [r0]
 800b92e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b932:	6083      	str	r3, [r0, #8]
 800b934:	8181      	strh	r1, [r0, #12]
 800b936:	6643      	str	r3, [r0, #100]	@ 0x64
 800b938:	81c2      	strh	r2, [r0, #14]
 800b93a:	6183      	str	r3, [r0, #24]
 800b93c:	4619      	mov	r1, r3
 800b93e:	2208      	movs	r2, #8
 800b940:	305c      	adds	r0, #92	@ 0x5c
 800b942:	f000 f9e7 	bl	800bd14 <memset>
 800b946:	4b0d      	ldr	r3, [pc, #52]	@ (800b97c <std+0x58>)
 800b948:	6224      	str	r4, [r4, #32]
 800b94a:	6263      	str	r3, [r4, #36]	@ 0x24
 800b94c:	4b0c      	ldr	r3, [pc, #48]	@ (800b980 <std+0x5c>)
 800b94e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b950:	4b0c      	ldr	r3, [pc, #48]	@ (800b984 <std+0x60>)
 800b952:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b954:	4b0c      	ldr	r3, [pc, #48]	@ (800b988 <std+0x64>)
 800b956:	6323      	str	r3, [r4, #48]	@ 0x30
 800b958:	4b0c      	ldr	r3, [pc, #48]	@ (800b98c <std+0x68>)
 800b95a:	429c      	cmp	r4, r3
 800b95c:	d006      	beq.n	800b96c <std+0x48>
 800b95e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b962:	4294      	cmp	r4, r2
 800b964:	d002      	beq.n	800b96c <std+0x48>
 800b966:	33d0      	adds	r3, #208	@ 0xd0
 800b968:	429c      	cmp	r4, r3
 800b96a:	d105      	bne.n	800b978 <std+0x54>
 800b96c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b974:	f000 ba46 	b.w	800be04 <__retarget_lock_init_recursive>
 800b978:	bd10      	pop	{r4, pc}
 800b97a:	bf00      	nop
 800b97c:	0800bb65 	.word	0x0800bb65
 800b980:	0800bb87 	.word	0x0800bb87
 800b984:	0800bbbf 	.word	0x0800bbbf
 800b988:	0800bbe3 	.word	0x0800bbe3
 800b98c:	200018d8 	.word	0x200018d8

0800b990 <stdio_exit_handler>:
 800b990:	4a02      	ldr	r2, [pc, #8]	@ (800b99c <stdio_exit_handler+0xc>)
 800b992:	4903      	ldr	r1, [pc, #12]	@ (800b9a0 <stdio_exit_handler+0x10>)
 800b994:	4803      	ldr	r0, [pc, #12]	@ (800b9a4 <stdio_exit_handler+0x14>)
 800b996:	f000 b869 	b.w	800ba6c <_fwalk_sglue>
 800b99a:	bf00      	nop
 800b99c:	20000018 	.word	0x20000018
 800b9a0:	0800c0f9 	.word	0x0800c0f9
 800b9a4:	20000028 	.word	0x20000028

0800b9a8 <cleanup_stdio>:
 800b9a8:	6841      	ldr	r1, [r0, #4]
 800b9aa:	4b0c      	ldr	r3, [pc, #48]	@ (800b9dc <cleanup_stdio+0x34>)
 800b9ac:	b510      	push	{r4, lr}
 800b9ae:	4299      	cmp	r1, r3
 800b9b0:	4604      	mov	r4, r0
 800b9b2:	d001      	beq.n	800b9b8 <cleanup_stdio+0x10>
 800b9b4:	f000 fba0 	bl	800c0f8 <_fflush_r>
 800b9b8:	68a1      	ldr	r1, [r4, #8]
 800b9ba:	4b09      	ldr	r3, [pc, #36]	@ (800b9e0 <cleanup_stdio+0x38>)
 800b9bc:	4299      	cmp	r1, r3
 800b9be:	d002      	beq.n	800b9c6 <cleanup_stdio+0x1e>
 800b9c0:	4620      	mov	r0, r4
 800b9c2:	f000 fb99 	bl	800c0f8 <_fflush_r>
 800b9c6:	68e1      	ldr	r1, [r4, #12]
 800b9c8:	4b06      	ldr	r3, [pc, #24]	@ (800b9e4 <cleanup_stdio+0x3c>)
 800b9ca:	4299      	cmp	r1, r3
 800b9cc:	d004      	beq.n	800b9d8 <cleanup_stdio+0x30>
 800b9ce:	4620      	mov	r0, r4
 800b9d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9d4:	f000 bb90 	b.w	800c0f8 <_fflush_r>
 800b9d8:	bd10      	pop	{r4, pc}
 800b9da:	bf00      	nop
 800b9dc:	200018d8 	.word	0x200018d8
 800b9e0:	20001940 	.word	0x20001940
 800b9e4:	200019a8 	.word	0x200019a8

0800b9e8 <global_stdio_init.part.0>:
 800b9e8:	b510      	push	{r4, lr}
 800b9ea:	4b0b      	ldr	r3, [pc, #44]	@ (800ba18 <global_stdio_init.part.0+0x30>)
 800b9ec:	4c0b      	ldr	r4, [pc, #44]	@ (800ba1c <global_stdio_init.part.0+0x34>)
 800b9ee:	4a0c      	ldr	r2, [pc, #48]	@ (800ba20 <global_stdio_init.part.0+0x38>)
 800b9f0:	4620      	mov	r0, r4
 800b9f2:	601a      	str	r2, [r3, #0]
 800b9f4:	2104      	movs	r1, #4
 800b9f6:	2200      	movs	r2, #0
 800b9f8:	f7ff ff94 	bl	800b924 <std>
 800b9fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ba00:	2201      	movs	r2, #1
 800ba02:	2109      	movs	r1, #9
 800ba04:	f7ff ff8e 	bl	800b924 <std>
 800ba08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ba0c:	2202      	movs	r2, #2
 800ba0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba12:	2112      	movs	r1, #18
 800ba14:	f7ff bf86 	b.w	800b924 <std>
 800ba18:	20001a10 	.word	0x20001a10
 800ba1c:	200018d8 	.word	0x200018d8
 800ba20:	0800b991 	.word	0x0800b991

0800ba24 <__sfp_lock_acquire>:
 800ba24:	4801      	ldr	r0, [pc, #4]	@ (800ba2c <__sfp_lock_acquire+0x8>)
 800ba26:	f000 b9ee 	b.w	800be06 <__retarget_lock_acquire_recursive>
 800ba2a:	bf00      	nop
 800ba2c:	20001a19 	.word	0x20001a19

0800ba30 <__sfp_lock_release>:
 800ba30:	4801      	ldr	r0, [pc, #4]	@ (800ba38 <__sfp_lock_release+0x8>)
 800ba32:	f000 b9e9 	b.w	800be08 <__retarget_lock_release_recursive>
 800ba36:	bf00      	nop
 800ba38:	20001a19 	.word	0x20001a19

0800ba3c <__sinit>:
 800ba3c:	b510      	push	{r4, lr}
 800ba3e:	4604      	mov	r4, r0
 800ba40:	f7ff fff0 	bl	800ba24 <__sfp_lock_acquire>
 800ba44:	6a23      	ldr	r3, [r4, #32]
 800ba46:	b11b      	cbz	r3, 800ba50 <__sinit+0x14>
 800ba48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba4c:	f7ff bff0 	b.w	800ba30 <__sfp_lock_release>
 800ba50:	4b04      	ldr	r3, [pc, #16]	@ (800ba64 <__sinit+0x28>)
 800ba52:	6223      	str	r3, [r4, #32]
 800ba54:	4b04      	ldr	r3, [pc, #16]	@ (800ba68 <__sinit+0x2c>)
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d1f5      	bne.n	800ba48 <__sinit+0xc>
 800ba5c:	f7ff ffc4 	bl	800b9e8 <global_stdio_init.part.0>
 800ba60:	e7f2      	b.n	800ba48 <__sinit+0xc>
 800ba62:	bf00      	nop
 800ba64:	0800b9a9 	.word	0x0800b9a9
 800ba68:	20001a10 	.word	0x20001a10

0800ba6c <_fwalk_sglue>:
 800ba6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba70:	4607      	mov	r7, r0
 800ba72:	4688      	mov	r8, r1
 800ba74:	4614      	mov	r4, r2
 800ba76:	2600      	movs	r6, #0
 800ba78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ba7c:	f1b9 0901 	subs.w	r9, r9, #1
 800ba80:	d505      	bpl.n	800ba8e <_fwalk_sglue+0x22>
 800ba82:	6824      	ldr	r4, [r4, #0]
 800ba84:	2c00      	cmp	r4, #0
 800ba86:	d1f7      	bne.n	800ba78 <_fwalk_sglue+0xc>
 800ba88:	4630      	mov	r0, r6
 800ba8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba8e:	89ab      	ldrh	r3, [r5, #12]
 800ba90:	2b01      	cmp	r3, #1
 800ba92:	d907      	bls.n	800baa4 <_fwalk_sglue+0x38>
 800ba94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba98:	3301      	adds	r3, #1
 800ba9a:	d003      	beq.n	800baa4 <_fwalk_sglue+0x38>
 800ba9c:	4629      	mov	r1, r5
 800ba9e:	4638      	mov	r0, r7
 800baa0:	47c0      	blx	r8
 800baa2:	4306      	orrs	r6, r0
 800baa4:	3568      	adds	r5, #104	@ 0x68
 800baa6:	e7e9      	b.n	800ba7c <_fwalk_sglue+0x10>

0800baa8 <_puts_r>:
 800baa8:	6a03      	ldr	r3, [r0, #32]
 800baaa:	b570      	push	{r4, r5, r6, lr}
 800baac:	4605      	mov	r5, r0
 800baae:	460e      	mov	r6, r1
 800bab0:	6884      	ldr	r4, [r0, #8]
 800bab2:	b90b      	cbnz	r3, 800bab8 <_puts_r+0x10>
 800bab4:	f7ff ffc2 	bl	800ba3c <__sinit>
 800bab8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800baba:	07db      	lsls	r3, r3, #31
 800babc:	d405      	bmi.n	800baca <_puts_r+0x22>
 800babe:	89a3      	ldrh	r3, [r4, #12]
 800bac0:	0598      	lsls	r0, r3, #22
 800bac2:	d402      	bmi.n	800baca <_puts_r+0x22>
 800bac4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bac6:	f000 f99e 	bl	800be06 <__retarget_lock_acquire_recursive>
 800baca:	89a3      	ldrh	r3, [r4, #12]
 800bacc:	0719      	lsls	r1, r3, #28
 800bace:	d502      	bpl.n	800bad6 <_puts_r+0x2e>
 800bad0:	6923      	ldr	r3, [r4, #16]
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d135      	bne.n	800bb42 <_puts_r+0x9a>
 800bad6:	4621      	mov	r1, r4
 800bad8:	4628      	mov	r0, r5
 800bada:	f000 f8c5 	bl	800bc68 <__swsetup_r>
 800bade:	b380      	cbz	r0, 800bb42 <_puts_r+0x9a>
 800bae0:	f04f 35ff 	mov.w	r5, #4294967295
 800bae4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bae6:	07da      	lsls	r2, r3, #31
 800bae8:	d405      	bmi.n	800baf6 <_puts_r+0x4e>
 800baea:	89a3      	ldrh	r3, [r4, #12]
 800baec:	059b      	lsls	r3, r3, #22
 800baee:	d402      	bmi.n	800baf6 <_puts_r+0x4e>
 800baf0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800baf2:	f000 f989 	bl	800be08 <__retarget_lock_release_recursive>
 800baf6:	4628      	mov	r0, r5
 800baf8:	bd70      	pop	{r4, r5, r6, pc}
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	da04      	bge.n	800bb08 <_puts_r+0x60>
 800bafe:	69a2      	ldr	r2, [r4, #24]
 800bb00:	429a      	cmp	r2, r3
 800bb02:	dc17      	bgt.n	800bb34 <_puts_r+0x8c>
 800bb04:	290a      	cmp	r1, #10
 800bb06:	d015      	beq.n	800bb34 <_puts_r+0x8c>
 800bb08:	6823      	ldr	r3, [r4, #0]
 800bb0a:	1c5a      	adds	r2, r3, #1
 800bb0c:	6022      	str	r2, [r4, #0]
 800bb0e:	7019      	strb	r1, [r3, #0]
 800bb10:	68a3      	ldr	r3, [r4, #8]
 800bb12:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bb16:	3b01      	subs	r3, #1
 800bb18:	60a3      	str	r3, [r4, #8]
 800bb1a:	2900      	cmp	r1, #0
 800bb1c:	d1ed      	bne.n	800bafa <_puts_r+0x52>
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	da11      	bge.n	800bb46 <_puts_r+0x9e>
 800bb22:	4622      	mov	r2, r4
 800bb24:	210a      	movs	r1, #10
 800bb26:	4628      	mov	r0, r5
 800bb28:	f000 f85f 	bl	800bbea <__swbuf_r>
 800bb2c:	3001      	adds	r0, #1
 800bb2e:	d0d7      	beq.n	800bae0 <_puts_r+0x38>
 800bb30:	250a      	movs	r5, #10
 800bb32:	e7d7      	b.n	800bae4 <_puts_r+0x3c>
 800bb34:	4622      	mov	r2, r4
 800bb36:	4628      	mov	r0, r5
 800bb38:	f000 f857 	bl	800bbea <__swbuf_r>
 800bb3c:	3001      	adds	r0, #1
 800bb3e:	d1e7      	bne.n	800bb10 <_puts_r+0x68>
 800bb40:	e7ce      	b.n	800bae0 <_puts_r+0x38>
 800bb42:	3e01      	subs	r6, #1
 800bb44:	e7e4      	b.n	800bb10 <_puts_r+0x68>
 800bb46:	6823      	ldr	r3, [r4, #0]
 800bb48:	1c5a      	adds	r2, r3, #1
 800bb4a:	6022      	str	r2, [r4, #0]
 800bb4c:	220a      	movs	r2, #10
 800bb4e:	701a      	strb	r2, [r3, #0]
 800bb50:	e7ee      	b.n	800bb30 <_puts_r+0x88>
	...

0800bb54 <puts>:
 800bb54:	4b02      	ldr	r3, [pc, #8]	@ (800bb60 <puts+0xc>)
 800bb56:	4601      	mov	r1, r0
 800bb58:	6818      	ldr	r0, [r3, #0]
 800bb5a:	f7ff bfa5 	b.w	800baa8 <_puts_r>
 800bb5e:	bf00      	nop
 800bb60:	20000024 	.word	0x20000024

0800bb64 <__sread>:
 800bb64:	b510      	push	{r4, lr}
 800bb66:	460c      	mov	r4, r1
 800bb68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb6c:	f000 f8fc 	bl	800bd68 <_read_r>
 800bb70:	2800      	cmp	r0, #0
 800bb72:	bfab      	itete	ge
 800bb74:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bb76:	89a3      	ldrhlt	r3, [r4, #12]
 800bb78:	181b      	addge	r3, r3, r0
 800bb7a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bb7e:	bfac      	ite	ge
 800bb80:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bb82:	81a3      	strhlt	r3, [r4, #12]
 800bb84:	bd10      	pop	{r4, pc}

0800bb86 <__swrite>:
 800bb86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb8a:	461f      	mov	r7, r3
 800bb8c:	898b      	ldrh	r3, [r1, #12]
 800bb8e:	4605      	mov	r5, r0
 800bb90:	05db      	lsls	r3, r3, #23
 800bb92:	460c      	mov	r4, r1
 800bb94:	4616      	mov	r6, r2
 800bb96:	d505      	bpl.n	800bba4 <__swrite+0x1e>
 800bb98:	2302      	movs	r3, #2
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bba0:	f000 f8d0 	bl	800bd44 <_lseek_r>
 800bba4:	89a3      	ldrh	r3, [r4, #12]
 800bba6:	4632      	mov	r2, r6
 800bba8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bbac:	81a3      	strh	r3, [r4, #12]
 800bbae:	4628      	mov	r0, r5
 800bbb0:	463b      	mov	r3, r7
 800bbb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bbb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbba:	f000 b8e7 	b.w	800bd8c <_write_r>

0800bbbe <__sseek>:
 800bbbe:	b510      	push	{r4, lr}
 800bbc0:	460c      	mov	r4, r1
 800bbc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbc6:	f000 f8bd 	bl	800bd44 <_lseek_r>
 800bbca:	1c43      	adds	r3, r0, #1
 800bbcc:	89a3      	ldrh	r3, [r4, #12]
 800bbce:	bf15      	itete	ne
 800bbd0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bbd2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bbd6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bbda:	81a3      	strheq	r3, [r4, #12]
 800bbdc:	bf18      	it	ne
 800bbde:	81a3      	strhne	r3, [r4, #12]
 800bbe0:	bd10      	pop	{r4, pc}

0800bbe2 <__sclose>:
 800bbe2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbe6:	f000 b89d 	b.w	800bd24 <_close_r>

0800bbea <__swbuf_r>:
 800bbea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbec:	460e      	mov	r6, r1
 800bbee:	4614      	mov	r4, r2
 800bbf0:	4605      	mov	r5, r0
 800bbf2:	b118      	cbz	r0, 800bbfc <__swbuf_r+0x12>
 800bbf4:	6a03      	ldr	r3, [r0, #32]
 800bbf6:	b90b      	cbnz	r3, 800bbfc <__swbuf_r+0x12>
 800bbf8:	f7ff ff20 	bl	800ba3c <__sinit>
 800bbfc:	69a3      	ldr	r3, [r4, #24]
 800bbfe:	60a3      	str	r3, [r4, #8]
 800bc00:	89a3      	ldrh	r3, [r4, #12]
 800bc02:	071a      	lsls	r2, r3, #28
 800bc04:	d501      	bpl.n	800bc0a <__swbuf_r+0x20>
 800bc06:	6923      	ldr	r3, [r4, #16]
 800bc08:	b943      	cbnz	r3, 800bc1c <__swbuf_r+0x32>
 800bc0a:	4621      	mov	r1, r4
 800bc0c:	4628      	mov	r0, r5
 800bc0e:	f000 f82b 	bl	800bc68 <__swsetup_r>
 800bc12:	b118      	cbz	r0, 800bc1c <__swbuf_r+0x32>
 800bc14:	f04f 37ff 	mov.w	r7, #4294967295
 800bc18:	4638      	mov	r0, r7
 800bc1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc1c:	6823      	ldr	r3, [r4, #0]
 800bc1e:	6922      	ldr	r2, [r4, #16]
 800bc20:	b2f6      	uxtb	r6, r6
 800bc22:	1a98      	subs	r0, r3, r2
 800bc24:	6963      	ldr	r3, [r4, #20]
 800bc26:	4637      	mov	r7, r6
 800bc28:	4283      	cmp	r3, r0
 800bc2a:	dc05      	bgt.n	800bc38 <__swbuf_r+0x4e>
 800bc2c:	4621      	mov	r1, r4
 800bc2e:	4628      	mov	r0, r5
 800bc30:	f000 fa62 	bl	800c0f8 <_fflush_r>
 800bc34:	2800      	cmp	r0, #0
 800bc36:	d1ed      	bne.n	800bc14 <__swbuf_r+0x2a>
 800bc38:	68a3      	ldr	r3, [r4, #8]
 800bc3a:	3b01      	subs	r3, #1
 800bc3c:	60a3      	str	r3, [r4, #8]
 800bc3e:	6823      	ldr	r3, [r4, #0]
 800bc40:	1c5a      	adds	r2, r3, #1
 800bc42:	6022      	str	r2, [r4, #0]
 800bc44:	701e      	strb	r6, [r3, #0]
 800bc46:	6962      	ldr	r2, [r4, #20]
 800bc48:	1c43      	adds	r3, r0, #1
 800bc4a:	429a      	cmp	r2, r3
 800bc4c:	d004      	beq.n	800bc58 <__swbuf_r+0x6e>
 800bc4e:	89a3      	ldrh	r3, [r4, #12]
 800bc50:	07db      	lsls	r3, r3, #31
 800bc52:	d5e1      	bpl.n	800bc18 <__swbuf_r+0x2e>
 800bc54:	2e0a      	cmp	r6, #10
 800bc56:	d1df      	bne.n	800bc18 <__swbuf_r+0x2e>
 800bc58:	4621      	mov	r1, r4
 800bc5a:	4628      	mov	r0, r5
 800bc5c:	f000 fa4c 	bl	800c0f8 <_fflush_r>
 800bc60:	2800      	cmp	r0, #0
 800bc62:	d0d9      	beq.n	800bc18 <__swbuf_r+0x2e>
 800bc64:	e7d6      	b.n	800bc14 <__swbuf_r+0x2a>
	...

0800bc68 <__swsetup_r>:
 800bc68:	b538      	push	{r3, r4, r5, lr}
 800bc6a:	4b29      	ldr	r3, [pc, #164]	@ (800bd10 <__swsetup_r+0xa8>)
 800bc6c:	4605      	mov	r5, r0
 800bc6e:	6818      	ldr	r0, [r3, #0]
 800bc70:	460c      	mov	r4, r1
 800bc72:	b118      	cbz	r0, 800bc7c <__swsetup_r+0x14>
 800bc74:	6a03      	ldr	r3, [r0, #32]
 800bc76:	b90b      	cbnz	r3, 800bc7c <__swsetup_r+0x14>
 800bc78:	f7ff fee0 	bl	800ba3c <__sinit>
 800bc7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc80:	0719      	lsls	r1, r3, #28
 800bc82:	d422      	bmi.n	800bcca <__swsetup_r+0x62>
 800bc84:	06da      	lsls	r2, r3, #27
 800bc86:	d407      	bmi.n	800bc98 <__swsetup_r+0x30>
 800bc88:	2209      	movs	r2, #9
 800bc8a:	602a      	str	r2, [r5, #0]
 800bc8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc90:	f04f 30ff 	mov.w	r0, #4294967295
 800bc94:	81a3      	strh	r3, [r4, #12]
 800bc96:	e033      	b.n	800bd00 <__swsetup_r+0x98>
 800bc98:	0758      	lsls	r0, r3, #29
 800bc9a:	d512      	bpl.n	800bcc2 <__swsetup_r+0x5a>
 800bc9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bc9e:	b141      	cbz	r1, 800bcb2 <__swsetup_r+0x4a>
 800bca0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bca4:	4299      	cmp	r1, r3
 800bca6:	d002      	beq.n	800bcae <__swsetup_r+0x46>
 800bca8:	4628      	mov	r0, r5
 800bcaa:	f000 f8af 	bl	800be0c <_free_r>
 800bcae:	2300      	movs	r3, #0
 800bcb0:	6363      	str	r3, [r4, #52]	@ 0x34
 800bcb2:	89a3      	ldrh	r3, [r4, #12]
 800bcb4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bcb8:	81a3      	strh	r3, [r4, #12]
 800bcba:	2300      	movs	r3, #0
 800bcbc:	6063      	str	r3, [r4, #4]
 800bcbe:	6923      	ldr	r3, [r4, #16]
 800bcc0:	6023      	str	r3, [r4, #0]
 800bcc2:	89a3      	ldrh	r3, [r4, #12]
 800bcc4:	f043 0308 	orr.w	r3, r3, #8
 800bcc8:	81a3      	strh	r3, [r4, #12]
 800bcca:	6923      	ldr	r3, [r4, #16]
 800bccc:	b94b      	cbnz	r3, 800bce2 <__swsetup_r+0x7a>
 800bcce:	89a3      	ldrh	r3, [r4, #12]
 800bcd0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bcd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bcd8:	d003      	beq.n	800bce2 <__swsetup_r+0x7a>
 800bcda:	4621      	mov	r1, r4
 800bcdc:	4628      	mov	r0, r5
 800bcde:	f000 fa58 	bl	800c192 <__smakebuf_r>
 800bce2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bce6:	f013 0201 	ands.w	r2, r3, #1
 800bcea:	d00a      	beq.n	800bd02 <__swsetup_r+0x9a>
 800bcec:	2200      	movs	r2, #0
 800bcee:	60a2      	str	r2, [r4, #8]
 800bcf0:	6962      	ldr	r2, [r4, #20]
 800bcf2:	4252      	negs	r2, r2
 800bcf4:	61a2      	str	r2, [r4, #24]
 800bcf6:	6922      	ldr	r2, [r4, #16]
 800bcf8:	b942      	cbnz	r2, 800bd0c <__swsetup_r+0xa4>
 800bcfa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bcfe:	d1c5      	bne.n	800bc8c <__swsetup_r+0x24>
 800bd00:	bd38      	pop	{r3, r4, r5, pc}
 800bd02:	0799      	lsls	r1, r3, #30
 800bd04:	bf58      	it	pl
 800bd06:	6962      	ldrpl	r2, [r4, #20]
 800bd08:	60a2      	str	r2, [r4, #8]
 800bd0a:	e7f4      	b.n	800bcf6 <__swsetup_r+0x8e>
 800bd0c:	2000      	movs	r0, #0
 800bd0e:	e7f7      	b.n	800bd00 <__swsetup_r+0x98>
 800bd10:	20000024 	.word	0x20000024

0800bd14 <memset>:
 800bd14:	4603      	mov	r3, r0
 800bd16:	4402      	add	r2, r0
 800bd18:	4293      	cmp	r3, r2
 800bd1a:	d100      	bne.n	800bd1e <memset+0xa>
 800bd1c:	4770      	bx	lr
 800bd1e:	f803 1b01 	strb.w	r1, [r3], #1
 800bd22:	e7f9      	b.n	800bd18 <memset+0x4>

0800bd24 <_close_r>:
 800bd24:	b538      	push	{r3, r4, r5, lr}
 800bd26:	2300      	movs	r3, #0
 800bd28:	4d05      	ldr	r5, [pc, #20]	@ (800bd40 <_close_r+0x1c>)
 800bd2a:	4604      	mov	r4, r0
 800bd2c:	4608      	mov	r0, r1
 800bd2e:	602b      	str	r3, [r5, #0]
 800bd30:	f7fc fee0 	bl	8008af4 <_close>
 800bd34:	1c43      	adds	r3, r0, #1
 800bd36:	d102      	bne.n	800bd3e <_close_r+0x1a>
 800bd38:	682b      	ldr	r3, [r5, #0]
 800bd3a:	b103      	cbz	r3, 800bd3e <_close_r+0x1a>
 800bd3c:	6023      	str	r3, [r4, #0]
 800bd3e:	bd38      	pop	{r3, r4, r5, pc}
 800bd40:	20001a14 	.word	0x20001a14

0800bd44 <_lseek_r>:
 800bd44:	b538      	push	{r3, r4, r5, lr}
 800bd46:	4604      	mov	r4, r0
 800bd48:	4608      	mov	r0, r1
 800bd4a:	4611      	mov	r1, r2
 800bd4c:	2200      	movs	r2, #0
 800bd4e:	4d05      	ldr	r5, [pc, #20]	@ (800bd64 <_lseek_r+0x20>)
 800bd50:	602a      	str	r2, [r5, #0]
 800bd52:	461a      	mov	r2, r3
 800bd54:	f7fc fed8 	bl	8008b08 <_lseek>
 800bd58:	1c43      	adds	r3, r0, #1
 800bd5a:	d102      	bne.n	800bd62 <_lseek_r+0x1e>
 800bd5c:	682b      	ldr	r3, [r5, #0]
 800bd5e:	b103      	cbz	r3, 800bd62 <_lseek_r+0x1e>
 800bd60:	6023      	str	r3, [r4, #0]
 800bd62:	bd38      	pop	{r3, r4, r5, pc}
 800bd64:	20001a14 	.word	0x20001a14

0800bd68 <_read_r>:
 800bd68:	b538      	push	{r3, r4, r5, lr}
 800bd6a:	4604      	mov	r4, r0
 800bd6c:	4608      	mov	r0, r1
 800bd6e:	4611      	mov	r1, r2
 800bd70:	2200      	movs	r2, #0
 800bd72:	4d05      	ldr	r5, [pc, #20]	@ (800bd88 <_read_r+0x20>)
 800bd74:	602a      	str	r2, [r5, #0]
 800bd76:	461a      	mov	r2, r3
 800bd78:	f7fc fea0 	bl	8008abc <_read>
 800bd7c:	1c43      	adds	r3, r0, #1
 800bd7e:	d102      	bne.n	800bd86 <_read_r+0x1e>
 800bd80:	682b      	ldr	r3, [r5, #0]
 800bd82:	b103      	cbz	r3, 800bd86 <_read_r+0x1e>
 800bd84:	6023      	str	r3, [r4, #0]
 800bd86:	bd38      	pop	{r3, r4, r5, pc}
 800bd88:	20001a14 	.word	0x20001a14

0800bd8c <_write_r>:
 800bd8c:	b538      	push	{r3, r4, r5, lr}
 800bd8e:	4604      	mov	r4, r0
 800bd90:	4608      	mov	r0, r1
 800bd92:	4611      	mov	r1, r2
 800bd94:	2200      	movs	r2, #0
 800bd96:	4d05      	ldr	r5, [pc, #20]	@ (800bdac <_write_r+0x20>)
 800bd98:	602a      	str	r2, [r5, #0]
 800bd9a:	461a      	mov	r2, r3
 800bd9c:	f7fc fe9c 	bl	8008ad8 <_write>
 800bda0:	1c43      	adds	r3, r0, #1
 800bda2:	d102      	bne.n	800bdaa <_write_r+0x1e>
 800bda4:	682b      	ldr	r3, [r5, #0]
 800bda6:	b103      	cbz	r3, 800bdaa <_write_r+0x1e>
 800bda8:	6023      	str	r3, [r4, #0]
 800bdaa:	bd38      	pop	{r3, r4, r5, pc}
 800bdac:	20001a14 	.word	0x20001a14

0800bdb0 <__errno>:
 800bdb0:	4b01      	ldr	r3, [pc, #4]	@ (800bdb8 <__errno+0x8>)
 800bdb2:	6818      	ldr	r0, [r3, #0]
 800bdb4:	4770      	bx	lr
 800bdb6:	bf00      	nop
 800bdb8:	20000024 	.word	0x20000024

0800bdbc <__libc_init_array>:
 800bdbc:	b570      	push	{r4, r5, r6, lr}
 800bdbe:	2600      	movs	r6, #0
 800bdc0:	4d0c      	ldr	r5, [pc, #48]	@ (800bdf4 <__libc_init_array+0x38>)
 800bdc2:	4c0d      	ldr	r4, [pc, #52]	@ (800bdf8 <__libc_init_array+0x3c>)
 800bdc4:	1b64      	subs	r4, r4, r5
 800bdc6:	10a4      	asrs	r4, r4, #2
 800bdc8:	42a6      	cmp	r6, r4
 800bdca:	d109      	bne.n	800bde0 <__libc_init_array+0x24>
 800bdcc:	f000 fc3a 	bl	800c644 <_init>
 800bdd0:	2600      	movs	r6, #0
 800bdd2:	4d0a      	ldr	r5, [pc, #40]	@ (800bdfc <__libc_init_array+0x40>)
 800bdd4:	4c0a      	ldr	r4, [pc, #40]	@ (800be00 <__libc_init_array+0x44>)
 800bdd6:	1b64      	subs	r4, r4, r5
 800bdd8:	10a4      	asrs	r4, r4, #2
 800bdda:	42a6      	cmp	r6, r4
 800bddc:	d105      	bne.n	800bdea <__libc_init_array+0x2e>
 800bdde:	bd70      	pop	{r4, r5, r6, pc}
 800bde0:	f855 3b04 	ldr.w	r3, [r5], #4
 800bde4:	4798      	blx	r3
 800bde6:	3601      	adds	r6, #1
 800bde8:	e7ee      	b.n	800bdc8 <__libc_init_array+0xc>
 800bdea:	f855 3b04 	ldr.w	r3, [r5], #4
 800bdee:	4798      	blx	r3
 800bdf0:	3601      	adds	r6, #1
 800bdf2:	e7f2      	b.n	800bdda <__libc_init_array+0x1e>
 800bdf4:	0800c6d4 	.word	0x0800c6d4
 800bdf8:	0800c6d4 	.word	0x0800c6d4
 800bdfc:	0800c6d4 	.word	0x0800c6d4
 800be00:	0800c6d8 	.word	0x0800c6d8

0800be04 <__retarget_lock_init_recursive>:
 800be04:	4770      	bx	lr

0800be06 <__retarget_lock_acquire_recursive>:
 800be06:	4770      	bx	lr

0800be08 <__retarget_lock_release_recursive>:
 800be08:	4770      	bx	lr
	...

0800be0c <_free_r>:
 800be0c:	b538      	push	{r3, r4, r5, lr}
 800be0e:	4605      	mov	r5, r0
 800be10:	2900      	cmp	r1, #0
 800be12:	d040      	beq.n	800be96 <_free_r+0x8a>
 800be14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be18:	1f0c      	subs	r4, r1, #4
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	bfb8      	it	lt
 800be1e:	18e4      	addlt	r4, r4, r3
 800be20:	f000 f8de 	bl	800bfe0 <__malloc_lock>
 800be24:	4a1c      	ldr	r2, [pc, #112]	@ (800be98 <_free_r+0x8c>)
 800be26:	6813      	ldr	r3, [r2, #0]
 800be28:	b933      	cbnz	r3, 800be38 <_free_r+0x2c>
 800be2a:	6063      	str	r3, [r4, #4]
 800be2c:	6014      	str	r4, [r2, #0]
 800be2e:	4628      	mov	r0, r5
 800be30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be34:	f000 b8da 	b.w	800bfec <__malloc_unlock>
 800be38:	42a3      	cmp	r3, r4
 800be3a:	d908      	bls.n	800be4e <_free_r+0x42>
 800be3c:	6820      	ldr	r0, [r4, #0]
 800be3e:	1821      	adds	r1, r4, r0
 800be40:	428b      	cmp	r3, r1
 800be42:	bf01      	itttt	eq
 800be44:	6819      	ldreq	r1, [r3, #0]
 800be46:	685b      	ldreq	r3, [r3, #4]
 800be48:	1809      	addeq	r1, r1, r0
 800be4a:	6021      	streq	r1, [r4, #0]
 800be4c:	e7ed      	b.n	800be2a <_free_r+0x1e>
 800be4e:	461a      	mov	r2, r3
 800be50:	685b      	ldr	r3, [r3, #4]
 800be52:	b10b      	cbz	r3, 800be58 <_free_r+0x4c>
 800be54:	42a3      	cmp	r3, r4
 800be56:	d9fa      	bls.n	800be4e <_free_r+0x42>
 800be58:	6811      	ldr	r1, [r2, #0]
 800be5a:	1850      	adds	r0, r2, r1
 800be5c:	42a0      	cmp	r0, r4
 800be5e:	d10b      	bne.n	800be78 <_free_r+0x6c>
 800be60:	6820      	ldr	r0, [r4, #0]
 800be62:	4401      	add	r1, r0
 800be64:	1850      	adds	r0, r2, r1
 800be66:	4283      	cmp	r3, r0
 800be68:	6011      	str	r1, [r2, #0]
 800be6a:	d1e0      	bne.n	800be2e <_free_r+0x22>
 800be6c:	6818      	ldr	r0, [r3, #0]
 800be6e:	685b      	ldr	r3, [r3, #4]
 800be70:	4408      	add	r0, r1
 800be72:	6010      	str	r0, [r2, #0]
 800be74:	6053      	str	r3, [r2, #4]
 800be76:	e7da      	b.n	800be2e <_free_r+0x22>
 800be78:	d902      	bls.n	800be80 <_free_r+0x74>
 800be7a:	230c      	movs	r3, #12
 800be7c:	602b      	str	r3, [r5, #0]
 800be7e:	e7d6      	b.n	800be2e <_free_r+0x22>
 800be80:	6820      	ldr	r0, [r4, #0]
 800be82:	1821      	adds	r1, r4, r0
 800be84:	428b      	cmp	r3, r1
 800be86:	bf01      	itttt	eq
 800be88:	6819      	ldreq	r1, [r3, #0]
 800be8a:	685b      	ldreq	r3, [r3, #4]
 800be8c:	1809      	addeq	r1, r1, r0
 800be8e:	6021      	streq	r1, [r4, #0]
 800be90:	6063      	str	r3, [r4, #4]
 800be92:	6054      	str	r4, [r2, #4]
 800be94:	e7cb      	b.n	800be2e <_free_r+0x22>
 800be96:	bd38      	pop	{r3, r4, r5, pc}
 800be98:	20001a20 	.word	0x20001a20

0800be9c <sbrk_aligned>:
 800be9c:	b570      	push	{r4, r5, r6, lr}
 800be9e:	4e0f      	ldr	r6, [pc, #60]	@ (800bedc <sbrk_aligned+0x40>)
 800bea0:	460c      	mov	r4, r1
 800bea2:	6831      	ldr	r1, [r6, #0]
 800bea4:	4605      	mov	r5, r0
 800bea6:	b911      	cbnz	r1, 800beae <sbrk_aligned+0x12>
 800bea8:	f000 f9d2 	bl	800c250 <_sbrk_r>
 800beac:	6030      	str	r0, [r6, #0]
 800beae:	4621      	mov	r1, r4
 800beb0:	4628      	mov	r0, r5
 800beb2:	f000 f9cd 	bl	800c250 <_sbrk_r>
 800beb6:	1c43      	adds	r3, r0, #1
 800beb8:	d103      	bne.n	800bec2 <sbrk_aligned+0x26>
 800beba:	f04f 34ff 	mov.w	r4, #4294967295
 800bebe:	4620      	mov	r0, r4
 800bec0:	bd70      	pop	{r4, r5, r6, pc}
 800bec2:	1cc4      	adds	r4, r0, #3
 800bec4:	f024 0403 	bic.w	r4, r4, #3
 800bec8:	42a0      	cmp	r0, r4
 800beca:	d0f8      	beq.n	800bebe <sbrk_aligned+0x22>
 800becc:	1a21      	subs	r1, r4, r0
 800bece:	4628      	mov	r0, r5
 800bed0:	f000 f9be 	bl	800c250 <_sbrk_r>
 800bed4:	3001      	adds	r0, #1
 800bed6:	d1f2      	bne.n	800bebe <sbrk_aligned+0x22>
 800bed8:	e7ef      	b.n	800beba <sbrk_aligned+0x1e>
 800beda:	bf00      	nop
 800bedc:	20001a1c 	.word	0x20001a1c

0800bee0 <_malloc_r>:
 800bee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bee4:	1ccd      	adds	r5, r1, #3
 800bee6:	f025 0503 	bic.w	r5, r5, #3
 800beea:	3508      	adds	r5, #8
 800beec:	2d0c      	cmp	r5, #12
 800beee:	bf38      	it	cc
 800bef0:	250c      	movcc	r5, #12
 800bef2:	2d00      	cmp	r5, #0
 800bef4:	4606      	mov	r6, r0
 800bef6:	db01      	blt.n	800befc <_malloc_r+0x1c>
 800bef8:	42a9      	cmp	r1, r5
 800befa:	d904      	bls.n	800bf06 <_malloc_r+0x26>
 800befc:	230c      	movs	r3, #12
 800befe:	6033      	str	r3, [r6, #0]
 800bf00:	2000      	movs	r0, #0
 800bf02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bfdc <_malloc_r+0xfc>
 800bf0a:	f000 f869 	bl	800bfe0 <__malloc_lock>
 800bf0e:	f8d8 3000 	ldr.w	r3, [r8]
 800bf12:	461c      	mov	r4, r3
 800bf14:	bb44      	cbnz	r4, 800bf68 <_malloc_r+0x88>
 800bf16:	4629      	mov	r1, r5
 800bf18:	4630      	mov	r0, r6
 800bf1a:	f7ff ffbf 	bl	800be9c <sbrk_aligned>
 800bf1e:	1c43      	adds	r3, r0, #1
 800bf20:	4604      	mov	r4, r0
 800bf22:	d158      	bne.n	800bfd6 <_malloc_r+0xf6>
 800bf24:	f8d8 4000 	ldr.w	r4, [r8]
 800bf28:	4627      	mov	r7, r4
 800bf2a:	2f00      	cmp	r7, #0
 800bf2c:	d143      	bne.n	800bfb6 <_malloc_r+0xd6>
 800bf2e:	2c00      	cmp	r4, #0
 800bf30:	d04b      	beq.n	800bfca <_malloc_r+0xea>
 800bf32:	6823      	ldr	r3, [r4, #0]
 800bf34:	4639      	mov	r1, r7
 800bf36:	4630      	mov	r0, r6
 800bf38:	eb04 0903 	add.w	r9, r4, r3
 800bf3c:	f000 f988 	bl	800c250 <_sbrk_r>
 800bf40:	4581      	cmp	r9, r0
 800bf42:	d142      	bne.n	800bfca <_malloc_r+0xea>
 800bf44:	6821      	ldr	r1, [r4, #0]
 800bf46:	4630      	mov	r0, r6
 800bf48:	1a6d      	subs	r5, r5, r1
 800bf4a:	4629      	mov	r1, r5
 800bf4c:	f7ff ffa6 	bl	800be9c <sbrk_aligned>
 800bf50:	3001      	adds	r0, #1
 800bf52:	d03a      	beq.n	800bfca <_malloc_r+0xea>
 800bf54:	6823      	ldr	r3, [r4, #0]
 800bf56:	442b      	add	r3, r5
 800bf58:	6023      	str	r3, [r4, #0]
 800bf5a:	f8d8 3000 	ldr.w	r3, [r8]
 800bf5e:	685a      	ldr	r2, [r3, #4]
 800bf60:	bb62      	cbnz	r2, 800bfbc <_malloc_r+0xdc>
 800bf62:	f8c8 7000 	str.w	r7, [r8]
 800bf66:	e00f      	b.n	800bf88 <_malloc_r+0xa8>
 800bf68:	6822      	ldr	r2, [r4, #0]
 800bf6a:	1b52      	subs	r2, r2, r5
 800bf6c:	d420      	bmi.n	800bfb0 <_malloc_r+0xd0>
 800bf6e:	2a0b      	cmp	r2, #11
 800bf70:	d917      	bls.n	800bfa2 <_malloc_r+0xc2>
 800bf72:	1961      	adds	r1, r4, r5
 800bf74:	42a3      	cmp	r3, r4
 800bf76:	6025      	str	r5, [r4, #0]
 800bf78:	bf18      	it	ne
 800bf7a:	6059      	strne	r1, [r3, #4]
 800bf7c:	6863      	ldr	r3, [r4, #4]
 800bf7e:	bf08      	it	eq
 800bf80:	f8c8 1000 	streq.w	r1, [r8]
 800bf84:	5162      	str	r2, [r4, r5]
 800bf86:	604b      	str	r3, [r1, #4]
 800bf88:	4630      	mov	r0, r6
 800bf8a:	f000 f82f 	bl	800bfec <__malloc_unlock>
 800bf8e:	f104 000b 	add.w	r0, r4, #11
 800bf92:	1d23      	adds	r3, r4, #4
 800bf94:	f020 0007 	bic.w	r0, r0, #7
 800bf98:	1ac2      	subs	r2, r0, r3
 800bf9a:	bf1c      	itt	ne
 800bf9c:	1a1b      	subne	r3, r3, r0
 800bf9e:	50a3      	strne	r3, [r4, r2]
 800bfa0:	e7af      	b.n	800bf02 <_malloc_r+0x22>
 800bfa2:	6862      	ldr	r2, [r4, #4]
 800bfa4:	42a3      	cmp	r3, r4
 800bfa6:	bf0c      	ite	eq
 800bfa8:	f8c8 2000 	streq.w	r2, [r8]
 800bfac:	605a      	strne	r2, [r3, #4]
 800bfae:	e7eb      	b.n	800bf88 <_malloc_r+0xa8>
 800bfb0:	4623      	mov	r3, r4
 800bfb2:	6864      	ldr	r4, [r4, #4]
 800bfb4:	e7ae      	b.n	800bf14 <_malloc_r+0x34>
 800bfb6:	463c      	mov	r4, r7
 800bfb8:	687f      	ldr	r7, [r7, #4]
 800bfba:	e7b6      	b.n	800bf2a <_malloc_r+0x4a>
 800bfbc:	461a      	mov	r2, r3
 800bfbe:	685b      	ldr	r3, [r3, #4]
 800bfc0:	42a3      	cmp	r3, r4
 800bfc2:	d1fb      	bne.n	800bfbc <_malloc_r+0xdc>
 800bfc4:	2300      	movs	r3, #0
 800bfc6:	6053      	str	r3, [r2, #4]
 800bfc8:	e7de      	b.n	800bf88 <_malloc_r+0xa8>
 800bfca:	230c      	movs	r3, #12
 800bfcc:	4630      	mov	r0, r6
 800bfce:	6033      	str	r3, [r6, #0]
 800bfd0:	f000 f80c 	bl	800bfec <__malloc_unlock>
 800bfd4:	e794      	b.n	800bf00 <_malloc_r+0x20>
 800bfd6:	6005      	str	r5, [r0, #0]
 800bfd8:	e7d6      	b.n	800bf88 <_malloc_r+0xa8>
 800bfda:	bf00      	nop
 800bfdc:	20001a20 	.word	0x20001a20

0800bfe0 <__malloc_lock>:
 800bfe0:	4801      	ldr	r0, [pc, #4]	@ (800bfe8 <__malloc_lock+0x8>)
 800bfe2:	f7ff bf10 	b.w	800be06 <__retarget_lock_acquire_recursive>
 800bfe6:	bf00      	nop
 800bfe8:	20001a18 	.word	0x20001a18

0800bfec <__malloc_unlock>:
 800bfec:	4801      	ldr	r0, [pc, #4]	@ (800bff4 <__malloc_unlock+0x8>)
 800bfee:	f7ff bf0b 	b.w	800be08 <__retarget_lock_release_recursive>
 800bff2:	bf00      	nop
 800bff4:	20001a18 	.word	0x20001a18

0800bff8 <__sflush_r>:
 800bff8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bffe:	0716      	lsls	r6, r2, #28
 800c000:	4605      	mov	r5, r0
 800c002:	460c      	mov	r4, r1
 800c004:	d454      	bmi.n	800c0b0 <__sflush_r+0xb8>
 800c006:	684b      	ldr	r3, [r1, #4]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	dc02      	bgt.n	800c012 <__sflush_r+0x1a>
 800c00c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c00e:	2b00      	cmp	r3, #0
 800c010:	dd48      	ble.n	800c0a4 <__sflush_r+0xac>
 800c012:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c014:	2e00      	cmp	r6, #0
 800c016:	d045      	beq.n	800c0a4 <__sflush_r+0xac>
 800c018:	2300      	movs	r3, #0
 800c01a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c01e:	682f      	ldr	r7, [r5, #0]
 800c020:	6a21      	ldr	r1, [r4, #32]
 800c022:	602b      	str	r3, [r5, #0]
 800c024:	d030      	beq.n	800c088 <__sflush_r+0x90>
 800c026:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c028:	89a3      	ldrh	r3, [r4, #12]
 800c02a:	0759      	lsls	r1, r3, #29
 800c02c:	d505      	bpl.n	800c03a <__sflush_r+0x42>
 800c02e:	6863      	ldr	r3, [r4, #4]
 800c030:	1ad2      	subs	r2, r2, r3
 800c032:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c034:	b10b      	cbz	r3, 800c03a <__sflush_r+0x42>
 800c036:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c038:	1ad2      	subs	r2, r2, r3
 800c03a:	2300      	movs	r3, #0
 800c03c:	4628      	mov	r0, r5
 800c03e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c040:	6a21      	ldr	r1, [r4, #32]
 800c042:	47b0      	blx	r6
 800c044:	1c43      	adds	r3, r0, #1
 800c046:	89a3      	ldrh	r3, [r4, #12]
 800c048:	d106      	bne.n	800c058 <__sflush_r+0x60>
 800c04a:	6829      	ldr	r1, [r5, #0]
 800c04c:	291d      	cmp	r1, #29
 800c04e:	d82b      	bhi.n	800c0a8 <__sflush_r+0xb0>
 800c050:	4a28      	ldr	r2, [pc, #160]	@ (800c0f4 <__sflush_r+0xfc>)
 800c052:	40ca      	lsrs	r2, r1
 800c054:	07d6      	lsls	r6, r2, #31
 800c056:	d527      	bpl.n	800c0a8 <__sflush_r+0xb0>
 800c058:	2200      	movs	r2, #0
 800c05a:	6062      	str	r2, [r4, #4]
 800c05c:	6922      	ldr	r2, [r4, #16]
 800c05e:	04d9      	lsls	r1, r3, #19
 800c060:	6022      	str	r2, [r4, #0]
 800c062:	d504      	bpl.n	800c06e <__sflush_r+0x76>
 800c064:	1c42      	adds	r2, r0, #1
 800c066:	d101      	bne.n	800c06c <__sflush_r+0x74>
 800c068:	682b      	ldr	r3, [r5, #0]
 800c06a:	b903      	cbnz	r3, 800c06e <__sflush_r+0x76>
 800c06c:	6560      	str	r0, [r4, #84]	@ 0x54
 800c06e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c070:	602f      	str	r7, [r5, #0]
 800c072:	b1b9      	cbz	r1, 800c0a4 <__sflush_r+0xac>
 800c074:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c078:	4299      	cmp	r1, r3
 800c07a:	d002      	beq.n	800c082 <__sflush_r+0x8a>
 800c07c:	4628      	mov	r0, r5
 800c07e:	f7ff fec5 	bl	800be0c <_free_r>
 800c082:	2300      	movs	r3, #0
 800c084:	6363      	str	r3, [r4, #52]	@ 0x34
 800c086:	e00d      	b.n	800c0a4 <__sflush_r+0xac>
 800c088:	2301      	movs	r3, #1
 800c08a:	4628      	mov	r0, r5
 800c08c:	47b0      	blx	r6
 800c08e:	4602      	mov	r2, r0
 800c090:	1c50      	adds	r0, r2, #1
 800c092:	d1c9      	bne.n	800c028 <__sflush_r+0x30>
 800c094:	682b      	ldr	r3, [r5, #0]
 800c096:	2b00      	cmp	r3, #0
 800c098:	d0c6      	beq.n	800c028 <__sflush_r+0x30>
 800c09a:	2b1d      	cmp	r3, #29
 800c09c:	d001      	beq.n	800c0a2 <__sflush_r+0xaa>
 800c09e:	2b16      	cmp	r3, #22
 800c0a0:	d11d      	bne.n	800c0de <__sflush_r+0xe6>
 800c0a2:	602f      	str	r7, [r5, #0]
 800c0a4:	2000      	movs	r0, #0
 800c0a6:	e021      	b.n	800c0ec <__sflush_r+0xf4>
 800c0a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0ac:	b21b      	sxth	r3, r3
 800c0ae:	e01a      	b.n	800c0e6 <__sflush_r+0xee>
 800c0b0:	690f      	ldr	r7, [r1, #16]
 800c0b2:	2f00      	cmp	r7, #0
 800c0b4:	d0f6      	beq.n	800c0a4 <__sflush_r+0xac>
 800c0b6:	0793      	lsls	r3, r2, #30
 800c0b8:	bf18      	it	ne
 800c0ba:	2300      	movne	r3, #0
 800c0bc:	680e      	ldr	r6, [r1, #0]
 800c0be:	bf08      	it	eq
 800c0c0:	694b      	ldreq	r3, [r1, #20]
 800c0c2:	1bf6      	subs	r6, r6, r7
 800c0c4:	600f      	str	r7, [r1, #0]
 800c0c6:	608b      	str	r3, [r1, #8]
 800c0c8:	2e00      	cmp	r6, #0
 800c0ca:	ddeb      	ble.n	800c0a4 <__sflush_r+0xac>
 800c0cc:	4633      	mov	r3, r6
 800c0ce:	463a      	mov	r2, r7
 800c0d0:	4628      	mov	r0, r5
 800c0d2:	6a21      	ldr	r1, [r4, #32]
 800c0d4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800c0d8:	47e0      	blx	ip
 800c0da:	2800      	cmp	r0, #0
 800c0dc:	dc07      	bgt.n	800c0ee <__sflush_r+0xf6>
 800c0de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0e6:	f04f 30ff 	mov.w	r0, #4294967295
 800c0ea:	81a3      	strh	r3, [r4, #12]
 800c0ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c0ee:	4407      	add	r7, r0
 800c0f0:	1a36      	subs	r6, r6, r0
 800c0f2:	e7e9      	b.n	800c0c8 <__sflush_r+0xd0>
 800c0f4:	20400001 	.word	0x20400001

0800c0f8 <_fflush_r>:
 800c0f8:	b538      	push	{r3, r4, r5, lr}
 800c0fa:	690b      	ldr	r3, [r1, #16]
 800c0fc:	4605      	mov	r5, r0
 800c0fe:	460c      	mov	r4, r1
 800c100:	b913      	cbnz	r3, 800c108 <_fflush_r+0x10>
 800c102:	2500      	movs	r5, #0
 800c104:	4628      	mov	r0, r5
 800c106:	bd38      	pop	{r3, r4, r5, pc}
 800c108:	b118      	cbz	r0, 800c112 <_fflush_r+0x1a>
 800c10a:	6a03      	ldr	r3, [r0, #32]
 800c10c:	b90b      	cbnz	r3, 800c112 <_fflush_r+0x1a>
 800c10e:	f7ff fc95 	bl	800ba3c <__sinit>
 800c112:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d0f3      	beq.n	800c102 <_fflush_r+0xa>
 800c11a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c11c:	07d0      	lsls	r0, r2, #31
 800c11e:	d404      	bmi.n	800c12a <_fflush_r+0x32>
 800c120:	0599      	lsls	r1, r3, #22
 800c122:	d402      	bmi.n	800c12a <_fflush_r+0x32>
 800c124:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c126:	f7ff fe6e 	bl	800be06 <__retarget_lock_acquire_recursive>
 800c12a:	4628      	mov	r0, r5
 800c12c:	4621      	mov	r1, r4
 800c12e:	f7ff ff63 	bl	800bff8 <__sflush_r>
 800c132:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c134:	4605      	mov	r5, r0
 800c136:	07da      	lsls	r2, r3, #31
 800c138:	d4e4      	bmi.n	800c104 <_fflush_r+0xc>
 800c13a:	89a3      	ldrh	r3, [r4, #12]
 800c13c:	059b      	lsls	r3, r3, #22
 800c13e:	d4e1      	bmi.n	800c104 <_fflush_r+0xc>
 800c140:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c142:	f7ff fe61 	bl	800be08 <__retarget_lock_release_recursive>
 800c146:	e7dd      	b.n	800c104 <_fflush_r+0xc>

0800c148 <__swhatbuf_r>:
 800c148:	b570      	push	{r4, r5, r6, lr}
 800c14a:	460c      	mov	r4, r1
 800c14c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c150:	4615      	mov	r5, r2
 800c152:	2900      	cmp	r1, #0
 800c154:	461e      	mov	r6, r3
 800c156:	b096      	sub	sp, #88	@ 0x58
 800c158:	da0c      	bge.n	800c174 <__swhatbuf_r+0x2c>
 800c15a:	89a3      	ldrh	r3, [r4, #12]
 800c15c:	2100      	movs	r1, #0
 800c15e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c162:	bf14      	ite	ne
 800c164:	2340      	movne	r3, #64	@ 0x40
 800c166:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c16a:	2000      	movs	r0, #0
 800c16c:	6031      	str	r1, [r6, #0]
 800c16e:	602b      	str	r3, [r5, #0]
 800c170:	b016      	add	sp, #88	@ 0x58
 800c172:	bd70      	pop	{r4, r5, r6, pc}
 800c174:	466a      	mov	r2, sp
 800c176:	f000 f849 	bl	800c20c <_fstat_r>
 800c17a:	2800      	cmp	r0, #0
 800c17c:	dbed      	blt.n	800c15a <__swhatbuf_r+0x12>
 800c17e:	9901      	ldr	r1, [sp, #4]
 800c180:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c184:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c188:	4259      	negs	r1, r3
 800c18a:	4159      	adcs	r1, r3
 800c18c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c190:	e7eb      	b.n	800c16a <__swhatbuf_r+0x22>

0800c192 <__smakebuf_r>:
 800c192:	898b      	ldrh	r3, [r1, #12]
 800c194:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c196:	079d      	lsls	r5, r3, #30
 800c198:	4606      	mov	r6, r0
 800c19a:	460c      	mov	r4, r1
 800c19c:	d507      	bpl.n	800c1ae <__smakebuf_r+0x1c>
 800c19e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c1a2:	6023      	str	r3, [r4, #0]
 800c1a4:	6123      	str	r3, [r4, #16]
 800c1a6:	2301      	movs	r3, #1
 800c1a8:	6163      	str	r3, [r4, #20]
 800c1aa:	b003      	add	sp, #12
 800c1ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1ae:	466a      	mov	r2, sp
 800c1b0:	ab01      	add	r3, sp, #4
 800c1b2:	f7ff ffc9 	bl	800c148 <__swhatbuf_r>
 800c1b6:	9f00      	ldr	r7, [sp, #0]
 800c1b8:	4605      	mov	r5, r0
 800c1ba:	4639      	mov	r1, r7
 800c1bc:	4630      	mov	r0, r6
 800c1be:	f7ff fe8f 	bl	800bee0 <_malloc_r>
 800c1c2:	b948      	cbnz	r0, 800c1d8 <__smakebuf_r+0x46>
 800c1c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1c8:	059a      	lsls	r2, r3, #22
 800c1ca:	d4ee      	bmi.n	800c1aa <__smakebuf_r+0x18>
 800c1cc:	f023 0303 	bic.w	r3, r3, #3
 800c1d0:	f043 0302 	orr.w	r3, r3, #2
 800c1d4:	81a3      	strh	r3, [r4, #12]
 800c1d6:	e7e2      	b.n	800c19e <__smakebuf_r+0xc>
 800c1d8:	89a3      	ldrh	r3, [r4, #12]
 800c1da:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c1de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c1e2:	81a3      	strh	r3, [r4, #12]
 800c1e4:	9b01      	ldr	r3, [sp, #4]
 800c1e6:	6020      	str	r0, [r4, #0]
 800c1e8:	b15b      	cbz	r3, 800c202 <__smakebuf_r+0x70>
 800c1ea:	4630      	mov	r0, r6
 800c1ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c1f0:	f000 f81e 	bl	800c230 <_isatty_r>
 800c1f4:	b128      	cbz	r0, 800c202 <__smakebuf_r+0x70>
 800c1f6:	89a3      	ldrh	r3, [r4, #12]
 800c1f8:	f023 0303 	bic.w	r3, r3, #3
 800c1fc:	f043 0301 	orr.w	r3, r3, #1
 800c200:	81a3      	strh	r3, [r4, #12]
 800c202:	89a3      	ldrh	r3, [r4, #12]
 800c204:	431d      	orrs	r5, r3
 800c206:	81a5      	strh	r5, [r4, #12]
 800c208:	e7cf      	b.n	800c1aa <__smakebuf_r+0x18>
	...

0800c20c <_fstat_r>:
 800c20c:	b538      	push	{r3, r4, r5, lr}
 800c20e:	2300      	movs	r3, #0
 800c210:	4d06      	ldr	r5, [pc, #24]	@ (800c22c <_fstat_r+0x20>)
 800c212:	4604      	mov	r4, r0
 800c214:	4608      	mov	r0, r1
 800c216:	4611      	mov	r1, r2
 800c218:	602b      	str	r3, [r5, #0]
 800c21a:	f7fc fc6e 	bl	8008afa <_fstat>
 800c21e:	1c43      	adds	r3, r0, #1
 800c220:	d102      	bne.n	800c228 <_fstat_r+0x1c>
 800c222:	682b      	ldr	r3, [r5, #0]
 800c224:	b103      	cbz	r3, 800c228 <_fstat_r+0x1c>
 800c226:	6023      	str	r3, [r4, #0]
 800c228:	bd38      	pop	{r3, r4, r5, pc}
 800c22a:	bf00      	nop
 800c22c:	20001a14 	.word	0x20001a14

0800c230 <_isatty_r>:
 800c230:	b538      	push	{r3, r4, r5, lr}
 800c232:	2300      	movs	r3, #0
 800c234:	4d05      	ldr	r5, [pc, #20]	@ (800c24c <_isatty_r+0x1c>)
 800c236:	4604      	mov	r4, r0
 800c238:	4608      	mov	r0, r1
 800c23a:	602b      	str	r3, [r5, #0]
 800c23c:	f7fc fc62 	bl	8008b04 <_isatty>
 800c240:	1c43      	adds	r3, r0, #1
 800c242:	d102      	bne.n	800c24a <_isatty_r+0x1a>
 800c244:	682b      	ldr	r3, [r5, #0]
 800c246:	b103      	cbz	r3, 800c24a <_isatty_r+0x1a>
 800c248:	6023      	str	r3, [r4, #0]
 800c24a:	bd38      	pop	{r3, r4, r5, pc}
 800c24c:	20001a14 	.word	0x20001a14

0800c250 <_sbrk_r>:
 800c250:	b538      	push	{r3, r4, r5, lr}
 800c252:	2300      	movs	r3, #0
 800c254:	4d05      	ldr	r5, [pc, #20]	@ (800c26c <_sbrk_r+0x1c>)
 800c256:	4604      	mov	r4, r0
 800c258:	4608      	mov	r0, r1
 800c25a:	602b      	str	r3, [r5, #0]
 800c25c:	f7fc fc56 	bl	8008b0c <_sbrk>
 800c260:	1c43      	adds	r3, r0, #1
 800c262:	d102      	bne.n	800c26a <_sbrk_r+0x1a>
 800c264:	682b      	ldr	r3, [r5, #0]
 800c266:	b103      	cbz	r3, 800c26a <_sbrk_r+0x1a>
 800c268:	6023      	str	r3, [r4, #0]
 800c26a:	bd38      	pop	{r3, r4, r5, pc}
 800c26c:	20001a14 	.word	0x20001a14

0800c270 <log>:
 800c270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c272:	4604      	mov	r4, r0
 800c274:	460d      	mov	r5, r1
 800c276:	f000 f833 	bl	800c2e0 <__ieee754_log>
 800c27a:	4622      	mov	r2, r4
 800c27c:	4606      	mov	r6, r0
 800c27e:	460f      	mov	r7, r1
 800c280:	462b      	mov	r3, r5
 800c282:	4620      	mov	r0, r4
 800c284:	4629      	mov	r1, r5
 800c286:	f7f7 ffb9 	bl	80041fc <__aeabi_dcmpun>
 800c28a:	b998      	cbnz	r0, 800c2b4 <log+0x44>
 800c28c:	2200      	movs	r2, #0
 800c28e:	2300      	movs	r3, #0
 800c290:	4620      	mov	r0, r4
 800c292:	4629      	mov	r1, r5
 800c294:	f7f7 ffa8 	bl	80041e8 <__aeabi_dcmpgt>
 800c298:	b960      	cbnz	r0, 800c2b4 <log+0x44>
 800c29a:	2200      	movs	r2, #0
 800c29c:	2300      	movs	r3, #0
 800c29e:	4620      	mov	r0, r4
 800c2a0:	4629      	mov	r1, r5
 800c2a2:	f7f7 ff79 	bl	8004198 <__aeabi_dcmpeq>
 800c2a6:	b140      	cbz	r0, 800c2ba <log+0x4a>
 800c2a8:	f7ff fd82 	bl	800bdb0 <__errno>
 800c2ac:	2322      	movs	r3, #34	@ 0x22
 800c2ae:	2600      	movs	r6, #0
 800c2b0:	4f06      	ldr	r7, [pc, #24]	@ (800c2cc <log+0x5c>)
 800c2b2:	6003      	str	r3, [r0, #0]
 800c2b4:	4630      	mov	r0, r6
 800c2b6:	4639      	mov	r1, r7
 800c2b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2ba:	f7ff fd79 	bl	800bdb0 <__errno>
 800c2be:	2321      	movs	r3, #33	@ 0x21
 800c2c0:	6003      	str	r3, [r0, #0]
 800c2c2:	4803      	ldr	r0, [pc, #12]	@ (800c2d0 <log+0x60>)
 800c2c4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c2c8:	f000 b804 	b.w	800c2d4 <nan>
 800c2cc:	fff00000 	.word	0xfff00000
 800c2d0:	0800c673 	.word	0x0800c673

0800c2d4 <nan>:
 800c2d4:	2000      	movs	r0, #0
 800c2d6:	4901      	ldr	r1, [pc, #4]	@ (800c2dc <nan+0x8>)
 800c2d8:	4770      	bx	lr
 800c2da:	bf00      	nop
 800c2dc:	7ff80000 	.word	0x7ff80000

0800c2e0 <__ieee754_log>:
 800c2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2e4:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800c2e8:	4602      	mov	r2, r0
 800c2ea:	460b      	mov	r3, r1
 800c2ec:	460d      	mov	r5, r1
 800c2ee:	b087      	sub	sp, #28
 800c2f0:	da24      	bge.n	800c33c <__ieee754_log+0x5c>
 800c2f2:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 800c2f6:	4304      	orrs	r4, r0
 800c2f8:	d108      	bne.n	800c30c <__ieee754_log+0x2c>
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	2000      	movs	r0, #0
 800c300:	49cb      	ldr	r1, [pc, #812]	@ (800c630 <__ieee754_log+0x350>)
 800c302:	f7f7 fe0b 	bl	8003f1c <__aeabi_ddiv>
 800c306:	b007      	add	sp, #28
 800c308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c30c:	2900      	cmp	r1, #0
 800c30e:	da04      	bge.n	800c31a <__ieee754_log+0x3a>
 800c310:	f7f7 fb22 	bl	8003958 <__aeabi_dsub>
 800c314:	2200      	movs	r2, #0
 800c316:	2300      	movs	r3, #0
 800c318:	e7f3      	b.n	800c302 <__ieee754_log+0x22>
 800c31a:	2200      	movs	r2, #0
 800c31c:	4bc5      	ldr	r3, [pc, #788]	@ (800c634 <__ieee754_log+0x354>)
 800c31e:	f7f7 fcd3 	bl	8003cc8 <__aeabi_dmul>
 800c322:	460b      	mov	r3, r1
 800c324:	460d      	mov	r5, r1
 800c326:	4602      	mov	r2, r0
 800c328:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 800c32c:	48c2      	ldr	r0, [pc, #776]	@ (800c638 <__ieee754_log+0x358>)
 800c32e:	4285      	cmp	r5, r0
 800c330:	dd06      	ble.n	800c340 <__ieee754_log+0x60>
 800c332:	4610      	mov	r0, r2
 800c334:	4619      	mov	r1, r3
 800c336:	f7f7 fb11 	bl	800395c <__adddf3>
 800c33a:	e7e4      	b.n	800c306 <__ieee754_log+0x26>
 800c33c:	2100      	movs	r1, #0
 800c33e:	e7f5      	b.n	800c32c <__ieee754_log+0x4c>
 800c340:	152c      	asrs	r4, r5, #20
 800c342:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800c346:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800c34a:	440c      	add	r4, r1
 800c34c:	f505 2115 	add.w	r1, r5, #610304	@ 0x95000
 800c350:	f601 7164 	addw	r1, r1, #3940	@ 0xf64
 800c354:	f401 1680 	and.w	r6, r1, #1048576	@ 0x100000
 800c358:	f086 517f 	eor.w	r1, r6, #1069547520	@ 0x3fc00000
 800c35c:	f481 1140 	eor.w	r1, r1, #3145728	@ 0x300000
 800c360:	ea41 0305 	orr.w	r3, r1, r5
 800c364:	4610      	mov	r0, r2
 800c366:	4619      	mov	r1, r3
 800c368:	2200      	movs	r2, #0
 800c36a:	4bb4      	ldr	r3, [pc, #720]	@ (800c63c <__ieee754_log+0x35c>)
 800c36c:	f7f7 faf4 	bl	8003958 <__aeabi_dsub>
 800c370:	1cab      	adds	r3, r5, #2
 800c372:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c376:	2b02      	cmp	r3, #2
 800c378:	4682      	mov	sl, r0
 800c37a:	468b      	mov	fp, r1
 800c37c:	f04f 0200 	mov.w	r2, #0
 800c380:	eb04 5416 	add.w	r4, r4, r6, lsr #20
 800c384:	dc53      	bgt.n	800c42e <__ieee754_log+0x14e>
 800c386:	2300      	movs	r3, #0
 800c388:	f7f7 ff06 	bl	8004198 <__aeabi_dcmpeq>
 800c38c:	b1d0      	cbz	r0, 800c3c4 <__ieee754_log+0xe4>
 800c38e:	2c00      	cmp	r4, #0
 800c390:	f000 8120 	beq.w	800c5d4 <__ieee754_log+0x2f4>
 800c394:	4620      	mov	r0, r4
 800c396:	f7f7 fc2d 	bl	8003bf4 <__aeabi_i2d>
 800c39a:	a391      	add	r3, pc, #580	@ (adr r3, 800c5e0 <__ieee754_log+0x300>)
 800c39c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3a0:	4606      	mov	r6, r0
 800c3a2:	460f      	mov	r7, r1
 800c3a4:	f7f7 fc90 	bl	8003cc8 <__aeabi_dmul>
 800c3a8:	a38f      	add	r3, pc, #572	@ (adr r3, 800c5e8 <__ieee754_log+0x308>)
 800c3aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ae:	4604      	mov	r4, r0
 800c3b0:	460d      	mov	r5, r1
 800c3b2:	4630      	mov	r0, r6
 800c3b4:	4639      	mov	r1, r7
 800c3b6:	f7f7 fc87 	bl	8003cc8 <__aeabi_dmul>
 800c3ba:	4602      	mov	r2, r0
 800c3bc:	460b      	mov	r3, r1
 800c3be:	4620      	mov	r0, r4
 800c3c0:	4629      	mov	r1, r5
 800c3c2:	e7b8      	b.n	800c336 <__ieee754_log+0x56>
 800c3c4:	a38a      	add	r3, pc, #552	@ (adr r3, 800c5f0 <__ieee754_log+0x310>)
 800c3c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ca:	4650      	mov	r0, sl
 800c3cc:	4659      	mov	r1, fp
 800c3ce:	f7f7 fc7b 	bl	8003cc8 <__aeabi_dmul>
 800c3d2:	4602      	mov	r2, r0
 800c3d4:	460b      	mov	r3, r1
 800c3d6:	2000      	movs	r0, #0
 800c3d8:	4999      	ldr	r1, [pc, #612]	@ (800c640 <__ieee754_log+0x360>)
 800c3da:	f7f7 fabd 	bl	8003958 <__aeabi_dsub>
 800c3de:	4652      	mov	r2, sl
 800c3e0:	4606      	mov	r6, r0
 800c3e2:	460f      	mov	r7, r1
 800c3e4:	465b      	mov	r3, fp
 800c3e6:	4650      	mov	r0, sl
 800c3e8:	4659      	mov	r1, fp
 800c3ea:	f7f7 fc6d 	bl	8003cc8 <__aeabi_dmul>
 800c3ee:	4602      	mov	r2, r0
 800c3f0:	460b      	mov	r3, r1
 800c3f2:	4630      	mov	r0, r6
 800c3f4:	4639      	mov	r1, r7
 800c3f6:	f7f7 fc67 	bl	8003cc8 <__aeabi_dmul>
 800c3fa:	4606      	mov	r6, r0
 800c3fc:	460f      	mov	r7, r1
 800c3fe:	b914      	cbnz	r4, 800c406 <__ieee754_log+0x126>
 800c400:	4632      	mov	r2, r6
 800c402:	463b      	mov	r3, r7
 800c404:	e0a0      	b.n	800c548 <__ieee754_log+0x268>
 800c406:	4620      	mov	r0, r4
 800c408:	f7f7 fbf4 	bl	8003bf4 <__aeabi_i2d>
 800c40c:	a374      	add	r3, pc, #464	@ (adr r3, 800c5e0 <__ieee754_log+0x300>)
 800c40e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c412:	4680      	mov	r8, r0
 800c414:	4689      	mov	r9, r1
 800c416:	f7f7 fc57 	bl	8003cc8 <__aeabi_dmul>
 800c41a:	a373      	add	r3, pc, #460	@ (adr r3, 800c5e8 <__ieee754_log+0x308>)
 800c41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c420:	4604      	mov	r4, r0
 800c422:	460d      	mov	r5, r1
 800c424:	4640      	mov	r0, r8
 800c426:	4649      	mov	r1, r9
 800c428:	f7f7 fc4e 	bl	8003cc8 <__aeabi_dmul>
 800c42c:	e0a5      	b.n	800c57a <__ieee754_log+0x29a>
 800c42e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c432:	f7f7 fa93 	bl	800395c <__adddf3>
 800c436:	4602      	mov	r2, r0
 800c438:	460b      	mov	r3, r1
 800c43a:	4650      	mov	r0, sl
 800c43c:	4659      	mov	r1, fp
 800c43e:	f7f7 fd6d 	bl	8003f1c <__aeabi_ddiv>
 800c442:	e9cd 0100 	strd	r0, r1, [sp]
 800c446:	4620      	mov	r0, r4
 800c448:	f7f7 fbd4 	bl	8003bf4 <__aeabi_i2d>
 800c44c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c450:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c454:	4610      	mov	r0, r2
 800c456:	4619      	mov	r1, r3
 800c458:	f7f7 fc36 	bl	8003cc8 <__aeabi_dmul>
 800c45c:	4602      	mov	r2, r0
 800c45e:	460b      	mov	r3, r1
 800c460:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c464:	f7f7 fc30 	bl	8003cc8 <__aeabi_dmul>
 800c468:	a363      	add	r3, pc, #396	@ (adr r3, 800c5f8 <__ieee754_log+0x318>)
 800c46a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c46e:	4680      	mov	r8, r0
 800c470:	4689      	mov	r9, r1
 800c472:	f7f7 fc29 	bl	8003cc8 <__aeabi_dmul>
 800c476:	a362      	add	r3, pc, #392	@ (adr r3, 800c600 <__ieee754_log+0x320>)
 800c478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c47c:	f7f7 fa6e 	bl	800395c <__adddf3>
 800c480:	4642      	mov	r2, r8
 800c482:	464b      	mov	r3, r9
 800c484:	f7f7 fc20 	bl	8003cc8 <__aeabi_dmul>
 800c488:	a35f      	add	r3, pc, #380	@ (adr r3, 800c608 <__ieee754_log+0x328>)
 800c48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c48e:	f7f7 fa65 	bl	800395c <__adddf3>
 800c492:	4642      	mov	r2, r8
 800c494:	464b      	mov	r3, r9
 800c496:	f7f7 fc17 	bl	8003cc8 <__aeabi_dmul>
 800c49a:	a35d      	add	r3, pc, #372	@ (adr r3, 800c610 <__ieee754_log+0x330>)
 800c49c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4a0:	f7f7 fa5c 	bl	800395c <__adddf3>
 800c4a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c4a8:	f7f7 fc0e 	bl	8003cc8 <__aeabi_dmul>
 800c4ac:	a35a      	add	r3, pc, #360	@ (adr r3, 800c618 <__ieee754_log+0x338>)
 800c4ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c4b6:	4640      	mov	r0, r8
 800c4b8:	4649      	mov	r1, r9
 800c4ba:	f7f7 fc05 	bl	8003cc8 <__aeabi_dmul>
 800c4be:	a358      	add	r3, pc, #352	@ (adr r3, 800c620 <__ieee754_log+0x340>)
 800c4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4c4:	f7f7 fa4a 	bl	800395c <__adddf3>
 800c4c8:	4642      	mov	r2, r8
 800c4ca:	464b      	mov	r3, r9
 800c4cc:	f7f7 fbfc 	bl	8003cc8 <__aeabi_dmul>
 800c4d0:	a355      	add	r3, pc, #340	@ (adr r3, 800c628 <__ieee754_log+0x348>)
 800c4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4d6:	f7f7 fa41 	bl	800395c <__adddf3>
 800c4da:	4642      	mov	r2, r8
 800c4dc:	464b      	mov	r3, r9
 800c4de:	f7f7 fbf3 	bl	8003cc8 <__aeabi_dmul>
 800c4e2:	4602      	mov	r2, r0
 800c4e4:	460b      	mov	r3, r1
 800c4e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4ea:	f7f7 fa37 	bl	800395c <__adddf3>
 800c4ee:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800c4f2:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800c4f6:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800c4fa:	3551      	adds	r5, #81	@ 0x51
 800c4fc:	4335      	orrs	r5, r6
 800c4fe:	2d00      	cmp	r5, #0
 800c500:	4680      	mov	r8, r0
 800c502:	4689      	mov	r9, r1
 800c504:	dd48      	ble.n	800c598 <__ieee754_log+0x2b8>
 800c506:	2200      	movs	r2, #0
 800c508:	4b4d      	ldr	r3, [pc, #308]	@ (800c640 <__ieee754_log+0x360>)
 800c50a:	4650      	mov	r0, sl
 800c50c:	4659      	mov	r1, fp
 800c50e:	f7f7 fbdb 	bl	8003cc8 <__aeabi_dmul>
 800c512:	4652      	mov	r2, sl
 800c514:	465b      	mov	r3, fp
 800c516:	f7f7 fbd7 	bl	8003cc8 <__aeabi_dmul>
 800c51a:	4602      	mov	r2, r0
 800c51c:	460b      	mov	r3, r1
 800c51e:	4606      	mov	r6, r0
 800c520:	460f      	mov	r7, r1
 800c522:	4640      	mov	r0, r8
 800c524:	4649      	mov	r1, r9
 800c526:	f7f7 fa19 	bl	800395c <__adddf3>
 800c52a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c52e:	f7f7 fbcb 	bl	8003cc8 <__aeabi_dmul>
 800c532:	4680      	mov	r8, r0
 800c534:	4689      	mov	r9, r1
 800c536:	b964      	cbnz	r4, 800c552 <__ieee754_log+0x272>
 800c538:	4602      	mov	r2, r0
 800c53a:	460b      	mov	r3, r1
 800c53c:	4630      	mov	r0, r6
 800c53e:	4639      	mov	r1, r7
 800c540:	f7f7 fa0a 	bl	8003958 <__aeabi_dsub>
 800c544:	4602      	mov	r2, r0
 800c546:	460b      	mov	r3, r1
 800c548:	4650      	mov	r0, sl
 800c54a:	4659      	mov	r1, fp
 800c54c:	f7f7 fa04 	bl	8003958 <__aeabi_dsub>
 800c550:	e6d9      	b.n	800c306 <__ieee754_log+0x26>
 800c552:	a323      	add	r3, pc, #140	@ (adr r3, 800c5e0 <__ieee754_log+0x300>)
 800c554:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c558:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c55c:	f7f7 fbb4 	bl	8003cc8 <__aeabi_dmul>
 800c560:	a321      	add	r3, pc, #132	@ (adr r3, 800c5e8 <__ieee754_log+0x308>)
 800c562:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c566:	4604      	mov	r4, r0
 800c568:	460d      	mov	r5, r1
 800c56a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c56e:	f7f7 fbab 	bl	8003cc8 <__aeabi_dmul>
 800c572:	4642      	mov	r2, r8
 800c574:	464b      	mov	r3, r9
 800c576:	f7f7 f9f1 	bl	800395c <__adddf3>
 800c57a:	4602      	mov	r2, r0
 800c57c:	460b      	mov	r3, r1
 800c57e:	4630      	mov	r0, r6
 800c580:	4639      	mov	r1, r7
 800c582:	f7f7 f9e9 	bl	8003958 <__aeabi_dsub>
 800c586:	4652      	mov	r2, sl
 800c588:	465b      	mov	r3, fp
 800c58a:	f7f7 f9e5 	bl	8003958 <__aeabi_dsub>
 800c58e:	4602      	mov	r2, r0
 800c590:	460b      	mov	r3, r1
 800c592:	4620      	mov	r0, r4
 800c594:	4629      	mov	r1, r5
 800c596:	e7d9      	b.n	800c54c <__ieee754_log+0x26c>
 800c598:	4602      	mov	r2, r0
 800c59a:	460b      	mov	r3, r1
 800c59c:	4650      	mov	r0, sl
 800c59e:	4659      	mov	r1, fp
 800c5a0:	f7f7 f9da 	bl	8003958 <__aeabi_dsub>
 800c5a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c5a8:	f7f7 fb8e 	bl	8003cc8 <__aeabi_dmul>
 800c5ac:	4606      	mov	r6, r0
 800c5ae:	460f      	mov	r7, r1
 800c5b0:	2c00      	cmp	r4, #0
 800c5b2:	f43f af25 	beq.w	800c400 <__ieee754_log+0x120>
 800c5b6:	a30a      	add	r3, pc, #40	@ (adr r3, 800c5e0 <__ieee754_log+0x300>)
 800c5b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c5c0:	f7f7 fb82 	bl	8003cc8 <__aeabi_dmul>
 800c5c4:	a308      	add	r3, pc, #32	@ (adr r3, 800c5e8 <__ieee754_log+0x308>)
 800c5c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ca:	4604      	mov	r4, r0
 800c5cc:	460d      	mov	r5, r1
 800c5ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c5d2:	e729      	b.n	800c428 <__ieee754_log+0x148>
 800c5d4:	2000      	movs	r0, #0
 800c5d6:	2100      	movs	r1, #0
 800c5d8:	e695      	b.n	800c306 <__ieee754_log+0x26>
 800c5da:	bf00      	nop
 800c5dc:	f3af 8000 	nop.w
 800c5e0:	fee00000 	.word	0xfee00000
 800c5e4:	3fe62e42 	.word	0x3fe62e42
 800c5e8:	35793c76 	.word	0x35793c76
 800c5ec:	3dea39ef 	.word	0x3dea39ef
 800c5f0:	55555555 	.word	0x55555555
 800c5f4:	3fd55555 	.word	0x3fd55555
 800c5f8:	df3e5244 	.word	0xdf3e5244
 800c5fc:	3fc2f112 	.word	0x3fc2f112
 800c600:	96cb03de 	.word	0x96cb03de
 800c604:	3fc74664 	.word	0x3fc74664
 800c608:	94229359 	.word	0x94229359
 800c60c:	3fd24924 	.word	0x3fd24924
 800c610:	55555593 	.word	0x55555593
 800c614:	3fe55555 	.word	0x3fe55555
 800c618:	d078c69f 	.word	0xd078c69f
 800c61c:	3fc39a09 	.word	0x3fc39a09
 800c620:	1d8e78af 	.word	0x1d8e78af
 800c624:	3fcc71c5 	.word	0x3fcc71c5
 800c628:	9997fa04 	.word	0x9997fa04
 800c62c:	3fd99999 	.word	0x3fd99999
 800c630:	c3500000 	.word	0xc3500000
 800c634:	43500000 	.word	0x43500000
 800c638:	7fefffff 	.word	0x7fefffff
 800c63c:	3ff00000 	.word	0x3ff00000
 800c640:	3fe00000 	.word	0x3fe00000

0800c644 <_init>:
 800c644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c646:	bf00      	nop
 800c648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c64a:	bc08      	pop	{r3}
 800c64c:	469e      	mov	lr, r3
 800c64e:	4770      	bx	lr

0800c650 <_fini>:
 800c650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c652:	bf00      	nop
 800c654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c656:	bc08      	pop	{r3}
 800c658:	469e      	mov	lr, r3
 800c65a:	4770      	bx	lr
