```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out
);

    // Simplified Sum-of-Products expression:
    // out = (a' & c' & d') | (b' & d' & c) | (a & b & d) | (a & c' & d')
    assign out = (~a & ~c & ~d) | (~b & ~c & d) | (a & b & d) | (a & ~c & ~d);

endmodule
```