Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Nov 20 22:27:38 2023
| Host         : FranciscoLenovo running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  105         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (105)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (285)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (105)
--------------------------
 There are 105 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (285)
--------------------------------------------------
 There are 285 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  289          inf        0.000                      0                  289           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           289 Endpoints
Min Delay           289 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[7][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.115ns  (logic 3.107ns (27.953%)  route 8.008ns (72.047%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=23, routed)          0.855     1.333    _ControlUnit/_Operation[2]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.323     1.656 r  _ControlUnit/_CurrentState[0]_i_2/O
                         net (fo=113, routed)         1.876     3.533    _Datapath/_Mem/o_Output_reg[24]_0
    SLICE_X41Y70         LUT3 (Prop_lut3_I1_O)        0.332     3.865 r  _Datapath/_Mem/o_Output[24]_i_4/O
                         net (fo=59, routed)          1.497     5.362    _Datapath/_Mem/o_Output[24]_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.957 r  _Datapath/_Mem/_Memory_reg[12][5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.957    _Datapath/_Mem/_Memory_reg[12][5]_i_11_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.074 r  _Datapath/_Mem/_Memory_reg[12][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.074    _Datapath/_Mem/_Memory_reg[12][5]_i_12_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.191 r  _Datapath/_Mem/_Memory_reg[20][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.191    _Datapath/_Mem/_Memory_reg[20][6]_i_35_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.308 r  _Datapath/_Mem/_Memory_reg[20][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.308    _ControlUnit/CO[0]
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.425 r  _ControlUnit/_Memory_reg[20][6]_i_77/CO[3]
                         net (fo=1, routed)           0.009     6.434    _ControlUnit/_Memory_reg[20][6]_i_77_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.663 r  _ControlUnit/_Memory_reg[20][6]_i_37/CO[2]
                         net (fo=1, routed)           0.843     7.506    _ControlUnit/_Memory_reg[20][6]_i_37_n_1
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.310     7.816 r  _ControlUnit/_Memory[20][6]_i_39/O
                         net (fo=10, routed)          1.455     9.270    _Datapath/_Mem/_Memory[20][6]_i_5_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I0_O)        0.124     9.394 f  _Datapath/_Mem/_Memory[7][6]_i_5/O
                         net (fo=1, routed)           1.025    10.420    _Datapath/_Mem/_Memory[7][6]_i_5_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.544 r  _Datapath/_Mem/_Memory[7][6]_i_2/O
                         net (fo=1, routed)           0.447    10.991    _ControlUnit/_Memory_reg[7][6]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I2_O)        0.124    11.115 r  _ControlUnit/_Memory[7][6]_i_1/O
                         net (fo=1, routed)           0.000    11.115    _Datapath/_Mem/_Memory_reg[7][6]_1
    SLICE_X41Y69         FDRE                                         r  _Datapath/_Mem/_Memory_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[6][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.083ns  (logic 3.107ns (28.034%)  route 7.976ns (71.966%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=23, routed)          0.855     1.333    _ControlUnit/_Operation[2]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.323     1.656 r  _ControlUnit/_CurrentState[0]_i_2/O
                         net (fo=113, routed)         1.876     3.533    _Datapath/_Mem/o_Output_reg[24]_0
    SLICE_X41Y70         LUT3 (Prop_lut3_I1_O)        0.332     3.865 r  _Datapath/_Mem/o_Output[24]_i_4/O
                         net (fo=59, routed)          1.497     5.362    _Datapath/_Mem/o_Output[24]_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.957 r  _Datapath/_Mem/_Memory_reg[12][5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.957    _Datapath/_Mem/_Memory_reg[12][5]_i_11_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.074 r  _Datapath/_Mem/_Memory_reg[12][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.074    _Datapath/_Mem/_Memory_reg[12][5]_i_12_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.191 r  _Datapath/_Mem/_Memory_reg[20][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.191    _Datapath/_Mem/_Memory_reg[20][6]_i_35_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.308 r  _Datapath/_Mem/_Memory_reg[20][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.308    _ControlUnit/CO[0]
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.425 r  _ControlUnit/_Memory_reg[20][6]_i_77/CO[3]
                         net (fo=1, routed)           0.009     6.434    _ControlUnit/_Memory_reg[20][6]_i_77_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.663 r  _ControlUnit/_Memory_reg[20][6]_i_37/CO[2]
                         net (fo=1, routed)           0.843     7.506    _ControlUnit/_Memory_reg[20][6]_i_37_n_1
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.310     7.816 r  _ControlUnit/_Memory[20][6]_i_39/O
                         net (fo=10, routed)          1.399     9.215    _Datapath/_Mem/_Memory[20][6]_i_5_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I0_O)        0.124     9.339 f  _Datapath/_Mem/_Memory[6][5]_i_3/O
                         net (fo=1, routed)           1.044    10.383    _Datapath/_Mem/_Memory[6][5]_i_3_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.507 r  _Datapath/_Mem/_Memory[6][5]_i_2/O
                         net (fo=1, routed)           0.452    10.959    _ControlUnit/_Memory_reg[6][5]_0
    SLICE_X38Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.083 r  _ControlUnit/_Memory[6][5]_i_1/O
                         net (fo=1, routed)           0.000    11.083    _Datapath/_Mem/_Memory_reg[6][5]_1
    SLICE_X38Y67         FDRE                                         r  _Datapath/_Mem/_Memory_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[12][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.074ns  (logic 3.107ns (28.057%)  route 7.967ns (71.943%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=23, routed)          0.855     1.333    _ControlUnit/_Operation[2]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.323     1.656 r  _ControlUnit/_CurrentState[0]_i_2/O
                         net (fo=113, routed)         1.876     3.533    _Datapath/_Mem/o_Output_reg[24]_0
    SLICE_X41Y70         LUT3 (Prop_lut3_I1_O)        0.332     3.865 r  _Datapath/_Mem/o_Output[24]_i_4/O
                         net (fo=59, routed)          1.497     5.362    _Datapath/_Mem/o_Output[24]_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.957 r  _Datapath/_Mem/_Memory_reg[12][5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.957    _Datapath/_Mem/_Memory_reg[12][5]_i_11_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.074 r  _Datapath/_Mem/_Memory_reg[12][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.074    _Datapath/_Mem/_Memory_reg[12][5]_i_12_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.191 r  _Datapath/_Mem/_Memory_reg[20][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.191    _Datapath/_Mem/_Memory_reg[20][6]_i_35_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.308 r  _Datapath/_Mem/_Memory_reg[20][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.308    _ControlUnit/CO[0]
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.425 r  _ControlUnit/_Memory_reg[20][6]_i_77/CO[3]
                         net (fo=1, routed)           0.009     6.434    _ControlUnit/_Memory_reg[20][6]_i_77_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.663 r  _ControlUnit/_Memory_reg[20][6]_i_37/CO[2]
                         net (fo=1, routed)           0.843     7.506    _ControlUnit/_Memory_reg[20][6]_i_37_n_1
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.310     7.816 r  _ControlUnit/_Memory[20][6]_i_39/O
                         net (fo=10, routed)          1.098     8.914    _Datapath/_Mem/_Memory[20][6]_i_5_0
    SLICE_X33Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.038 f  _Datapath/_Mem/_Memory[20][6]_i_17/O
                         net (fo=2, routed)           0.960     9.997    _Datapath/_Mem/_Memory[20][6]_i_17_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.121 f  _Datapath/_Mem/_Memory[12][5]_i_5/O
                         net (fo=1, routed)           0.829    10.950    _Datapath/_Mem/_Memory[12][5]_i_5_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I3_O)        0.124    11.074 r  _Datapath/_Mem/_Memory[12][5]_i_1/O
                         net (fo=1, routed)           0.000    11.074    _Datapath/_Mem/_Memory[12][5]_i_1_n_0
    SLICE_X39Y69         FDRE                                         r  _Datapath/_Mem/_Memory_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[20][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.050ns  (logic 3.107ns (28.118%)  route 7.943ns (71.882%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=23, routed)          0.855     1.333    _ControlUnit/_Operation[2]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.323     1.656 r  _ControlUnit/_CurrentState[0]_i_2/O
                         net (fo=113, routed)         1.876     3.533    _Datapath/_Mem/o_Output_reg[24]_0
    SLICE_X41Y70         LUT3 (Prop_lut3_I1_O)        0.332     3.865 r  _Datapath/_Mem/o_Output[24]_i_4/O
                         net (fo=59, routed)          1.497     5.362    _Datapath/_Mem/o_Output[24]_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.957 r  _Datapath/_Mem/_Memory_reg[12][5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.957    _Datapath/_Mem/_Memory_reg[12][5]_i_11_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.074 r  _Datapath/_Mem/_Memory_reg[12][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.074    _Datapath/_Mem/_Memory_reg[12][5]_i_12_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.191 r  _Datapath/_Mem/_Memory_reg[20][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.191    _Datapath/_Mem/_Memory_reg[20][6]_i_35_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.308 r  _Datapath/_Mem/_Memory_reg[20][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.308    _ControlUnit/CO[0]
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.425 r  _ControlUnit/_Memory_reg[20][6]_i_77/CO[3]
                         net (fo=1, routed)           0.009     6.434    _ControlUnit/_Memory_reg[20][6]_i_77_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.663 f  _ControlUnit/_Memory_reg[20][6]_i_37/CO[2]
                         net (fo=1, routed)           0.843     7.506    _ControlUnit/_Memory_reg[20][6]_i_37_n_1
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.310     7.816 f  _ControlUnit/_Memory[20][6]_i_39/O
                         net (fo=10, routed)          1.465     9.280    _Datapath/_Mem/_Memory[20][6]_i_5_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I0_O)        0.124     9.404 r  _Datapath/_Mem/_Memory[20][6]_i_21/O
                         net (fo=1, routed)           0.801    10.206    _Datapath/_Mem/_Memory[20][6]_i_21_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I3_O)        0.124    10.330 r  _Datapath/_Mem/_Memory[20][6]_i_5/O
                         net (fo=1, routed)           0.596    10.926    _Datapath/_Mem/_Memory[20][6]_i_5_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I3_O)        0.124    11.050 r  _Datapath/_Mem/_Memory[20][6]_i_1/O
                         net (fo=1, routed)           0.000    11.050    _Datapath/_Mem/_Memory[20][6]_i_1_n_0
    SLICE_X38Y70         FDRE                                         r  _Datapath/_Mem/_Memory_reg[20][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[16][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.905ns  (logic 3.107ns (28.493%)  route 7.798ns (71.507%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=23, routed)          0.855     1.333    _ControlUnit/_Operation[2]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.323     1.656 r  _ControlUnit/_CurrentState[0]_i_2/O
                         net (fo=113, routed)         1.876     3.533    _Datapath/_Mem/o_Output_reg[24]_0
    SLICE_X41Y70         LUT3 (Prop_lut3_I1_O)        0.332     3.865 r  _Datapath/_Mem/o_Output[24]_i_4/O
                         net (fo=59, routed)          1.497     5.362    _Datapath/_Mem/o_Output[24]_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.957 r  _Datapath/_Mem/_Memory_reg[12][5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.957    _Datapath/_Mem/_Memory_reg[12][5]_i_11_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.074 r  _Datapath/_Mem/_Memory_reg[12][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.074    _Datapath/_Mem/_Memory_reg[12][5]_i_12_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.191 r  _Datapath/_Mem/_Memory_reg[20][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.191    _Datapath/_Mem/_Memory_reg[20][6]_i_35_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.308 r  _Datapath/_Mem/_Memory_reg[20][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.308    _ControlUnit/CO[0]
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.425 r  _ControlUnit/_Memory_reg[20][6]_i_77/CO[3]
                         net (fo=1, routed)           0.009     6.434    _ControlUnit/_Memory_reg[20][6]_i_77_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.663 r  _ControlUnit/_Memory_reg[20][6]_i_37/CO[2]
                         net (fo=1, routed)           0.843     7.506    _ControlUnit/_Memory_reg[20][6]_i_37_n_1
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.310     7.816 r  _ControlUnit/_Memory[20][6]_i_39/O
                         net (fo=10, routed)          1.282     9.098    _Datapath/_Mem/_Memory[20][6]_i_5_0
    SLICE_X32Y69         LUT5 (Prop_lut5_I0_O)        0.124     9.222 f  _Datapath/_Mem/_Memory[16][5]_i_6/O
                         net (fo=1, routed)           1.032    10.254    _Datapath/_Mem/_Memory[16][5]_i_6_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.378 r  _Datapath/_Mem/_Memory[16][5]_i_2/O
                         net (fo=1, routed)           0.403    10.781    _ControlUnit/_Memory_reg[16][5]_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I2_O)        0.124    10.905 r  _ControlUnit/_Memory[16][5]_i_1/O
                         net (fo=1, routed)           0.000    10.905    _Datapath/_Mem/_Memory_reg[16][5]_1
    SLICE_X39Y69         FDRE                                         r  _Datapath/_Mem/_Memory_reg[16][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[11][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.862ns  (logic 3.107ns (28.604%)  route 7.755ns (71.396%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=23, routed)          0.855     1.333    _ControlUnit/_Operation[2]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.323     1.656 r  _ControlUnit/_CurrentState[0]_i_2/O
                         net (fo=113, routed)         1.876     3.533    _Datapath/_Mem/o_Output_reg[24]_0
    SLICE_X41Y70         LUT3 (Prop_lut3_I1_O)        0.332     3.865 r  _Datapath/_Mem/o_Output[24]_i_4/O
                         net (fo=59, routed)          1.497     5.362    _Datapath/_Mem/o_Output[24]_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.957 r  _Datapath/_Mem/_Memory_reg[12][5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.957    _Datapath/_Mem/_Memory_reg[12][5]_i_11_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.074 r  _Datapath/_Mem/_Memory_reg[12][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.074    _Datapath/_Mem/_Memory_reg[12][5]_i_12_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.191 r  _Datapath/_Mem/_Memory_reg[20][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.191    _Datapath/_Mem/_Memory_reg[20][6]_i_35_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.308 r  _Datapath/_Mem/_Memory_reg[20][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.308    _ControlUnit/CO[0]
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.425 r  _ControlUnit/_Memory_reg[20][6]_i_77/CO[3]
                         net (fo=1, routed)           0.009     6.434    _ControlUnit/_Memory_reg[20][6]_i_77_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.663 r  _ControlUnit/_Memory_reg[20][6]_i_37/CO[2]
                         net (fo=1, routed)           0.843     7.506    _ControlUnit/_Memory_reg[20][6]_i_37_n_1
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.310     7.816 r  _ControlUnit/_Memory[20][6]_i_39/O
                         net (fo=10, routed)          1.279     9.095    _Datapath/_Mem/_Memory[20][6]_i_5_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.219 f  _Datapath/_Mem/_Memory[11][6]_i_5/O
                         net (fo=1, routed)           0.974    10.193    _Datapath/_Mem/_Memory[11][6]_i_5_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.317 r  _Datapath/_Mem/_Memory[11][6]_i_2/O
                         net (fo=1, routed)           0.422    10.738    _ControlUnit/_Memory_reg[11][6]_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I2_O)        0.124    10.862 r  _ControlUnit/_Memory[11][6]_i_1/O
                         net (fo=1, routed)           0.000    10.862    _Datapath/_Mem/_Memory_reg[11][6]_1
    SLICE_X40Y68         FDRE                                         r  _Datapath/_Mem/_Memory_reg[11][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[3][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.850ns  (logic 3.197ns (29.465%)  route 7.653ns (70.535%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=23, routed)          0.855     1.333    _ControlUnit/_Operation[2]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.323     1.656 r  _ControlUnit/_CurrentState[0]_i_2/O
                         net (fo=113, routed)         1.876     3.533    _Datapath/_Mem/o_Output_reg[24]_0
    SLICE_X41Y70         LUT3 (Prop_lut3_I1_O)        0.332     3.865 r  _Datapath/_Mem/o_Output[24]_i_4/O
                         net (fo=59, routed)          1.497     5.362    _Datapath/_Mem/o_Output[24]_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.957 r  _Datapath/_Mem/_Memory_reg[12][5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.957    _Datapath/_Mem/_Memory_reg[12][5]_i_11_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.074 r  _Datapath/_Mem/_Memory_reg[12][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.074    _Datapath/_Mem/_Memory_reg[12][5]_i_12_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.191 r  _Datapath/_Mem/_Memory_reg[20][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.191    _Datapath/_Mem/_Memory_reg[20][6]_i_35_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.308 r  _Datapath/_Mem/_Memory_reg[20][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.308    _ControlUnit/CO[0]
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.425 r  _ControlUnit/_Memory_reg[20][6]_i_77/CO[3]
                         net (fo=1, routed)           0.009     6.434    _ControlUnit/_Memory_reg[20][6]_i_77_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.757 r  _ControlUnit/_Memory_reg[20][6]_i_37/O[1]
                         net (fo=2, routed)           0.447     7.204    _Datapath/_Mem/_Memory[20][6]_i_3_0[0]
    SLICE_X33Y73         LUT4 (Prop_lut4_I0_O)        0.306     7.510 f  _Datapath/_Mem/_Memory[20][6]_i_44/O
                         net (fo=9, routed)           1.666     9.176    _Datapath/_Mem/_Memory[20][6]_i_44_n_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.300 f  _Datapath/_Mem/_Memory[3][6]_i_5/O
                         net (fo=1, routed)           0.725    10.025    _Datapath/_Mem/_Memory[3][6]_i_5_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I3_O)        0.124    10.149 r  _Datapath/_Mem/_Memory[3][6]_i_2/O
                         net (fo=1, routed)           0.577    10.726    _ControlUnit/_Memory_reg[3][6]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I2_O)        0.124    10.850 r  _ControlUnit/_Memory[3][6]_i_1/O
                         net (fo=1, routed)           0.000    10.850    _Datapath/_Mem/_Memory_reg[3][6]_1
    SLICE_X41Y69         FDRE                                         r  _Datapath/_Mem/_Memory_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[4][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.844ns  (logic 3.107ns (28.653%)  route 7.737ns (71.347%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=23, routed)          0.855     1.333    _ControlUnit/_Operation[2]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.323     1.656 r  _ControlUnit/_CurrentState[0]_i_2/O
                         net (fo=113, routed)         1.876     3.533    _Datapath/_Mem/o_Output_reg[24]_0
    SLICE_X41Y70         LUT3 (Prop_lut3_I1_O)        0.332     3.865 r  _Datapath/_Mem/o_Output[24]_i_4/O
                         net (fo=59, routed)          1.497     5.362    _Datapath/_Mem/o_Output[24]_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.957 r  _Datapath/_Mem/_Memory_reg[12][5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.957    _Datapath/_Mem/_Memory_reg[12][5]_i_11_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.074 r  _Datapath/_Mem/_Memory_reg[12][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.074    _Datapath/_Mem/_Memory_reg[12][5]_i_12_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.191 r  _Datapath/_Mem/_Memory_reg[20][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.191    _Datapath/_Mem/_Memory_reg[20][6]_i_35_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.308 r  _Datapath/_Mem/_Memory_reg[20][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.308    _ControlUnit/CO[0]
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.425 r  _ControlUnit/_Memory_reg[20][6]_i_77/CO[3]
                         net (fo=1, routed)           0.009     6.434    _ControlUnit/_Memory_reg[20][6]_i_77_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.663 r  _ControlUnit/_Memory_reg[20][6]_i_37/CO[2]
                         net (fo=1, routed)           0.843     7.506    _ControlUnit/_Memory_reg[20][6]_i_37_n_1
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.310     7.816 r  _ControlUnit/_Memory[20][6]_i_39/O
                         net (fo=10, routed)          1.305     9.121    _Datapath/_Mem/_Memory[20][6]_i_5_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.245 f  _Datapath/_Mem/_Memory[4][5]_i_5/O
                         net (fo=1, routed)           0.706     9.951    _Datapath/_Mem/_Memory[4][5]_i_5_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I3_O)        0.124    10.075 r  _Datapath/_Mem/_Memory[4][5]_i_2/O
                         net (fo=1, routed)           0.644    10.720    _ControlUnit/_Memory_reg[4][5]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I2_O)        0.124    10.844 r  _ControlUnit/_Memory[4][5]_i_1/O
                         net (fo=1, routed)           0.000    10.844    _Datapath/_Mem/_Memory_reg[4][5]_1
    SLICE_X41Y69         FDRE                                         r  _Datapath/_Mem/_Memory_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[5][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.459ns  (logic 3.082ns (29.468%)  route 7.377ns (70.532%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=23, routed)          0.855     1.333    _ControlUnit/_Operation[2]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.323     1.656 r  _ControlUnit/_CurrentState[0]_i_2/O
                         net (fo=113, routed)         1.876     3.533    _Datapath/_Mem/o_Output_reg[24]_0
    SLICE_X41Y70         LUT3 (Prop_lut3_I1_O)        0.332     3.865 r  _Datapath/_Mem/o_Output[24]_i_4/O
                         net (fo=59, routed)          1.497     5.362    _Datapath/_Mem/o_Output[24]_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.957 r  _Datapath/_Mem/_Memory_reg[12][5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.957    _Datapath/_Mem/_Memory_reg[12][5]_i_11_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.074 r  _Datapath/_Mem/_Memory_reg[12][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.074    _Datapath/_Mem/_Memory_reg[12][5]_i_12_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.191 r  _Datapath/_Mem/_Memory_reg[20][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.191    _Datapath/_Mem/_Memory_reg[20][6]_i_35_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.308 r  _Datapath/_Mem/_Memory_reg[20][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.308    _ControlUnit/CO[0]
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.425 r  _ControlUnit/_Memory_reg[20][6]_i_77/CO[3]
                         net (fo=1, routed)           0.009     6.434    _ControlUnit/_Memory_reg[20][6]_i_77_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.653 r  _ControlUnit/_Memory_reg[20][6]_i_37/O[0]
                         net (fo=1, routed)           0.708     7.361    _ControlUnit/_Memory_reg[20][6]_i_37_n_7
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.295     7.656 r  _ControlUnit/_Memory[20][6]_i_38/O
                         net (fo=10, routed)          1.430     9.086    _Datapath/_Mem/_Memory[20][6]_i_5_1
    SLICE_X33Y68         LUT5 (Prop_lut5_I1_O)        0.124     9.210 f  _Datapath/_Mem/_Memory[5][6]_i_5/O
                         net (fo=1, routed)           0.657     9.867    _Datapath/_Mem/_Memory[5][6]_i_5_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  _Datapath/_Mem/_Memory[5][6]_i_2/O
                         net (fo=1, routed)           0.343    10.335    _ControlUnit/_Memory_reg[5][6]_0
    SLICE_X39Y68         LUT4 (Prop_lut4_I2_O)        0.124    10.459 r  _ControlUnit/_Memory[5][6]_i_1/O
                         net (fo=1, routed)           0.000    10.459    _Datapath/_Mem/_Memory_reg[5][6]_1
    SLICE_X39Y68         FDRE                                         r  _Datapath/_Mem/_Memory_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[8][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.369ns  (logic 3.107ns (29.964%)  route 7.262ns (70.036%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=23, routed)          0.855     1.333    _ControlUnit/_Operation[2]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.323     1.656 r  _ControlUnit/_CurrentState[0]_i_2/O
                         net (fo=113, routed)         1.876     3.533    _Datapath/_Mem/o_Output_reg[24]_0
    SLICE_X41Y70         LUT3 (Prop_lut3_I1_O)        0.332     3.865 r  _Datapath/_Mem/o_Output[24]_i_4/O
                         net (fo=59, routed)          1.497     5.362    _Datapath/_Mem/o_Output[24]_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.957 r  _Datapath/_Mem/_Memory_reg[12][5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.957    _Datapath/_Mem/_Memory_reg[12][5]_i_11_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.074 r  _Datapath/_Mem/_Memory_reg[12][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.074    _Datapath/_Mem/_Memory_reg[12][5]_i_12_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.191 r  _Datapath/_Mem/_Memory_reg[20][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.191    _Datapath/_Mem/_Memory_reg[20][6]_i_35_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.308 r  _Datapath/_Mem/_Memory_reg[20][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.308    _ControlUnit/CO[0]
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.425 r  _ControlUnit/_Memory_reg[20][6]_i_77/CO[3]
                         net (fo=1, routed)           0.009     6.434    _ControlUnit/_Memory_reg[20][6]_i_77_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.663 r  _ControlUnit/_Memory_reg[20][6]_i_37/CO[2]
                         net (fo=1, routed)           0.843     7.506    _ControlUnit/_Memory_reg[20][6]_i_37_n_1
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.310     7.816 r  _ControlUnit/_Memory[20][6]_i_39/O
                         net (fo=10, routed)          0.948     8.764    _Datapath/_Mem/_Memory[20][6]_i_5_0
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124     8.888 f  _Datapath/_Mem/_Memory[8][6]_i_5/O
                         net (fo=1, routed)           0.660     9.548    _Datapath/_Mem/_Memory[8][6]_i_5_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.672 r  _Datapath/_Mem/_Memory[8][6]_i_2/O
                         net (fo=1, routed)           0.573    10.245    _ControlUnit/_Memory_reg[8][6]_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I2_O)        0.124    10.369 r  _ControlUnit/_Memory[8][6]_i_1/O
                         net (fo=1, routed)           0.000    10.369    _Datapath/_Mem/_Memory_reg[8][6]_1
    SLICE_X39Y71         FDRE                                         r  _Datapath/_Mem/_Memory_reg[8][6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[28]/C
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _Datapath/_Mem/o_Output_reg[28]/Q
                         net (fo=1, routed)           0.110     0.251    _Datapath/_MemOut[28]
    SLICE_X40Y74         FDRE                                         r  _Datapath/_IReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[3]/C
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _Datapath/_Mem/o_Output_reg[3]/Q
                         net (fo=1, routed)           0.110     0.251    _Datapath/_MemOut[3]
    SLICE_X41Y71         FDRE                                         r  _Datapath/_IReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[8]/C
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _Datapath/_Mem/o_Output_reg[8]/Q
                         net (fo=1, routed)           0.116     0.257    _Datapath/_MemOut[8]
    SLICE_X38Y72         FDRE                                         r  _Datapath/_IReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[1]/C
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  _Datapath/_Mem/o_Output_reg[1]/Q
                         net (fo=1, routed)           0.100     0.264    _Datapath/_MemOut[1]
    SLICE_X41Y71         FDRE                                         r  _Datapath/_IReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[27]/C
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  _Datapath/_Mem/o_Output_reg[27]/Q
                         net (fo=1, routed)           0.113     0.277    _Datapath/_MemOut[27]
    SLICE_X43Y74         FDRE                                         r  _Datapath/_IReg_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[23]/C
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _Datapath/_Mem/o_Output_reg[23]/Q
                         net (fo=1, routed)           0.144     0.285    _Datapath/_MemOut[23]
    SLICE_X40Y74         FDRE                                         r  _Datapath/_IReg_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _Datapath/_IReg_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _ControlUnit/_CurrentState_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.189ns (65.067%)  route 0.101ns (34.933%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE                         0.000     0.000 r  _Datapath/_IReg_reg[29]/C
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _Datapath/_IReg_reg[29]/Q
                         net (fo=2, routed)           0.101     0.242    _ControlUnit/_CurrentState_reg[4]_0[10]
    SLICE_X42Y76         LUT3 (Prop_lut3_I0_O)        0.048     0.290 r  _ControlUnit/_CurrentState[2]_i_1/O
                         net (fo=1, routed)           0.000     0.290    _ControlUnit/_CurrentState[2]
    SLICE_X42Y76         FDRE                                         r  _ControlUnit/_CurrentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.131%)  route 0.128ns (43.869%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[18]/C
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  _Datapath/_Mem/o_Output_reg[18]/Q
                         net (fo=1, routed)           0.128     0.292    _Datapath/_MemOut[18]
    SLICE_X37Y73         FDRE                                         r  _Datapath/_IReg_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[11]/C
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _Datapath/_Mem/o_Output_reg[11]/Q
                         net (fo=1, routed)           0.170     0.311    _Datapath/_MemOut[11]
    SLICE_X38Y72         FDRE                                         r  _Datapath/_IReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.128ns (40.792%)  route 0.186ns (59.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[20]/C
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  _Datapath/_Mem/o_Output_reg[20]/Q
                         net (fo=1, routed)           0.186     0.314    _Datapath/_MemOut[20]
    SLICE_X37Y75         FDRE                                         r  _Datapath/_IReg_reg[20]/D
  -------------------------------------------------------------------    -------------------





