==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.1
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 7ns.
@I [SYN-201] Setting up clock 'control' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg400-1'
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'pixel_pack/pixel_pack.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] pixel_pack/pixel_pack.cpp:47: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@W [XFORM-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (pixel_pack/pixel_pack.cpp:28).
@W [XFORM-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (pixel_pack/pixel_pack.cpp:28).
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1' (pixel_pack/pixel_pack.cpp:40) in function 'pixel_pack' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-3' (pixel_pack/pixel_pack.cpp:78) in function 'pixel_pack' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-4' (pixel_pack/pixel_pack.cpp:97) in function 'pixel_pack' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-5' (pixel_pack/pixel_pack.cpp:114) in function 'pixel_pack' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-1.1' (pixel_pack/pixel_pack.cpp:45) in function 'pixel_pack' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.2' (pixel_pack/pixel_pack.cpp:54) in function 'pixel_pack' completely.
@I [XFORM-501] Unrolling loop 'Loop-3.1' (pixel_pack/pixel_pack.cpp:82) in function 'pixel_pack' completely.
@I [XFORM-501] Unrolling loop 'Loop-4.1' (pixel_pack/pixel_pack.cpp:101) in function 'pixel_pack' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1' (pixel_pack/pixel_pack.cpp:118) in function 'pixel_pack' completely.
@I [HLS-111] Elapsed time: 3.93214 seconds; current memory usage: 82.8 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'pixel_pack' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'pixel_pack' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 5'.
@I [SCHED-61] Pipelining result: Target II: 2, Final II: 2, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 4'.
@I [SCHED-61] Pipelining result: Target II: 2, Final II: 2, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 3'.
@I [SCHED-61] Pipelining result: Target II: 4, Final II: 4, Depth: 4.
@I [SCHED-61] Pipelining loop 'Loop 2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 4, Final II: 4, Depth: 6.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.096149 seconds; current memory usage: 83.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'pixel_pack' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.051133 seconds; current memory usage: 84.4 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'pixel_pack' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'pixel_pack/in_stream_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'pixel_pack/in_stream_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'pixel_pack/in_stream_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'pixel_pack/out_stream_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'pixel_pack/out_stream_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'pixel_pack/out_stream_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'pixel_pack/mode' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'pixel_pack/alpha_V' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on function 'pixel_pack' to 'ap_ctrl_none'.
@I [RTGEN-100] Bundling port 'mode' and 'alpha_V' to AXI-Lite port AXILiteS.
@I [RTGEN-100] Generated clock port 'control' for AXI-Lite bundle 'AXILiteS'.
@I [RTGEN-100] Finished creating RTL model for 'pixel_pack'.
@I [HLS-111] Elapsed time: 0.136218 seconds; current memory usage: 85.5 MB.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for pixel_pack.
@I [VHDL-304] Generating VHDL RTL for pixel_pack.
@I [VLOG-307] Generating Verilog RTL for pixel_pack.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 34.410 seconds; peak memory usage: 85.5 MB.
