{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 11:23:23 2017 " "Info: Processing started: Wed Nov 01 11:23:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_sub -c add_sub " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off add_sub -c add_sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-Behaviour " "Info: Found design unit 1: add_sub-Behaviour" {  } { { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Info: Found entity 1: add_sub" {  } { { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_to_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_8_to_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_8_to_4-Behaviour " "Info: Found design unit 1: Mux_8_to_4-Behaviour" {  } { { "Mux_8_to_4.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Mux_8_to_4.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux_8_to_4 " "Info: Found entity 1: Mux_8_to_4" {  } { { "Mux_8_to_4.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Mux_8_to_4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_display_tens.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg_display_tens.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seg_display_tens-Behav " "Info: Found design unit 1: Seg_display_tens-Behav" {  } { { "Seg_display_tens.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Seg_display_tens.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Seg_display_tens " "Info: Found entity 1: Seg_display_tens" {  } { { "Seg_display_tens.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Seg_display_tens.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seg_Display-struct " "Info: Found design unit 1: Seg_Display-struct" {  } { { "Seg_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Seg_Display.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Seg_Display " "Info: Found entity 1: Seg_Display" {  } { { "Seg_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Seg_Display.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csc21100_4bit_add_sub.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file csc21100_4bit_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Csc211_Gerti_Kulla_Package " "Info: Found design unit 1: Csc211_Gerti_Kulla_Package" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Csc21100_4bit_add_sub.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Csc21100_4bit_add_sub-Behaviour " "Info: Found design unit 2: Csc21100_4bit_add_sub-Behaviour" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Csc21100_4bit_add_sub.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Csc21100_4bit_add_sub " "Info: Found entity 1: Csc21100_4bit_add_sub" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Csc21100_4bit_add_sub.vhd" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab6/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-Struct " "Info: Found design unit 1: comparator-Struct" {  } { { "comparator.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/comparator.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Info: Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/comparator.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_display.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file decimal_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Csc211_Gerti_Kulla_Package2 " "Info: Found design unit 1: Csc211_Gerti_Kulla_Package2" {  } { { "Decimal_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Decimal_Display.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Decimal_Display-Behaviour " "Info: Found design unit 2: Decimal_Display-Behaviour" {  } { { "Decimal_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Decimal_Display.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decimal_Display " "Info: Found entity 1: Decimal_Display" {  } { { "Decimal_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Decimal_Display.vhd" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Decimal_Display " "Info: Elaborating entity \"Decimal_Display\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b Decimal_Display.vhd(60) " "Warning (10492): VHDL Process Statement warning at Decimal_Display.vhd(60): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decimal_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Decimal_Display.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b Decimal_Display.vhd(62) " "Warning (10492): VHDL Process Statement warning at Decimal_Display.vhd(62): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decimal_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Decimal_Display.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:Csc_Bit_Adder0 " "Info: Elaborating entity \"add_sub\" for hierarchy \"add_sub:Csc_Bit_Adder0\"" {  } { { "Decimal_Display.vhd" "Csc_Bit_Adder0" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Decimal_Display.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:Csc_Comparator " "Info: Elaborating entity \"comparator\" for hierarchy \"comparator:Csc_Comparator\"" {  } { { "Decimal_Display.vhd" "Csc_Comparator" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Decimal_Display.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_8_to_4 Mux_8_to_4:Csc_Mux " "Info: Elaborating entity \"Mux_8_to_4\" for hierarchy \"Mux_8_to_4:Csc_Mux\"" {  } { { "Decimal_Display.vhd" "Csc_Mux" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Decimal_Display.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a Mux_8_to_4.vhd(15) " "Warning (10492): VHDL Process Statement warning at Mux_8_to_4.vhd(15): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux_8_to_4.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Mux_8_to_4.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b Mux_8_to_4.vhd(16) " "Warning (10492): VHDL Process Statement warning at Mux_8_to_4.vhd(16): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux_8_to_4.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Mux_8_to_4.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg_Display Seg_Display:Csc_Seg_Display " "Info: Elaborating entity \"Seg_Display\" for hierarchy \"Seg_Display:Csc_Seg_Display\"" {  } { { "Decimal_Display.vhd" "Csc_Seg_Display" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Decimal_Display.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg_display_tens Seg_display_tens:Csc_Seg_Display_tens " "Info: Elaborating entity \"Seg_display_tens\" for hierarchy \"Seg_display_tens:Csc_Seg_Display_tens\"" {  } { { "Decimal_Display.vhd" "Csc_Seg_Display_tens" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Decimal_Display.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "tens_display\[1\] GND " "Warning (13410): Pin \"tens_display\[1\]\" is stuck at GND" {  } { { "Decimal_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Decimal_Display.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "tens_display\[2\] GND " "Warning (13410): Pin \"tens_display\[2\]\" is stuck at GND" {  } { { "Decimal_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Decimal_Display.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "tens_display\[6\] VCC " "Warning (13410): Pin \"tens_display\[6\]\" is stuck at VCC" {  } { { "Decimal_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Decimal_Display.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Info: Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Info: Implemented 30 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 11:23:26 2017 " "Info: Processing ended: Wed Nov 01 11:23:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
