mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Interleave': File exists
> Benchmarks for BWA 0.7.12: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2593015.MEM-Interleave.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3031.130 CPU sec, 60.771 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3738.020 CPU sec, 59.277 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3784.004 CPU sec, 60.413 real sec
[M::mem_process_seqs] Processed 2525160 reads in 1546.290 CPU sec, 24.546 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 233.628 sec; CPU: 12135.722 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2593015.MEM-Interleave.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 175.856 CPU sec, 24.768 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.928 CPU sec, 22.341 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.400 CPU sec, 22.378 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.631 CPU sec, 22.394 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.407 CPU sec, 22.644 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.781 CPU sec, 22.780 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.446 CPU sec, 22.887 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.595 CPU sec, 22.206 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.241 CPU sec, 22.239 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.487 CPU sec, 22.360 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.641 CPU sec, 22.530 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.592 CPU sec, 22.806 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.208 CPU sec, 23.234 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.451 CPU sec, 22.215 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.448 CPU sec, 22.131 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.709 CPU sec, 22.122 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.913 CPU sec, 22.327 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.158 CPU sec, 22.445 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.895 CPU sec, 22.517 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.715 CPU sec, 22.917 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.494 CPU sec, 22.417 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.004 CPU sec, 22.166 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.584 CPU sec, 22.591 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.869 CPU sec, 22.911 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.595 CPU sec, 22.992 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.099 CPU sec, 22.861 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.742 CPU sec, 23.073 real sec
[M::mem_process_seqs] Processed 148902 reads in 39.058 CPU sec, 4.951 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 621.182 sec; CPU: 4892.873 sec

 Performance counter stats for 'numactl --interleave=0 --physcpubind=0-7 ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      7,827,430,932 cache-misses                                                  (20.02%)
S0       16 11,809,351,687,335 cycles                    #    0.000 GHz                      (22.42%)
S0       16 11,866,930,963,378 instructions              #   63.26  insns per cycle        
                                             #    0.00  stalled cycles per insn  (28.09%)
S0       16          4,167,977 cs                                                            (100.00%)
S0       16             17,836 migrations                                                    (100.00%)
S0       16            600,031 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,003,610,963,444 idle-cycles-frontend      #  534.96% frontend cycles idle     (19.82%)
S0       16  1,473,119,093,875 idle-cycles-backend       #  785.23% backend  cycles idle     (16.74%)
S0       16  3,743,055,128,918 L1-dcache-loads                                               (22.36%)
S0       16     48,567,108,663 L1-dcache-load-misses     #   82.27% of all L1-dcache hits    (27.89%)
S0       16     51,256,214,003 L1-dcache-stores                                              (27.75%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.83%)
S0       16      7,856,504,240 L1-icache-load-misses                                         (27.83%)
S0       16     59,147,561,798 LLC-loads                                                     (10.79%)
S0       16     36,403,613,024 LLC-stores                                                    (10.84%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,771,387,617,747 dTLB-loads                                                    (16.47%)
S0       16      6,720,198,846 dTLB-load-misses          #   11.31% of all dTLB cache hits   (16.74%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,647,038,102,441 iTLB-loads                                                    (15.99%)
S0       16         27,605,010 iTLB-load-misses          #    0.07% of all iTLB cache hits   (10.98%)
S0       16  1,005,156,018,282 branch-loads                                                  (16.38%)
S0       16     69,253,406,905 branch-load-misses                                            (21.81%)
S1       16         97,879,111 cache-misses                                                  (21.77%)
S1       16     29,789,408,215 cycles                    #    0.000 GHz                      (21.77%)
S1       16      7,392,066,383 instructions              #    0.00  insns per cycle          (27.48%)
S1       16             50,291 cs                                                            (100.00%)
S1       16                641 migrations                                                    (100.00%)
S1       16             28,525 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    260,197,061,994 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.63%)
S1       16     14,918,420,275 idle-cycles-backend       #    0.00% backend  cycles idle     (16.64%)
S1       16      5,104,777,059 L1-dcache-loads                                               (22.35%)
S1       16        258,470,900 L1-dcache-load-misses                                         (27.95%)
S1       16        283,801,824 L1-dcache-stores                                              (27.81%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.16%)
S1       16        128,105,655 L1-icache-load-misses                                         (28.17%)
S1       16        253,965,244 LLC-loads                                                     (11.13%)
S1       16        171,630,901 LLC-stores                                                    (11.24%)
S1       16    <not supported> LLC-prefetches          
S1       16      2,823,413,356 dTLB-loads                                                    (16.79%)
S1       16            159,228 dTLB-load-misses                                              (16.63%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      1,549,246,303 iTLB-loads                                                    (16.63%)
S1       16             72,529 iTLB-load-misses                                              (11.22%)
S1       16      1,275,405,160 branch-loads                                                  (16.63%)
S1       16         14,117,124 branch-load-misses                                            (22.08%)
S2       16        239,587,098 cache-misses                                                  (21.07%)
S2       16     88,326,956,911 cycles                    #    0.000 GHz                      (20.77%)
S2       16     18,434,197,308 instructions              #    0.00  insns per cycle          (27.20%)
S2       16            116,291 cs                                                            (100.00%)
S2       16              8,598 migrations                                                    (100.00%)
S2       16             41,984 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    586,377,051,313 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.07%)
S2       16     30,674,693,608 idle-cycles-backend       #    0.00% backend  cycles idle     (16.79%)
S2       16     13,740,593,745 L1-dcache-loads                                               (23.02%)
S2       16        717,963,781 L1-dcache-load-misses                                         (27.63%)
S2       16        714,150,804 L1-dcache-stores                                              (27.78%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.25%)
S2       16        319,539,445 L1-icache-load-misses                                         (26.32%)
S2       16        838,852,404 LLC-loads                                                     (13.46%)
S2       16        402,123,738 LLC-stores                                                    (14.12%)
S2       16    <not supported> LLC-prefetches          
S2       16     10,682,226,456 dTLB-loads                                                    (18.65%)
S2       16            586,657 dTLB-load-misses                                              (16.99%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      4,884,525,205 iTLB-loads                                                    (16.43%)
S2       16            794,637 iTLB-load-misses                                              (10.73%)
S2       16      3,939,910,145 branch-loads                                                  (16.14%)
S2       16         39,626,736 branch-load-misses                                            (21.34%)
S3       16        459,866,576 cache-misses                                                  (22.02%)
S3       16     79,164,594,731 cycles                    #    0.000 GHz                      (22.40%)
S3       16     29,817,698,518 instructions              #    0.00  insns per cycle          (28.04%)
S3       16             68,469 cs                                                            (100.00%)
S3       16              1,723 migrations                                                    (100.00%)
S3       16             27,230 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    451,322,346,849 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.96%)
S3       16     25,815,931,516 idle-cycles-backend       #    0.00% backend  cycles idle     (16.86%)
S3       16     16,261,370,536 L1-dcache-loads                                               (22.48%)
S3       16        782,419,505 L1-dcache-load-misses                                         (28.25%)
S3       16        821,901,177 L1-dcache-stores                                              (28.43%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.48%)
S3       16        475,802,894 L1-icache-load-misses                                         (28.51%)
S3       16      1,427,184,167 LLC-loads                                                     (11.25%)
S3       16        488,850,548 LLC-stores                                                    (10.79%)
S3       16    <not supported> LLC-prefetches          
S3       16     19,458,346,771 dTLB-loads                                                    (15.95%)
S3       16            509,059 dTLB-load-misses                                              (15.86%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16     10,304,469,175 iTLB-loads                                                    (16.07%)
S3       16            160,807 iTLB-load-misses                                              (10.81%)
S3       16      6,074,833,340 branch-loads                                                  (16.44%)
S3       16        163,702,166 branch-load-misses                                            (21.74%)

     621.216705227 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2593015.MEM-Interleave.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 376.867 CPU sec, 31.143 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.839 CPU sec, 23.945 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.819 CPU sec, 25.477 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.572 CPU sec, 24.269 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 379.458 CPU sec, 24.895 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.599 CPU sec, 24.247 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.174 CPU sec, 24.361 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 378.096 CPU sec, 23.772 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.340 CPU sec, 24.033 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.871 CPU sec, 24.351 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 378.486 CPU sec, 24.825 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.281 CPU sec, 24.115 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.981 CPU sec, 24.277 real sec
[M::mem_process_seqs] Processed 940982 reads in 235.074 CPU sec, 14.826 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 346.188 sec; CPU: 5216.060 sec

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-15 ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      8,607,367,097 cache-misses                                                  (21.45%)
S0       16 12,732,910,339,702 cycles                    #    0.000 GHz                      (22.37%)
S0       16 11,844,772,911,263 instructions              #   58.44  insns per cycle        
                                             #    0.00  stalled cycles per insn  (28.14%)
S0       16          5,682,267 cs                                                            (100.00%)
S0       16             41,508 migrations                                                    (100.00%)
S0       16            698,696 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,063,544,311,532 idle-cycles-frontend      #  524.76% frontend cycles idle     (17.77%)
S0       16  1,931,161,413,739 idle-cycles-backend       #  952.85% backend  cycles idle     (16.95%)
S0       16  3,708,513,830,495 L1-dcache-loads                                               (22.49%)
S0       16     48,335,029,772 L1-dcache-load-misses     #   82.65% of all L1-dcache hits    (28.03%)
S0       16     51,215,239,083 L1-dcache-stores                                              (27.79%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.66%)
S0       16      8,654,999,679 L1-icache-load-misses                                         (27.58%)
S0       16     60,469,639,050 LLC-loads                                                     (11.04%)
S0       16     36,982,642,152 LLC-stores                                                    (11.00%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,793,805,662,219 dTLB-loads                                                    (16.54%)
S0       16      6,970,393,331 dTLB-load-misses          #   11.66% of all dTLB cache hits   (16.54%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,660,459,627,807 iTLB-loads                                                    (16.59%)
S0       16         74,667,855 iTLB-load-misses          #    0.18% of all iTLB cache hits   (11.05%)
S0       16  1,006,613,939,154 branch-loads                                                  (16.56%)
S0       16     69,714,516,866 branch-load-misses                                            (22.06%)
S1       16        257,605,971 cache-misses                                                  (21.55%)
S1       16     91,880,868,548 cycles                    #    0.000 GHz                      (22.12%)
S1       16     20,451,314,028 instructions              #    0.00  insns per cycle          (27.65%)
S1       16             37,713 cs                                                            (100.00%)
S1       16              6,340 migrations                                                    (100.00%)
S1       16             27,534 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    476,950,825,745 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.87%)
S1       16     53,909,800,742 idle-cycles-backend       #    0.00% backend  cycles idle     (17.06%)
S1       16     13,354,713,976 L1-dcache-loads                                               (22.83%)
S1       16        542,234,450 L1-dcache-load-misses                                         (28.55%)
S1       16        547,945,852 L1-dcache-stores                                              (28.73%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.72%)
S1       16        283,337,203 L1-icache-load-misses                                         (28.12%)
S1       16        744,328,138 LLC-loads                                                     (10.72%)
S1       16        371,386,652 LLC-stores                                                    (11.16%)
S1       16    <not supported> LLC-prefetches          
S1       16     10,046,733,515 dTLB-loads                                                    (16.51%)
S1       16            166,077 dTLB-load-misses                                              (16.62%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      5,135,586,533 iTLB-loads                                                    (16.38%)
S1       16             89,702 iTLB-load-misses                                              (10.70%)
S1       16      3,178,518,169 branch-loads                                                  (16.28%)
S1       16         31,018,882 branch-load-misses                                            (21.70%)
S2       16        307,940,846 cache-misses                                                  (21.80%)
S2       16     70,948,564,772 cycles                    #    0.000 GHz                      (20.20%)
S2       16     16,967,818,714 instructions              #    0.00  insns per cycle          (26.85%)
S2       16            103,558 cs                                                            (100.00%)
S2       16              8,173 migrations                                                    (100.00%)
S2       16             33,468 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    259,246,661,726 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.70%)
S2       16     37,658,566,896 idle-cycles-backend       #    0.00% backend  cycles idle     (18.45%)
S2       16      8,900,392,180 L1-dcache-loads                                               (23.37%)
S2       16        379,641,689 L1-dcache-load-misses                                         (27.18%)
S2       16        382,806,326 L1-dcache-stores                                              (28.43%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.24%)
S2       16        283,029,441 L1-icache-load-misses                                         (25.31%)
S2       16        723,300,464 LLC-loads                                                     (13.08%)
S2       16        322,954,854 LLC-stores                                                    (11.62%)
S2       16    <not supported> LLC-prefetches          
S2       16      9,699,443,725 dTLB-loads                                                    (17.61%)
S2       16            399,538 dTLB-load-misses                                              (17.38%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      4,629,606,421 iTLB-loads                                                    (16.40%)
S2       16            341,315 iTLB-load-misses                                              (10.46%)
S2       16      3,259,785,776 branch-loads                                                  (16.26%)
S2       16         39,725,960 branch-load-misses                                            (21.38%)
S3       16        351,535,768 cache-misses                                                  (21.80%)
S3       16     75,302,437,694 cycles                    #    0.000 GHz                      (22.06%)
S3       16     22,034,208,837 instructions              #    0.00  insns per cycle          (27.99%)
S3       16             50,314 cs                                                            (100.00%)
S3       16              1,735 migrations                                                    (100.00%)
S3       16             25,096 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    319,624,077,298 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.40%)
S3       16     40,187,412,147 idle-cycles-backend       #    0.00% backend  cycles idle     (17.45%)
S3       16     12,245,060,578 L1-dcache-loads                                               (22.99%)
S3       16        555,662,960 L1-dcache-load-misses                                         (28.60%)
S3       16        594,067,085 L1-dcache-stores                                              (28.13%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.98%)
S3       16        358,155,603 L1-icache-load-misses                                         (27.80%)
S3       16        852,276,292 LLC-loads                                                     (10.96%)
S3       16        248,860,270 LLC-stores                                                    (10.76%)
S3       16    <not supported> LLC-prefetches          
S3       16     11,559,294,998 dTLB-loads                                                    (16.30%)
S3       16            396,698 dTLB-load-misses                                              (16.45%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      7,384,654,992 iTLB-loads                                                    (16.52%)
S3       16            112,003 iTLB-load-misses                                              (10.84%)
S3       16      3,969,251,668 branch-loads                                                  (16.23%)
S3       16        101,741,848 branch-load-misses                                            (21.57%)

     346.322741634 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2593015.MEM-Interleave.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 830.454 CPU sec, 36.242 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 859.127 CPU sec, 27.667 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 866.720 CPU sec, 27.493 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 864.541 CPU sec, 27.709 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 870.785 CPU sec, 27.553 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 865.976 CPU sec, 27.711 real sec
[M::mem_process_seqs] Processed 2525154 reads in 703.317 CPU sec, 22.352 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 213.870 sec; CPU: 5881.562 sec

 Performance counter stats for 'numactl --interleave=0-3 --physcpubind=0-31 ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      5,218,602,510 cache-misses                                                  (21.75%)
S0       16  7,384,880,919,097 cycles                    #    0.000 GHz                      (22.00%)
S0       16  6,140,990,719,002 instructions              #   26.39  insns per cycle        
                                             #    0.01  stalled cycles per insn  (27.68%)
S0       16          4,685,736 cs                                                            (100.00%)
S0       16             36,409 migrations                                                    (100.00%)
S0       16            607,908 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    886,996,426,322 idle-cycles-frontend      #  381.24% frontend cycles idle     (17.18%)
S0       16  1,349,882,864,712 idle-cycles-backend       #  580.19% backend  cycles idle     (17.30%)
S0       16  1,880,532,780,240 L1-dcache-loads                                               (22.81%)
S0       16     24,857,566,138 L1-dcache-load-misses     #   43.23% of all L1-dcache hits    (28.37%)
S0       16     26,278,608,618 L1-dcache-stores                                              (28.38%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.17%)
S0       16      5,099,779,035 L1-icache-load-misses                                         (27.83%)
S0       16     32,603,141,280 LLC-loads                                                     (10.96%)
S0       16     19,559,164,895 LLC-stores                                                    (10.90%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,971,562,134,329 dTLB-loads                                                    (16.35%)
S0       16      3,820,158,218 dTLB-load-misses          #    6.29% of all dTLB cache hits   (16.35%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  1,370,203,942,563 iTLB-loads                                                    (16.53%)
S0       16        102,536,749 iTLB-load-misses          #    0.24% of all iTLB cache hits   (11.02%)
S0       16    521,980,388,901 branch-loads                                                  (16.39%)
S0       16     36,093,384,827 branch-load-misses                                            (21.79%)
S1       16      4,819,613,948 cache-misses                                                  (20.31%)
S1       16  7,425,813,806,244 cycles                    #    0.000 GHz                      (22.04%)
S1       16  5,886,919,373,336 instructions              #    0.00  insns per cycle          (27.88%)
S1       16          4,153,448 cs                                                            (100.00%)
S1       16             38,427 migrations                                                    (100.00%)
S1       16            494,599 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    788,488,115,838 idle-cycles-frontend      #    0.00% frontend cycles idle     (21.62%)
S1       16  1,417,164,183,391 idle-cycles-backend       #    0.00% backend  cycles idle     (16.96%)
S1       16  1,789,253,413,961 L1-dcache-loads                                               (22.72%)
S1       16     23,756,766,048 L1-dcache-load-misses                                         (27.89%)
S1       16     25,165,968,844 L1-dcache-stores                                              (28.19%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.86%)
S1       16      4,896,359,174 L1-icache-load-misses                                         (26.22%)
S1       16     31,532,216,775 LLC-loads                                                     (10.79%)
S1       16     18,620,478,608 LLC-stores                                                    (10.83%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,905,478,588,130 dTLB-loads                                                    (16.34%)
S1       16      3,711,533,087 dTLB-load-misses                                              (16.43%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16  1,341,927,398,317 iTLB-loads                                                    (15.98%)
S1       16        100,786,243 iTLB-load-misses                                              (10.96%)
S1       16    500,925,175,681 branch-loads                                                  (16.39%)
S1       16     34,944,908,024 branch-load-misses                                            (21.79%)
S2       16        180,476,806 cache-misses                                                  (21.85%)
S2       16     40,711,531,904 cycles                    #    0.000 GHz                      (21.44%)
S2       16     10,570,015,459 instructions              #    0.00  insns per cycle          (27.91%)
S2       16             92,775 cs                                                            (100.00%)
S2       16              9,660 migrations                                                    (100.00%)
S2       16             18,909 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    229,986,063,677 idle-cycles-frontend      #    0.00% frontend cycles idle     (20.81%)
S2       16     14,806,883,889 idle-cycles-backend       #    0.00% backend  cycles idle     (16.93%)
S2       16      4,591,812,744 L1-dcache-loads                                               (23.93%)
S2       16        235,804,382 L1-dcache-load-misses                                         (27.83%)
S2       16        256,247,178 L1-dcache-stores                                              (28.31%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.47%)
S2       16        165,014,176 L1-icache-load-misses                                         (26.21%)
S2       16        451,426,114 LLC-loads                                                     (11.99%)
S2       16        211,533,300 LLC-stores                                                    (11.29%)
S2       16    <not supported> LLC-prefetches          
S2       16      5,052,645,859 dTLB-loads                                                    (17.46%)
S2       16            324,501 dTLB-load-misses                                              (16.72%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      3,164,767,744 iTLB-loads                                                    (15.85%)
S2       16            229,841 iTLB-load-misses                                              (10.94%)
S2       16      1,976,037,302 branch-loads                                                  (16.71%)
S2       16         21,224,668 branch-load-misses                                            (22.66%)
S3       16        155,040,182 cache-misses                                                  (22.95%)
S3       16     38,916,551,943 cycles                    #    0.000 GHz                      (23.30%)
S3       16     10,739,722,743 instructions              #    0.00  insns per cycle          (29.15%)
S3       16             40,955 cs                                                            (100.00%)
S3       16              4,155 migrations                                                    (100.00%)
S3       16             17,491 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    242,561,501,280 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.75%)
S3       16     14,574,640,101 idle-cycles-backend       #    0.00% backend  cycles idle     (17.61%)
S3       16      5,605,006,627 L1-dcache-loads                                               (23.02%)
S3       16        293,220,506 L1-dcache-load-misses                                         (28.22%)
S3       16        317,015,104 L1-dcache-stores                                              (27.38%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.88%)
S3       16        159,074,614 L1-icache-load-misses                                         (26.27%)
S3       16        467,586,453 LLC-loads                                                     (10.42%)
S3       16        179,340,892 LLC-stores                                                    (10.71%)
S3       16    <not supported> LLC-prefetches          
S3       16      5,420,948,243 dTLB-loads                                                    (16.05%)
S3       16            213,531 dTLB-load-misses                                              (16.60%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      3,742,230,993 iTLB-loads                                                    (16.58%)
S3       16             85,348 iTLB-load-misses                                              (10.94%)
S3       16      2,244,684,796 branch-loads                                                  (16.95%)
S3       16         52,220,436 branch-load-misses                                            (22.50%)

     214.130487458 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2593015.MEM-Interleave.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1275.158 CPU sec, 36.820 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1261.614 CPU sec, 27.172 real sec
[M::mem_process_seqs] Processed 4752476 reads in 1268.407 CPU sec, 27.485 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1243.751 CPU sec, 26.803 real sec
[M::mem_process_seqs] Processed 2525158 reads in 687.851 CPU sec, 14.608 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 168.687 sec; CPU: 5788.469 sec

 Performance counter stats for 'numactl --interleave=0-5 --physcpubind=0-47 ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,394,597,968 cache-misses                                                  (21.57%)
S0       16  4,887,930,217,288 cycles                    #    0.000 GHz                      (22.22%)
S0       16  3,965,012,866,091 instructions              #   17.47  insns per cycle        
                                             #    0.01  stalled cycles per insn  (28.22%)
S0       16          3,143,919 cs                                                            (100.00%)
S0       16             31,355 migrations                                                    (100.00%)
S0       16            652,565 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    701,148,225,991 idle-cycles-frontend      #  308.96% frontend cycles idle     (18.01%)
S0       16    892,154,718,551 idle-cycles-backend       #  393.12% backend  cycles idle     (18.04%)
S0       16  1,182,560,773,828 L1-dcache-loads                                               (23.94%)
S0       16     15,322,938,117 L1-dcache-load-misses     #   27.12% of all L1-dcache hits    (29.87%)
S0       16     16,316,500,539 L1-dcache-stores                                              (29.46%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.71%)
S0       16      3,246,901,448 L1-icache-load-misses                                         (28.22%)
S0       16     21,198,844,115 LLC-loads                                                     (10.84%)
S0       16     12,753,461,180 LLC-stores                                                    (10.70%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,337,708,634,736 dTLB-loads                                                    (15.92%)
S0       16      2,908,215,998 dTLB-load-misses          #    4.73% of all dTLB cache hits   (15.65%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    953,533,875,467 iTLB-loads                                                    (15.62%)
S0       16        138,964,788 iTLB-load-misses          #    0.31% of all iTLB cache hits   (10.44%)
S0       16    353,222,108,668 branch-loads                                                  (15.67%)
S0       16     24,885,169,957 branch-load-misses                                            (20.93%)
S1       16      3,802,615,684 cache-misses                                                  (20.71%)
S1       16  4,737,007,825,390 cycles                    #    0.000 GHz                      (22.42%)
S1       16  3,918,309,010,808 instructions              #    0.00  insns per cycle          (28.39%)
S1       16          2,755,560 cs                                                            (100.00%)
S1       16             30,927 migrations                                                    (100.00%)
S1       16            907,290 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    880,311,467,806 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.14%)
S1       16    925,369,054,322 idle-cycles-backend       #    0.00% backend  cycles idle     (17.93%)
S1       16  1,186,015,143,856 L1-dcache-loads                                               (23.83%)
S1       16     15,917,606,944 L1-dcache-load-misses                                         (29.57%)
S1       16     17,131,670,188 L1-dcache-stores                                              (29.06%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.25%)
S1       16      3,662,115,464 L1-icache-load-misses                                         (27.81%)
S1       16     22,328,307,355 LLC-loads                                                     (10.75%)
S1       16     12,918,399,214 LLC-stores                                                    (10.80%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,303,304,702,476 dTLB-loads                                                    (16.30%)
S1       16      2,788,178,158 dTLB-load-misses                                              (16.27%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    935,414,413,789 iTLB-loads                                                    (15.67%)
S1       16        148,288,022 iTLB-load-misses                                              (10.27%)
S1       16    362,287,616,075 branch-loads                                                  (15.65%)
S1       16     24,502,132,041 branch-load-misses                                            (20.86%)
S2       16      3,664,359,052 cache-misses                                                  (20.86%)
S2       16  4,849,188,903,197 cycles                    #    0.000 GHz                      (21.97%)
S2       16  4,024,066,590,082 instructions              #    0.00  insns per cycle          (27.66%)
S2       16          2,913,059 cs                                                            (100.00%)
S2       16             38,267 migrations                                                    (100.00%)
S2       16            978,974 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    763,471,884,095 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.68%)
S2       16    905,794,036,542 idle-cycles-backend       #    0.00% backend  cycles idle     (16.78%)
S2       16  1,239,781,189,467 L1-dcache-loads                                               (22.95%)
S2       16     16,387,896,434 L1-dcache-load-misses                                         (27.48%)
S2       16     17,162,902,205 L1-dcache-stores                                              (28.52%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.98%)
S2       16      3,588,756,493 L1-icache-load-misses                                         (26.70%)
S2       16     21,208,458,352 LLC-loads                                                     (12.22%)
S2       16     12,361,066,814 LLC-stores                                                    (11.21%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,290,606,684,794 dTLB-loads                                                    (16.98%)
S2       16      2,823,636,803 dTLB-load-misses                                              (16.70%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    939,863,564,326 iTLB-loads                                                    (15.97%)
S2       16        140,944,958 iTLB-load-misses                                              (10.61%)
S2       16    354,036,032,965 branch-loads                                                  (15.92%)
S2       16     24,637,826,784 branch-load-misses                                            (21.48%)
S3       16        184,633,401 cache-misses                                                  (22.08%)
S3       16     50,022,877,572 cycles                    #    0.000 GHz                      (20.90%)
S3       16     15,009,195,961 instructions              #    0.00  insns per cycle          (27.14%)
S3       16             58,001 cs                                                            (100.00%)
S3       16              3,288 migrations                                                    (100.00%)
S3       16             33,707 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    270,486,306,258 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.43%)
S3       16     18,949,630,375 idle-cycles-backend       #    0.00% backend  cycles idle     (16.22%)
S3       16      7,258,341,317 L1-dcache-loads                                               (22.89%)
S3       16        341,936,864 L1-dcache-load-misses                                         (27.51%)
S3       16        335,977,130 L1-dcache-stores                                              (27.10%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (24.70%)
S3       16        187,622,739 L1-icache-load-misses                                         (25.55%)
S3       16        600,244,814 LLC-loads                                                     (12.72%)
S3       16        209,857,249 LLC-stores                                                    (13.96%)
S3       16    <not supported> LLC-prefetches          
S3       16      6,707,685,561 dTLB-loads                                                    (19.33%)
S3       16            335,280 dTLB-load-misses                                              (17.82%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      4,356,983,294 iTLB-loads                                                    (16.54%)
S3       16            137,418 iTLB-load-misses                                              (11.09%)
S3       16      2,640,126,024 branch-loads                                                  (16.27%)
S3       16         64,800,425 branch-load-misses                                            (21.32%)

     169.117321784 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1748.715 CPU sec, 37.792 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1704.795 CPU sec, 27.554 real sec
[M::mem_process_seqs] Processed 6336634 reads in 1717.821 CPU sec, 28.244 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 693.379 CPU sec, 11.188 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 143.023 sec; CPU: 5919.373 sec

 Performance counter stats for 'numactl --interleave=0-7 --physcpubind=0-63 ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,777,369,243 cache-misses                                                  (20.26%)
S0       16  3,784,063,749,651 cycles                    #    0.000 GHz                      (21.94%)
S0       16  3,022,449,928,271 instructions              #   12.79  insns per cycle        
                                             #    0.02  stalled cycles per insn  (27.88%)
S0       16          2,308,538 cs                                                            (100.00%)
S0       16             20,847 migrations                                                    (100.00%)
S0       16            489,992 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    705,727,622,869 idle-cycles-frontend      #  298.64% frontend cycles idle     (19.11%)
S0       16    729,937,802,117 idle-cycles-backend       #  308.89% backend  cycles idle     (17.49%)
S0       16    898,171,544,615 L1-dcache-loads                                               (23.44%)
S0       16     11,785,101,894 L1-dcache-load-misses     #   20.60% of all L1-dcache hits    (29.41%)
S0       16     12,295,727,254 L1-dcache-stores                                              (29.77%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (29.53%)
S0       16      2,550,455,849 L1-icache-load-misses                                         (29.09%)
S0       16     16,777,796,092 LLC-loads                                                     (10.65%)
S0       16      9,870,170,122 LLC-stores                                                    (10.38%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,023,710,818,274 dTLB-loads                                                    (15.73%)
S0       16      2,509,948,750 dTLB-load-misses          #    4.04% of all dTLB cache hits   (15.81%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    727,653,765,509 iTLB-loads                                                    (15.58%)
S0       16        177,508,820 iTLB-load-misses          #    0.41% of all iTLB cache hits   (10.19%)
S0       16    278,569,918,201 branch-loads                                                  (15.21%)
S0       16     19,313,572,786 branch-load-misses                                            (20.36%)
S1       16      2,636,972,854 cache-misses                                                  (20.49%)
S1       16  3,783,972,004,111 cycles                    #    0.000 GHz                      (21.70%)
S1       16  3,062,183,246,438 instructions              #    0.00  insns per cycle          (27.56%)
S1       16          2,331,747 cs                                                            (100.00%)
S1       16             18,602 migrations                                                    (100.00%)
S1       16            262,013 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    678,059,719,346 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.46%)
S1       16    695,753,443,544 idle-cycles-backend       #    0.00% backend  cycles idle     (17.92%)
S1       16    897,728,224,150 L1-dcache-loads                                               (23.63%)
S1       16     11,715,247,488 L1-dcache-load-misses                                         (29.49%)
S1       16     12,275,466,721 L1-dcache-stores                                              (29.19%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.71%)
S1       16      2,477,505,668 L1-icache-load-misses                                         (28.41%)
S1       16     15,979,181,859 LLC-loads                                                     (10.87%)
S1       16      9,503,556,978 LLC-stores                                                    (10.63%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,010,996,162,153 dTLB-loads                                                    (15.87%)
S1       16      2,460,073,400 dTLB-load-misses                                              (16.07%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    701,238,050,566 iTLB-loads                                                    (16.11%)
S1       16        166,087,720 iTLB-load-misses                                              (10.63%)
S1       16    263,658,892,250 branch-loads                                                  (15.85%)
S1       16     18,676,258,627 branch-load-misses                                            (21.19%)
S2       16      2,965,390,445 cache-misses                                                  (21.42%)
S2       16  3,814,601,195,604 cycles                    #    0.000 GHz                      (19.78%)
S2       16  3,028,000,141,072 instructions              #    0.00  insns per cycle          (27.84%)
S2       16          2,577,743 cs                                                            (100.00%)
S2       16             24,636 migrations                                                    (100.00%)
S2       16            700,063 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    780,266,208,714 idle-cycles-frontend      #    0.00% frontend cycles idle     (21.05%)
S2       16    745,008,595,810 idle-cycles-backend       #    0.00% backend  cycles idle     (17.43%)
S2       16    912,615,062,622 L1-dcache-loads                                               (24.46%)
S2       16     12,275,797,958 L1-dcache-load-misses                                         (27.46%)
S2       16     13,253,043,160 L1-dcache-stores                                              (28.74%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.38%)
S2       16      2,905,947,486 L1-icache-load-misses                                         (25.10%)
S2       16     16,818,382,702 LLC-loads                                                     (14.22%)
S2       16      9,769,911,386 LLC-stores                                                    (11.18%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,002,596,058,359 dTLB-loads                                                    (17.49%)
S2       16      2,461,093,100 dTLB-load-misses                                              (17.06%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    708,943,900,385 iTLB-loads                                                    (16.00%)
S2       16        170,859,235 iTLB-load-misses                                              (10.71%)
S2       16    266,954,067,228 branch-loads                                                  (16.20%)
S2       16     18,117,861,816 branch-load-misses                                            (21.51%)
S3       16      3,122,374,161 cache-misses                                                  (22.13%)
S3       16  3,741,375,209,245 cycles                    #    0.000 GHz                      (21.56%)
S3       16  2,961,248,794,401 instructions              #    0.00  insns per cycle          (27.29%)
S3       16          2,517,695 cs                                                            (100.00%)
S3       16             20,386 migrations                                                    (100.00%)
S3       16            758,728 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    832,882,837,835 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.11%)
S3       16    806,651,308,560 idle-cycles-backend       #    0.00% backend  cycles idle     (16.08%)
S3       16    952,395,475,294 L1-dcache-loads                                               (22.87%)
S3       16     13,124,141,007 L1-dcache-load-misses                                         (26.24%)
S3       16     14,224,414,893 L1-dcache-stores                                              (27.43%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (25.18%)
S3       16      3,158,800,819 L1-icache-load-misses                                         (27.34%)
S3       16     17,681,032,689 LLC-loads                                                     (12.88%)
S3       16      9,643,517,675 LLC-stores                                                    (11.18%)
S3       16    <not supported> LLC-prefetches          
S3       16    941,287,409,862 dTLB-loads                                                    (17.57%)
S3       16      2,337,207,275 dTLB-load-misses                                              (17.60%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    662,271,908,600 iTLB-loads                                                    (16.99%)
S3       16        165,021,930 iTLB-load-misses                                              (11.30%)
S3       16    257,294,265,997 branch-loads                                                  (16.53%)
S3       16     17,437,880,519 branch-load-misses                                            (22.77%)

     143.475719714 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
