
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {pe_border.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/binaryparallel/pe_border.sv
Opening include file ireg_border.sv
Opening include file wreg.sv
Opening include file mul_border.sv
Opening include file acc.sv

Inferred memory devices in process
	in routine ireg_border line 16 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 16 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine acc line 17 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_border line 79 in file
		'/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/binaryparallel/pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 5 designs.
Current design is 'ireg_border'.
ireg_border wreg mul_border acc pe_border
set current_design pe_border
pe_border
link

  Linking design 'pe_border'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  pe_border                   /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/binaryparallel/pe_border.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (4 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/binaryparallel/ireg_border.db, etc

Information: Building the design 'ireg_border' instantiated from design 'pe_border' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine ireg_border_WIDTH16 line 16 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_border_WIDTH16)
Information: Building the design 'wreg' instantiated from design 'pe_border' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH16 line 16 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH16)
Information: Building the design 'mul_border' instantiated from design 'pe_border' with
	the parameters "WIDTH=16". (HDL-193)
Presto compilation completed successfully. (mul_border_WIDTH16)
Information: Building the design 'acc' instantiated from design 'pe_border' with
	the parameters "WIDTH=32". (HDL-193)

Inferred memory devices in process
	in routine acc_WIDTH32 line 17 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH32)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n en_i clr_i en_w clr_w en_o clr_o ifm[15] ifm[14] ifm[13] ifm[12] ifm[11] ifm[10] ifm[9] ifm[8] ifm[7] ifm[6] ifm[5] ifm[4] ifm[3] ifm[2] ifm[1] ifm[0] wght[15] wght[14] wght[13] wght[12] wght[11] wght[10] wght[9] wght[8] wght[7] wght[6] wght[5] wght[4] wght[3] wght[2] wght[1] wght[0] ofm[31] ofm[30] ofm[29] ofm[28] ofm[27] ofm[26] ofm[25] ofm[24] ofm[23] ofm[22] ofm[21] ofm[20] ofm[19] ofm[18] ofm[17] ofm[16] ofm[15] ofm[14] ofm[13] ofm[12] ofm[11] ofm[10] ofm[9] ofm[8] ofm[7] ofm[6] ofm[5] ofm[4] ofm[3] ofm[2] ofm[1] ofm[0]}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{en_i clr_i en_w clr_w en_o clr_o ifm[15] ifm[14] ifm[13] ifm[12] ifm[11] ifm[10] ifm[9] ifm[8] ifm[7] ifm[6] ifm[5] ifm[4] ifm[3] ifm[2] ifm[1] ifm[0] wght[15] wght[14] wght[13] wght[12] wght[11] wght[10] wght[9] wght[8] wght[7] wght[6] wght[5] wght[4] wght[3] wght[2] wght[1] wght[0] ofm[31] ofm[30] ofm[29] ofm[28] ofm[27] ofm[26] ofm[25] ofm[24] ofm[23] ofm[22] ofm[21] ofm[20] ofm[19] ofm[18] ofm[17] ofm[16] ofm[15] ofm[14] ofm[13] ofm[12] ofm[11] ofm[10] ofm[9] ofm[8] ofm[7] ofm[6] ofm[5] ofm[4] ofm[3] ofm[2] ofm[1] ofm[0]}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'pe_border'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design pe_border has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH32'
  Processing 'mul_border_WIDTH16'
  Processing 'wreg_WIDTH16'
  Processing 'ireg_border_WIDTH16'
  Processing 'pe_border'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH32_DW01_add_0'
  Processing 'mul_border_WIDTH16_DW02_mult_0'
  Processing 'mul_border_WIDTH16_DW01_add_0_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07    3411.4      2.15      33.1      14.4                          
    0:00:07    3409.3      2.15      33.1      14.7                          
    0:00:07    3409.3      2.15      33.1      14.7                          
    0:00:07    3409.3      2.15      33.1      14.5                          
    0:00:07    3409.3      2.15      33.1      14.5                          
    0:00:07    3254.6      2.13      32.2      14.5                          
    0:00:07    3268.5      2.13      32.2      14.5                          
    0:00:07    3258.1      2.13      32.2      14.5                          
    0:00:07    3258.1      2.13      32.2      14.5                          
    0:00:07    3258.1      2.13      32.2      14.5                          
    0:00:07    3258.1      2.13      32.2      14.5                          
    0:00:07    3258.1      2.13      32.2      14.5                          
    0:00:07    3260.2      2.12      32.1      12.2                          
    0:00:07    3262.2      2.12      32.1       9.8                          
    0:00:07    3262.7      2.12      32.1       9.2                          
    0:00:07    3270.3      2.12      31.9       3.1                          
    0:00:07    3270.3      2.12      31.9       3.1                          
    0:00:07    3270.3      2.12      31.9       3.1                          
    0:00:07    3270.3      2.12      31.9       3.1                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07    3270.3      2.12      31.9       3.1                          
    0:00:07    3276.2      2.11      31.8       2.9 U_acc/o_data_reg[31]/D   
    0:00:07    3274.6      2.11      31.7       2.9 U_acc/o_data_reg[30]/D   
    0:00:07    3280.5      2.10      31.8       2.9 U_acc/o_data_reg[31]/D   
    0:00:07    3285.1      2.08      31.4       2.9 U_acc/o_data_reg[31]/D   
    0:00:07    3284.8      2.08      31.4       2.9 U_acc/o_data_reg[31]/D   
    0:00:07    3281.8      2.08      31.4       2.9 U_acc/o_data_reg[31]/D   
    0:00:08    3292.4      2.07      31.8       2.9 U_acc/o_data_reg[31]/D   
    0:00:08    3292.4      2.07      31.8       2.9 U_acc/o_data_reg[31]/D   
    0:00:08    3292.4      2.07      31.8       2.9 U_acc/o_data_reg[31]/D   
    0:00:08    3297.8      2.07      31.8       2.9 U_acc/o_data_reg[31]/D   
    0:00:08    3297.8      2.07      31.8       2.9 U_acc/o_data_reg[31]/D   
    0:00:08    3317.1      2.07      32.3       2.9 U_acc/o_data_reg[31]/D   
    0:00:08    3323.7      2.07      32.6       2.9 U_acc/o_data_reg[31]/D   
    0:00:08    3332.3      2.06      32.4       2.9 U_acc/o_data_reg[31]/D   
    0:00:09    3330.6      2.05      32.4       2.9 U_acc/o_data_reg[30]/D   
    0:00:09    3334.1      2.05      32.3       2.9 U_acc/o_data_reg[31]/D   
    0:00:09    3332.3      2.04      32.2       2.9 U_acc/o_data_reg[30]/D   
    0:00:09    3342.2      2.03      32.2       2.9 U_acc/o_data_reg[31]/D   
    0:00:09    3346.3      2.02      32.1       2.9 U_acc/o_data_reg[31]/D   
    0:00:09    3346.6      2.02      32.1       2.9 U_acc/o_data_reg[30]/D   
    0:00:09    3346.1      2.02      32.1       2.9 U_acc/o_data_reg[30]/D   
    0:00:10    3354.7      2.01      32.0       2.9                          
    0:00:10    3353.2      2.01      32.0       4.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10    3353.2      2.01      32.0       4.2                          
    0:00:10    3358.8      2.01      32.0       0.0 U_acc/o_data_reg[31]/D   
    0:00:10    3360.5      2.00      32.0       0.0 U_acc/o_data_reg[31]/D   
    0:00:10    3357.5      1.99      31.6       0.0                          
    0:00:10    3373.5      1.99      31.4       0.0                          
    0:00:10    3367.9      1.99      30.9       0.0                          
    0:00:10    3356.2      1.99      30.3       0.0                          
    0:00:10    3377.1      1.99      30.3       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10    3377.1      1.99      30.3       0.0                          
    0:00:10    3377.1      1.99      30.3       0.0                          
    0:00:10    3362.8      1.99      30.3       0.0                          
    0:00:10    3362.8      1.99      30.3       0.0                          
    0:00:10    3362.8      1.99      30.3       0.0                          
    0:00:10    3362.8      1.99      30.3       0.0                          
    0:00:10    3362.8      1.99      30.3       0.0                          
    0:00:10    3335.6      1.99      30.3       0.0                          
    0:00:10    3335.6      1.99      30.3       0.0                          
    0:00:10    3335.6      1.99      30.3       0.0                          
    0:00:10    3335.6      1.99      30.3       0.0                          
    0:00:10    3335.6      1.99      30.3       0.0                          
    0:00:10    3335.6      1.99      30.3       0.0                          
    0:00:10    3335.6      1.99      30.2       0.0 U_acc/o_data_reg[31]/D   
    0:00:11    3339.2      1.99      30.3       0.0 U_acc/o_data_reg[31]/D   
    0:00:11    3337.7      1.98      30.3       0.0                          
    0:00:11    3324.7      1.98      30.3       0.0                          
    0:00:11    3324.5      1.98      30.3       0.0                          
    0:00:11    3335.6      1.98      30.2       0.0                          
    0:00:11    3341.5      1.98      30.2       0.0                          
    0:00:11    3341.7      1.98      30.2       0.0                          
    0:00:11    3341.2      1.98      30.2       0.0 U_acc/o_data_reg[31]/D   
    0:00:11    3360.0      1.97      29.9       0.0 U_acc/o_data_reg[31]/D   
    0:00:11    3379.1      1.96      29.8       0.0 U_acc/o_data_reg[31]/D   
    0:00:11    3387.7      1.96      29.7       0.0 U_acc/o_data_reg[31]/D   
    0:00:12    3387.5      1.96      29.7       0.0 U_acc/o_data_reg[31]/D   
    0:00:12    3386.7      1.95      29.7       0.0 U_acc/o_data_reg[31]/D   
    0:00:12    3395.9      1.95      29.6       0.0 U_acc/o_data_reg[31]/D   
    0:00:12    3397.1      1.95      29.6       0.0 U_acc/o_data_reg[31]/D   
    0:00:12    3399.2      1.94      29.6       0.0 U_acc/o_data_reg[31]/D   
    0:00:12    3401.2      1.94      29.6       0.0 U_acc/o_data_reg[31]/D   
    0:00:12    3415.4      1.94      29.5       0.0 U_acc/o_data_reg[31]/D   


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Mar 23 08:54:10 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     19
    Unconnected ports (LINT-28)                                    19

Cells                                                              19
    Connected to power or ground (LINT-32)                         17
    Nets connected to multiple pins on same cell (LINT-33)          2
--------------------------------------------------------------------------------

Warning: In design 'mul_border_WIDTH16_DW02_mult_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DW01_add_4', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DW01_add_4', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DW01_add_4', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DW01_add_4', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DW01_add_4', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DW01_add_4', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DW01_add_4', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DW01_add_4', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DW01_add_4', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DW01_add_4', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DW01_add_4', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DW01_add_4', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DW01_add_4', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DW01_add_4', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DW01_add_4', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DW01_add_4', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16', a pin on submodule 'mult_12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 1. 
Warning: In design 'acc_WIDTH32', a pin on submodule 'add_25' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n49' is connected to pins 'B[13]', 'B[12]'', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]'.
Warning: In design 'mul_border_WIDTH16_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B[0]', 'CI''.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design pe_border has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'pe_border'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:39    7544.5      2.15      37.9      11.6                                0.00  
    0:00:39    7518.1      2.16      38.2      13.9                                0.00  
    0:00:39    7518.1      2.16      38.2      13.9                                0.00  
    0:00:39    7518.6      2.16      38.1      12.7                                0.00  
    0:00:39    7518.6      2.16      38.1      12.7                                0.00  
    0:00:40    7053.8      2.14      36.8       0.6                                0.00  
    0:00:40    7031.7      2.11      36.5       0.6                                0.00  
    0:00:40    7031.7      2.11      36.5       0.6                                0.00  
    0:00:40    7032.2      2.11      36.5       0.6                                0.00  
    0:00:40    7033.2      2.11      36.5       0.6                                0.00  
    0:00:40    7035.2      2.10      36.3       0.6                                0.00  
    0:00:40    7035.2      2.10      36.3       0.6                                0.00  
    0:00:40    7035.2      2.10      36.3       0.6                                0.00  
    0:00:40    7035.2      2.10      36.3       0.6                                0.00  
    0:00:40    7035.2      2.10      36.3       0.6                                0.00  
    0:00:40    7047.4      2.10      36.1       0.3                                0.00  
    0:00:40    7047.9      2.10      36.1       0.2                                0.00  
    0:00:40    7047.9      2.10      36.1       0.2                                0.00  
    0:00:40    7047.9      2.10      36.1       0.2                                0.00  
    0:00:40    7047.9      2.10      36.1       0.2                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:40    7047.9      2.10      36.1       0.2                                0.00  
    0:00:41    7055.8      2.07      35.7       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:41    7070.3      2.05      35.6       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:41    7076.4      2.05      35.5       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:41    7085.0      2.05      35.4       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:41    7099.5      2.03      35.1       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:41    7098.2      2.02      34.6       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:41    7101.3      2.01      34.4       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:41    7101.8      2.01      34.4       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:41    7105.6      1.99      33.9       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:41    7119.3      1.98      33.8       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:42    7125.9      1.98      33.7       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:42    7125.9      1.97      33.7       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:42    7139.9      1.97      33.6       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:42    7143.0      1.96      33.6       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:42    7154.2      1.95      33.4       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:42    7157.7      1.94      33.3       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:42    7162.8      1.94      33.1       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:42    7169.7      1.94      33.1       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:42    7187.7      1.92      32.8       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:42    7207.3      1.91      32.6       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:43    7214.1      1.90      32.5       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:43    7226.8      1.90      32.4       0.4 U_acc/o_data_reg[28]/D         0.00  
    0:00:43    7238.5      1.90      32.4       0.4 U_acc/o_data_reg[28]/D         0.00  
    0:00:43    7256.8      1.90      32.4       0.4 U_acc/o_data_reg[28]/D         0.00  
    0:00:43    7263.7      1.90      32.4       0.4 U_acc/o_data_reg[28]/D         0.00  
    0:00:43    7267.2      1.89      32.3       0.4 U_acc/o_data_reg[28]/D         0.00  
    0:00:43    7279.7      1.88      32.2       0.4 U_acc/o_data_reg[28]/D         0.00  
    0:00:43    7288.8      1.88      32.1       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:43    7274.9      1.87      32.1       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:43    7279.2      1.87      32.1       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:44    7278.2      1.87      32.0       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:44    7292.2      1.86      32.0       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:44    7300.3      1.86      31.9       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:44    7330.8      1.85      31.6       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:44    7331.0      1.84      31.6       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:44    7334.1      1.83      31.5       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:44    7332.3      1.83      31.3       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:44    7314.0      1.83      31.3       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:44    7314.3      1.82      31.2       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:44    7319.6      1.82      31.1       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:44    7319.6      1.81      31.0       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:45    7337.1      1.81      31.0       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:45    7359.2      1.81      30.9       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:45    7364.1      1.81      30.9       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:45    7366.4      1.81      30.9       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:45    7370.9      1.80      30.7       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:45    7374.2      1.80      30.7       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:45    7371.7      1.80      30.7       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:45    7373.5      1.80      30.7       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:45    7373.5      1.80      30.7       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:45    7373.7      1.80      30.7       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:45    7383.4      1.79      30.6       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:46    7385.7      1.79      30.6       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:46    7411.6      1.78      30.4       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:46    7427.9      1.78      30.4       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:46    7444.9      1.77      30.4       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:46    7459.6      1.77      30.2       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:46    7465.7      1.76      30.2       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:46    7460.4      1.76      30.2       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:46    7462.9      1.74      30.1       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:46    7463.4      1.74      30.0       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:46    7472.1      1.73      29.9       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:46    7476.4      1.73      29.9       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:47    7478.9      1.73      29.9       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:47    7479.5      1.73      29.8       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:47    7484.5      1.72      29.8       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:47    7488.9      1.72      29.7       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:47    7490.9      1.72      29.7       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:47    7497.2      1.72      29.6       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:47    7498.8      1.72      29.6       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:47    7506.4      1.72      29.6       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:47    7501.1      1.71      29.6       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:47    7493.2      1.71      29.5       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:47    7502.1      1.71      29.4       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:47    7515.5      1.71      29.4       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:48    7510.7      1.70      29.3       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:48    7516.1      1.70      29.2       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:48    7518.1      1.69      29.2       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:48    7508.7      1.69      29.2       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:48    7507.9      1.69      29.2       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:48    7516.6      1.69      29.1       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:48    7529.0      1.69      29.1       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:48    7536.9      1.69      29.1       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:48    7533.6      1.68      29.1       0.2                                0.00  
    0:00:48    7533.6      1.68      29.1       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:49    7534.6      1.68      29.0       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:49    7536.4      1.68      29.0       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:49    7544.3      1.68      28.9       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:49    7545.8      1.68      28.9       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:49    7557.7      1.68      28.7       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:49    7560.8      1.67      28.7       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:49    7560.5      1.67      28.7       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:00:49    7577.0      1.67      28.6       0.2 U_acc/o_data_reg[25]/D         0.00  
    0:00:50    7597.1      1.66      28.5       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:50    7599.4      1.65      28.5       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:50    7596.4      1.65      28.4       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:50    7596.4      1.65      28.4       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:50    7591.5      1.65      28.3       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:50    7596.1      1.65      28.3       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:50    7607.3      1.64      28.3       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:50    7606.3      1.64      28.3       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:50    7609.3      1.64      28.3       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:50    7607.5      1.64      28.2       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:50    7621.5      1.64      28.2       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:50    7626.4      1.63      28.1       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:51    7627.4      1.63      28.1       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:51    7632.5      1.63      28.1       0.2 U_acc/o_data_reg[27]/D         0.00  
    0:00:51    7638.0      1.63      28.0       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:51    7638.0      1.63      28.0       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:53    7634.7      1.63      28.2       0.2                                0.00  
    0:00:53    7635.2      1.62      28.1       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:53    7634.2      1.62      28.1       0.2 U_acc/o_data_reg[30]/D         0.00  
    0:00:53    7636.8      1.62      28.0       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:00:53    7646.4      1.62      28.0       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:53    7654.3      1.62      27.9       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:00:53    7654.8      1.62      27.8       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:00:54    7654.6      1.62      27.8       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:54    7654.8      1.62      27.8       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:00:54    7656.1      1.62      27.8       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:54    7655.3      1.62      27.8       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:54    7657.1      1.62      27.7       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:00:54    7656.9      1.62      27.7       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:54    7662.7      1.62      27.7       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:54    7663.5      1.61      27.7       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:00:54    7664.5      1.61      27.6       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:00:54    7665.5      1.61      27.6       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:00:54    7665.5      1.61      27.6       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:00:55    7668.8      1.61      27.6       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:55    7667.8      1.61      27.6       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:55    7668.5      1.61      27.6       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:00:55    7667.3      1.61      27.5       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:00:55    7687.1      1.60      27.5       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:00:55    7693.2      1.60      27.5       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:01:01    7694.5      1.60      27.5       0.2                                0.00  
    0:01:01    7694.0      1.60      27.5       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:01:01    7694.0      1.60      27.5       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:01:01    7694.2      1.60      27.5       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:01:02    7694.0      1.60      27.5       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:01:02    7696.8      1.60      27.5       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:01:02    7696.5      1.60      27.5       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:01:02    7695.7      1.60      27.5       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:01:02    7707.9      1.60      27.5       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:01:02    7708.9      1.60      27.4       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:01:02    7708.9      1.60      27.4       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:01:02    7720.9      1.60      27.4       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:01:02    7723.9      1.60      27.4       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:01:02    7723.9      1.60      27.4       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:01:03    7726.7      1.60      27.4       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:01:03    7731.6      1.60      27.4       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:01:03    7733.6      1.60      27.3       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:01:03    7741.0      1.59      27.3       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:01:03    7734.9      1.59      27.3       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:01:03    7735.4      1.59      27.3       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:01:03    7737.7      1.59      27.3       0.2 U_acc/o_data_reg[29]/D         0.00  
    0:01:03    7739.4      1.59      27.2       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:01:03    7734.1      1.59      27.2       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:01:11    7734.1      1.58      27.2       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:01:12    7742.5      1.58      27.1       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:01:12    7743.3      1.57      27.0       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:01:13    7751.9      1.57      26.9       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:01:13    7755.2      1.57      26.8       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:01:13    7757.2      1.57      26.8       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:01:14    7758.8      1.57      26.8       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:01:14    7760.0      1.57      26.8       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:01:14    7771.2      1.56      26.8       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:01:14    7773.0      1.56      26.8       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:01:14    7774.5      1.56      26.8       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:01:14    7780.9      1.56      26.8       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:01:15    7783.9      1.56      26.8       0.2 U_acc/o_data_reg[25]/D         0.00  
    0:01:15    7786.5      1.56      26.8       0.2 U_acc/o_data_reg[28]/D         0.00  
    0:01:15    7792.8      1.56      26.8       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:01:15    7793.1      1.56      26.8       0.2 U_acc/o_data_reg[25]/D         0.00  
    0:01:16    7794.9      1.56      26.8       0.2 U_acc/o_data_reg[25]/D         0.00  
    0:01:16    7796.6      1.56      26.8       0.2 U_acc/o_data_reg[25]/D         0.00  
    0:01:16    7798.2      1.56      26.7       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:01:16    7799.9      1.56      26.7       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:01:16    7807.6      1.56      26.7       0.2 U_acc/o_data_reg[27]/D         0.00  
    0:01:17    7809.3      1.56      26.7       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:01:17    7810.9      1.56      26.7       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:01:17    7814.9      1.56      26.8       0.2 U_acc/o_data_reg[25]/D         0.00  
    0:01:17    7816.5      1.56      26.8       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:01:18    7818.0      1.56      26.8       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:01:18    7821.0      1.56      26.8       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:01:18    7823.1      1.56      26.8       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:01:19    7840.9      1.55      26.8       0.2 U_acc/o_data_reg[22]/D         0.00  
    0:01:19    7842.4      1.55      26.8       0.2 U_acc/o_data_reg[31]/D         0.00  
    0:01:19    7844.2      1.55      26.8       0.2 U_acc/o_data_reg[25]/D         0.00  
    0:01:19    7844.2      1.55      26.8       0.2                                0.00  
    0:01:19    7833.5      1.55      26.8       2.4                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:19    7833.5      1.55      26.8       2.4                                0.00  
    0:01:19    7816.7      1.55      26.8       0.1 net29904                       0.00  
    0:01:20    7816.7      1.55      26.8       0.1 net28570                       0.00  
    0:01:20    7815.7      1.55      26.7       0.1 U_acc/o_data_reg[26]/D         0.00  
    0:01:20    7816.2      1.55      26.7       0.1 U_acc/o_data_reg[31]/D         0.00  
    0:01:20    7818.2      1.55      26.7       0.1 U_acc/o_data_reg[31]/D         0.00  
    0:01:20    7818.0      1.55      26.7       0.1 U_acc/o_data_reg[31]/D         0.00  
    0:01:20    7814.2      1.55      26.7       0.1 net30054                       0.00  
    0:01:21    7817.5      1.55      26.7       0.1 net29706                       0.00  
    0:01:21    7815.4      1.55      26.7       0.1 net29962                       0.00  
    0:01:21    7818.5      1.55      26.7       0.0 U_acc/o_data_reg[31]/D         0.00  
    0:01:21    7813.1      1.55      26.6       0.0 U_acc/o_data_reg[31]/D         0.00  
    0:01:21    7819.0      1.54      26.6       0.0 U_acc/o_data_reg[31]/D         0.00  
    0:01:21    7819.0      1.54      26.6       0.0 U_acc/o_data_reg[28]/D         0.00  
    0:01:21    7810.1      1.54      26.5       0.0 U_acc/o_data_reg[27]/D         0.00  
    0:01:21    7812.1      1.54      26.5       0.0 U_acc/o_data_reg[28]/D         0.00  
    0:01:21    7812.1      1.54      26.5       0.0 U_acc/o_data_reg[28]/D         0.00  
    0:01:22    7812.4      1.54      26.6       0.0 net29559                       0.00  
    0:01:22    7807.6      1.56      26.8       0.0 net30203                       0.00  
    0:01:22    7808.8      1.55      26.6       0.0 U_acc/o_data_reg[28]/D         0.00  
    0:01:22    7810.9      1.54      26.5       0.0 U_acc/o_data_reg[28]/D         0.00  
    0:01:22    7810.9      1.54      26.5       0.0 U_acc/o_data_reg[28]/D         0.00  
    0:01:22    7810.9      1.54      26.5       0.0                                0.00  
    0:01:22    7813.7      1.54      26.5       0.0                                0.00  
    0:01:23    7816.2      1.54      26.5       0.0                                0.00  
    0:01:23    7809.3      1.54      26.4       0.0                                0.00  
    0:01:23    7809.3      1.54      26.3       0.0                                0.00  
    0:01:23    7811.6      1.54      26.3       0.0                                0.00  
    0:01:23    7825.9      1.54      26.3       0.0                                0.00  
    0:01:23    7825.3      1.54      26.3       0.0                                0.00  
    0:01:23    7825.1      1.54      26.3       0.0                                0.00  
    0:01:23    7824.1      1.54      26.2       0.0                                0.00  
    0:01:23    7823.6      1.54      26.2       0.0                                0.00  
    0:01:23    7825.1      1.54      26.2       0.0                                0.00  
    0:01:23    7825.1      1.54      26.2       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:23    7825.1      1.54      26.2       0.0                                0.00  
    0:01:23    7825.1      1.54      26.2       0.0                                0.00  
    0:01:23    7632.7      1.55      26.2       0.0                                0.00  
    0:01:24    7614.9      1.55      26.3       0.0                                0.00  
    0:01:24    7610.6      1.56      26.5       0.0                                0.00  
    0:01:24    7608.1      1.56      26.5       0.0                                0.00  
    0:01:24    7605.5      1.56      26.5       0.0                                0.00  
    0:01:24    7605.5      1.56      26.5       0.0                                0.00  
    0:01:24    7605.5      1.56      26.5       0.0                                0.00  
    0:01:24    7459.6      1.57      26.7       0.0                                0.00  
    0:01:24    7451.2      1.57      26.7       0.0                                0.00  
    0:01:24    7451.2      1.57      26.7       0.0                                0.00  
    0:01:24    7451.2      1.57      26.7       0.0                                0.00  
    0:01:24    7451.2      1.57      26.7       0.0                                0.00  
    0:01:24    7451.2      1.57      26.7       0.0                                0.00  
    0:01:24    7451.2      1.57      26.7       0.0                                0.00  
    0:01:24    7451.2      1.57      26.7       0.0 net27431                       0.00  
    0:01:24    7453.3      1.57      26.6       0.0 U_acc/o_data_reg[28]/D         0.00  
    0:01:24    7456.1      1.57      26.6       0.0 U_acc/o_data_reg[31]/D         0.00  
    0:01:24    7459.1      1.55      26.4       0.0 U_acc/o_data_reg[31]/D         0.00  
    0:01:25    7458.4      1.55      26.4       0.0 U_acc/o_data_reg[28]/D         0.00  
    0:01:25    7472.3      1.54      26.2       0.0 U_acc/o_data_reg[28]/D         0.00  
    0:01:25    7474.1      1.54      26.2       0.0 U_acc/o_data_reg[28]/D         0.00  
    0:01:25    7480.0      1.54      26.1       0.0 U_acc/o_data_reg[28]/D         0.00  
    0:01:25    7475.1      1.54      26.1       0.0                                0.00  
    0:01:25    7470.1      1.54      26.1       0.0                                0.00  
    0:01:25    7454.8      1.54      26.1       0.0                                0.00  
    0:01:25    7428.1      1.54      26.1       0.0                                0.00  
    0:01:26    7412.1      1.54      26.1       0.0                                0.00  
    0:01:26    7412.6      1.53      26.1       0.0                                0.00  
    0:01:26    7414.7      1.53      26.0       0.0                                0.00  
    0:01:26    7420.5      1.53      26.0       0.0                                0.00  
    0:01:26    7421.3      1.53      25.9       0.0                                0.00  
    0:01:26    7423.5      1.53      25.9       0.0                                0.00  
    0:01:26    7434.7      1.53      25.9       0.0                                0.00  
    0:01:26    7436.8      1.53      25.8       0.0                                0.00  
    0:01:26    7438.8      1.53      25.8       0.0                                0.00  
    0:01:26    7438.8      1.53      25.8       0.0                                0.00  
    0:01:26    7429.6      1.53      25.8       0.0                                0.00  
    0:01:26    7436.0      1.53      25.7       0.0                                0.00  
    0:01:27    7427.6      1.53      25.6       0.0                                0.00  
    0:01:27    7428.4      1.53      25.6       0.0 U_acc/o_data_reg[29]/D         0.00  
    0:01:27    7433.7      1.53      25.6       0.0 U_acc/o_data_reg[29]/D         0.00  
    0:01:27    7433.7      1.53      25.6       0.0 U_acc/o_data_reg[31]/D         0.00  
    0:01:27    7435.2      1.53      25.6       0.0 U_acc/o_data_reg[31]/D         0.00  
    0:01:27    7437.5      1.53      25.6       0.0 U_acc/o_data_reg[31]/D         0.00  
    0:01:27    7451.0      1.52      25.6       0.0 U_acc/o_data_reg[31]/D         0.00  
    0:01:28    7454.8      1.52      25.6       0.0 U_acc/o_data_reg[28]/D         0.00  
    0:01:28    7455.8      1.52      25.6       0.0 U_acc/o_data_reg[28]/D         0.00  
    0:01:28    7457.1      1.52      25.6       0.0 U_acc/o_data_reg[31]/D         0.00  
    0:01:28    7457.1      1.52      25.6       0.0 U_acc/o_data_reg[28]/D         0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > pe_border_area.txt
report_power > pe_border_power.txt
report_timing -delay min > pe_border_min_delay.txt
report_timing -delay max > pe_border_max_delay.txt
#### write out final netlist ######
write -format verilog pe_border -output pe_border.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/binaryparallel/pe_border.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit
Memory usage for this session 156 Mbytes.
Memory usage for this session including child processes 156 Mbytes.
CPU usage for this session 87 seconds ( 0.02 hours ).
Elapsed time for this session 91 seconds ( 0.03 hours ).

Thank you...
