// Seed: 1807224654
module module_0 (
    input uwire id_0,
    input wor   id_1,
    input tri0  id_2,
    input wor   id_3
);
  assign id_5 = ~-1;
  wire id_6;
  module_2 modCall_1 (
      id_5,
      id_5
  );
  assign modCall_1.id_6 = 0;
  parameter id_7 = 1'b0;
  wire id_8;
  localparam id_9 = -1 == "";
  assign id_6 = (id_1);
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1
);
  assign id_0 = 1;
  wire id_3, id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_3 + -1;
  uwire id_4;
  id_5 :
  assert property (@(posedge -1) 1) begin : LABEL_0
    id_4 = 1;
  end
  uwire id_6 = 1 && 1'b0;
  wire  id_7;
  wire id_8, id_9, id_10, id_11, id_12;
  wire id_13 = id_2;
  assign id_10 = id_2;
  assign id_6  = -1;
  assign id_10 = id_2;
endmodule
