simSimulator = "verilog"
simLibName = "16nm_Tests"
simCellName = "6T_MultiBank_16K_8K_Test"
simViewName = "config"
