{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565054851701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565054851701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 05 19:27:31 2019 " "Processing started: Mon Aug 05 19:27:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565054851701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054851701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fingerprint -c fingerprint " "Command: quartus_map --read_settings_files=on --write_settings_files=off fingerprint -c fingerprint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054851701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565054852373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565054852373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/prj_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/prj_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor " "Found entity 1: prj_processor" {  } { { "prj_processor/synthesis/prj_processor.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "prj_processor/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "prj_processor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_irq_mapper " "Found entity 1: prj_processor_irq_mapper" {  } { { "prj_processor/synthesis/submodules/prj_processor_irq_mapper.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0 " "Found entity 1: prj_processor_mm_interconnect_0" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_avalon_st_adapter " "Found entity 1: prj_processor_mm_interconnect_0_avalon_st_adapter" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_rsp_mux_001 " "Found entity 1: prj_processor_mm_interconnect_0_rsp_mux_001" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860590 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_rsp_mux " "Found entity 1: prj_processor_mm_interconnect_0_rsp_mux" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_rsp_demux_002 " "Found entity 1: prj_processor_mm_interconnect_0_rsp_demux_002" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_rsp_demux " "Found entity 1: prj_processor_mm_interconnect_0_rsp_demux" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_cmd_mux_002 " "Found entity 1: prj_processor_mm_interconnect_0_cmd_mux_002" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_cmd_mux " "Found entity 1: prj_processor_mm_interconnect_0_cmd_mux" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_cmd_demux_001 " "Found entity 1: prj_processor_mm_interconnect_0_cmd_demux_001" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_cmd_demux " "Found entity 1: prj_processor_mm_interconnect_0_cmd_demux" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "prj_processor/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file prj_processor/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "prj_processor/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860606 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "prj_processor/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "prj_processor/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "prj_processor/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel prj_processor_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at prj_processor_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565054860606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel prj_processor_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at prj_processor_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565054860606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_router_004_default_decode " "Found entity 1: prj_processor_mm_interconnect_0_router_004_default_decode" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860606 ""} { "Info" "ISGN_ENTITY_NAME" "2 prj_processor_mm_interconnect_0_router_004 " "Found entity 2: prj_processor_mm_interconnect_0_router_004" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel prj_processor_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at prj_processor_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565054860606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel prj_processor_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at prj_processor_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565054860606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_router_002_default_decode " "Found entity 1: prj_processor_mm_interconnect_0_router_002_default_decode" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860606 ""} { "Info" "ISGN_ENTITY_NAME" "2 prj_processor_mm_interconnect_0_router_002 " "Found entity 2: prj_processor_mm_interconnect_0_router_002" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel prj_processor_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at prj_processor_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565054860606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel prj_processor_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at prj_processor_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565054860606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_router_001_default_decode " "Found entity 1: prj_processor_mm_interconnect_0_router_001_default_decode" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860621 ""} { "Info" "ISGN_ENTITY_NAME" "2 prj_processor_mm_interconnect_0_router_001 " "Found entity 2: prj_processor_mm_interconnect_0_router_001" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel prj_processor_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at prj_processor_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565054860621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel prj_processor_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at prj_processor_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565054860621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_mm_interconnect_0_router_default_decode " "Found entity 1: prj_processor_mm_interconnect_0_router_default_decode" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860621 ""} { "Info" "ISGN_ENTITY_NAME" "2 prj_processor_mm_interconnect_0_router " "Found entity 2: prj_processor_mm_interconnect_0_router" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "prj_processor/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "prj_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "prj_processor/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "prj_processor/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "prj_processor/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_sysid " "Found entity 1: prj_processor_sysid" {  } { { "prj_processor/synthesis/submodules/prj_processor_sysid.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_sys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_sys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_sys_timer " "Found entity 1: prj_processor_sys_timer" {  } { { "prj_processor/synthesis/submodules/prj_processor_sys_timer.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_sys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_prog_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_prog_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_prog_mem " "Found entity 1: prj_processor_prog_mem" {  } { { "prj_processor/synthesis/submodules/prj_processor_prog_mem.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_prog_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_jtag_uart_sim_scfifo_w " "Found entity 1: prj_processor_jtag_uart_sim_scfifo_w" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860637 ""} { "Info" "ISGN_ENTITY_NAME" "2 prj_processor_jtag_uart_scfifo_w " "Found entity 2: prj_processor_jtag_uart_scfifo_w" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860637 ""} { "Info" "ISGN_ENTITY_NAME" "3 prj_processor_jtag_uart_sim_scfifo_r " "Found entity 3: prj_processor_jtag_uart_sim_scfifo_r" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860637 ""} { "Info" "ISGN_ENTITY_NAME" "4 prj_processor_jtag_uart_scfifo_r " "Found entity 4: prj_processor_jtag_uart_scfifo_r" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860637 ""} { "Info" "ISGN_ENTITY_NAME" "5 prj_processor_jtag_uart " "Found entity 5: prj_processor_jtag_uart" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_fp1_control.v 5 5 " "Found 5 design units, including 5 entities, in source file prj_processor/synthesis/submodules/prj_processor_fp1_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_fp1_control_tx " "Found entity 1: prj_processor_fp1_control_tx" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860637 ""} { "Info" "ISGN_ENTITY_NAME" "2 prj_processor_fp1_control_rx_stimulus_source " "Found entity 2: prj_processor_fp1_control_rx_stimulus_source" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860637 ""} { "Info" "ISGN_ENTITY_NAME" "3 prj_processor_fp1_control_rx " "Found entity 3: prj_processor_fp1_control_rx" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860637 ""} { "Info" "ISGN_ENTITY_NAME" "4 prj_processor_fp1_control_regs " "Found entity 4: prj_processor_fp1_control_regs" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860637 ""} { "Info" "ISGN_ENTITY_NAME" "5 prj_processor_fp1_control " "Found entity 5: prj_processor_fp1_control" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_cpu " "Found entity 1: prj_processor_cpu" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054860637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054860637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_cpu_cpu_ic_data_module " "Found entity 1: prj_processor_cpu_cpu_ic_data_module" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "2 prj_processor_cpu_cpu_ic_tag_module " "Found entity 2: prj_processor_cpu_cpu_ic_tag_module" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "3 prj_processor_cpu_cpu_bht_module " "Found entity 3: prj_processor_cpu_cpu_bht_module" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "4 prj_processor_cpu_cpu_register_bank_a_module " "Found entity 4: prj_processor_cpu_cpu_register_bank_a_module" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "5 prj_processor_cpu_cpu_register_bank_b_module " "Found entity 5: prj_processor_cpu_cpu_register_bank_b_module" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "6 prj_processor_cpu_cpu_dc_tag_module " "Found entity 6: prj_processor_cpu_cpu_dc_tag_module" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "7 prj_processor_cpu_cpu_dc_data_module " "Found entity 7: prj_processor_cpu_cpu_dc_data_module" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "8 prj_processor_cpu_cpu_dc_victim_module " "Found entity 8: prj_processor_cpu_cpu_dc_victim_module" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "9 prj_processor_cpu_cpu_nios2_oci_debug " "Found entity 9: prj_processor_cpu_cpu_nios2_oci_debug" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "10 prj_processor_cpu_cpu_nios2_oci_break " "Found entity 10: prj_processor_cpu_cpu_nios2_oci_break" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "11 prj_processor_cpu_cpu_nios2_oci_xbrk " "Found entity 11: prj_processor_cpu_cpu_nios2_oci_xbrk" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "12 prj_processor_cpu_cpu_nios2_oci_dbrk " "Found entity 12: prj_processor_cpu_cpu_nios2_oci_dbrk" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "13 prj_processor_cpu_cpu_nios2_oci_itrace " "Found entity 13: prj_processor_cpu_cpu_nios2_oci_itrace" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "14 prj_processor_cpu_cpu_nios2_oci_td_mode " "Found entity 14: prj_processor_cpu_cpu_nios2_oci_td_mode" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "15 prj_processor_cpu_cpu_nios2_oci_dtrace " "Found entity 15: prj_processor_cpu_cpu_nios2_oci_dtrace" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "16 prj_processor_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: prj_processor_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "17 prj_processor_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: prj_processor_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "18 prj_processor_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: prj_processor_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "19 prj_processor_cpu_cpu_nios2_oci_fifo " "Found entity 19: prj_processor_cpu_cpu_nios2_oci_fifo" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "20 prj_processor_cpu_cpu_nios2_oci_pib " "Found entity 20: prj_processor_cpu_cpu_nios2_oci_pib" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "21 prj_processor_cpu_cpu_nios2_oci_im " "Found entity 21: prj_processor_cpu_cpu_nios2_oci_im" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "22 prj_processor_cpu_cpu_nios2_performance_monitors " "Found entity 22: prj_processor_cpu_cpu_nios2_performance_monitors" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "23 prj_processor_cpu_cpu_nios2_avalon_reg " "Found entity 23: prj_processor_cpu_cpu_nios2_avalon_reg" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "24 prj_processor_cpu_cpu_ociram_sp_ram_module " "Found entity 24: prj_processor_cpu_cpu_ociram_sp_ram_module" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "25 prj_processor_cpu_cpu_nios2_ocimem " "Found entity 25: prj_processor_cpu_cpu_nios2_ocimem" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "26 prj_processor_cpu_cpu_nios2_oci " "Found entity 26: prj_processor_cpu_cpu_nios2_oci" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""} { "Info" "ISGN_ENTITY_NAME" "27 prj_processor_cpu_cpu " "Found entity 27: prj_processor_cpu_cpu" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054861277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_cpu_cpu_debug_slave_sysclk " "Found entity 1: prj_processor_cpu_cpu_debug_slave_sysclk" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054861277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_cpu_cpu_debug_slave_tck " "Found entity 1: prj_processor_cpu_cpu_debug_slave_tck" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_tck.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054861277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_cpu_cpu_debug_slave_wrapper " "Found entity 1: prj_processor_cpu_cpu_debug_slave_wrapper" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054861277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_cpu_cpu_mult_cell " "Found entity 1: prj_processor_cpu_cpu_mult_cell" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_mult_cell.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054861293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_cpu_cpu_test_bench " "Found entity 1: prj_processor_cpu_cpu_test_bench" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_test_bench.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054861293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_Switches " "Found entity 1: prj_processor_Switches" {  } { { "prj_processor/synthesis/submodules/prj_processor_Switches.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054861293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_LEDs " "Found entity 1: prj_processor_LEDs" {  } { { "prj_processor/synthesis/submodules/prj_processor_LEDs.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054861293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_hex_0.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_hex_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_HEX_0 " "Found entity 1: prj_processor_HEX_0" {  } { { "prj_processor/synthesis/submodules/prj_processor_HEX_0.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_HEX_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054861293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_processor/synthesis/submodules/prj_processor_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file prj_processor/synthesis/submodules/prj_processor_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_processor_Buttons " "Found entity 1: prj_processor_Buttons" {  } { { "prj_processor/synthesis/submodules/prj_processor_Buttons.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_Buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054861293 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PWM.v(8) " "Verilog HDL information at PWM.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "PWM.v" "" { Text "C:/SoftProcDes/fp_project/PWM.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1565054861293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "C:/SoftProcDes/fp_project/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054861293 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "hdl/fingerprint_if.vhd " "Can't analyze file -- file hdl/fingerprint_if.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1565054861293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project_bdf " "Found entity 1: project_bdf" {  } { { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054861293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054861293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project_bdf " "Elaborating entity \"project_bdf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565054861418 ""}
{ "Warning" "WGDFX_INCONSISTENT_IO_TYPE" "GPIO " "Found inconsistent I/O type for element \"GPIO\"" {  } { { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 352 72 240 368 "GPIO\[2\]" "" } { 312 64 240 328 "GPIO\[1\]" "" } } } }  } 0 275086 "Found inconsistent I/O type for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054861418 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "GPIO " "Converted elements in bus name \"GPIO\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO\[2\] GPIO2 " "Converted element name(s) from \"GPIO\[2\]\" to \"GPIO2\"" {  } { { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 352 72 240 368 "GPIO\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054861418 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO\[3\] GPIO3 " "Converted element name(s) from \"GPIO\[3\]\" to \"GPIO3\"" {  } { { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 368 72 240 384 "GPIO\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054861418 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO\[1\] GPIO1 " "Converted element name(s) from \"GPIO\[1\]\" to \"GPIO1\"" {  } { { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 312 64 240 328 "GPIO\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054861418 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO\[4\] GPIO4 " "Converted element name(s) from \"GPIO\[4\]\" to \"GPIO4\"" {  } { { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 240 1416 1592 256 "GPIO\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054861418 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO\[0\] GPIO0 " "Converted element name(s) from \"GPIO\[0\]\" to \"GPIO0\"" {  } { { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 296 64 240 312 "GPIO\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054861418 ""}  } { { "project_bdf.bdf" "" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 352 72 240 368 "GPIO\[2\]" "" } { 368 72 240 384 "GPIO\[3\]" "" } { 312 64 240 328 "GPIO\[1\]" "" } { 240 1416 1592 256 "GPIO\[4\]" "" } { 296 64 240 312 "GPIO\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1565054861418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor prj_processor:inst " "Elaborating entity \"prj_processor\" for hierarchy \"prj_processor:inst\"" {  } { { "project_bdf.bdf" "inst" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 136 504 1016 792 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054861433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_Buttons prj_processor:inst\|prj_processor_Buttons:buttons " "Elaborating entity \"prj_processor_Buttons\" for hierarchy \"prj_processor:inst\|prj_processor_Buttons:buttons\"" {  } { { "prj_processor/synthesis/prj_processor.v" "buttons" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054861480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_HEX_0 prj_processor:inst\|prj_processor_HEX_0:hex_0 " "Elaborating entity \"prj_processor_HEX_0\" for hierarchy \"prj_processor:inst\|prj_processor_HEX_0:hex_0\"" {  } { { "prj_processor/synthesis/prj_processor.v" "hex_0" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054861496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_LEDs prj_processor:inst\|prj_processor_LEDs:leds " "Elaborating entity \"prj_processor_LEDs\" for hierarchy \"prj_processor:inst\|prj_processor_LEDs:leds\"" {  } { { "prj_processor/synthesis/prj_processor.v" "leds" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054861527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_Switches prj_processor:inst\|prj_processor_Switches:switches " "Elaborating entity \"prj_processor_Switches\" for hierarchy \"prj_processor:inst\|prj_processor_Switches:switches\"" {  } { { "prj_processor/synthesis/prj_processor.v" "switches" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054861543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu prj_processor:inst\|prj_processor_cpu:cpu " "Elaborating entity \"prj_processor_cpu\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\"" {  } { { "prj_processor/synthesis/prj_processor.v" "cpu" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054861558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu " "Elaborating entity \"prj_processor_cpu_cpu\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu.v" "cpu" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054861590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_test_bench prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_test_bench:the_prj_processor_cpu_cpu_test_bench " "Elaborating entity \"prj_processor_cpu_cpu_test_bench\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_test_bench:the_prj_processor_cpu_cpu_test_bench\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_test_bench" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 5992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054861949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_ic_data_module prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_data_module:prj_processor_cpu_cpu_ic_data " "Elaborating entity \"prj_processor_cpu_cpu_ic_data_module\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_data_module:prj_processor_cpu_cpu_ic_data\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_ic_data" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 6994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_data_module:prj_processor_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_data_module:prj_processor_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_altsyncram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_moc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_moc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_moc1 " "Found entity 1: altsyncram_moc1" {  } { { "db/altsyncram_moc1.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_moc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054862230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054862230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_moc1 prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_data_module:prj_processor_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_moc1:auto_generated " "Elaborating entity \"altsyncram_moc1\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_data_module:prj_processor_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_moc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_ic_tag_module prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_tag_module:prj_processor_cpu_cpu_ic_tag " "Elaborating entity \"prj_processor_cpu_cpu_ic_tag_module\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_tag_module:prj_processor_cpu_cpu_ic_tag\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_ic_tag" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 7060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_tag_module:prj_processor_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_tag_module:prj_processor_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_altsyncram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_phc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_phc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_phc1 " "Found entity 1: altsyncram_phc1" {  } { { "db/altsyncram_phc1.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_phc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054862340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054862340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_phc1 prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_tag_module:prj_processor_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_phc1:auto_generated " "Elaborating entity \"altsyncram_phc1\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_ic_tag_module:prj_processor_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_phc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_bht_module prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_bht_module:prj_processor_cpu_cpu_bht " "Elaborating entity \"prj_processor_cpu_cpu_bht_module\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_bht_module:prj_processor_cpu_cpu_bht\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_bht" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 7258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_bht_module:prj_processor_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_bht_module:prj_processor_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_altsyncram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_vhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054862449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054862449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_bht_module:prj_processor_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_bht_module:prj_processor_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_register_bank_a_module prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_register_bank_a_module:prj_processor_cpu_cpu_register_bank_a " "Elaborating entity \"prj_processor_cpu_cpu_register_bank_a_module\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_register_bank_a_module:prj_processor_cpu_cpu_register_bank_a\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_register_bank_a" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 8206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_register_bank_a_module:prj_processor_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_register_bank_a_module:prj_processor_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_altsyncram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054862558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054862558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_register_bank_a_module:prj_processor_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_register_bank_a_module:prj_processor_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_register_bank_b_module prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_register_bank_b_module:prj_processor_cpu_cpu_register_bank_b " "Elaborating entity \"prj_processor_cpu_cpu_register_bank_b_module\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_register_bank_b_module:prj_processor_cpu_cpu_register_bank_b\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_register_bank_b" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 8224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_mult_cell prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell " "Elaborating entity \"prj_processor_cpu_cpu_mult_cell\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_mult_cell" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 8809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/SoftProcDes/fp_project/db/altera_mult_add_bbo2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054862714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054862714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/SoftProcDes/fp_project/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054862996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_dc_tag_module prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_tag_module:prj_processor_cpu_cpu_dc_tag " "Elaborating entity \"prj_processor_cpu_cpu_dc_tag_module\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_tag_module:prj_processor_cpu_cpu_dc_tag\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_dc_tag" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 9231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_tag_module:prj_processor_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_tag_module:prj_processor_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_altsyncram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tb1 " "Found entity 1: altsyncram_9tb1" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_9tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054863699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054863699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tb1 prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_tag_module:prj_processor_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9tb1:auto_generated " "Elaborating entity \"altsyncram_9tb1\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_tag_module:prj_processor_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_dc_data_module prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_data_module:prj_processor_cpu_cpu_dc_data " "Elaborating entity \"prj_processor_cpu_cpu_dc_data_module\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_data_module:prj_processor_cpu_cpu_dc_data\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_dc_data" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 9297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_data_module:prj_processor_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_data_module:prj_processor_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_altsyncram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_aoe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054863808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054863808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_data_module:prj_processor_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_data_module:prj_processor_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_dc_victim_module prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_victim_module:prj_processor_cpu_cpu_dc_victim " "Elaborating entity \"prj_processor_cpu_cpu_dc_victim_module\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_victim_module:prj_processor_cpu_cpu_dc_victim\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_dc_victim" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 9409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_victim_module:prj_processor_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_victim_module:prj_processor_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_altsyncram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_hec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054863949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054863949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_victim_module:prj_processor_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_dc_victim_module:prj_processor_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 10240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054863995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_debug prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_debug\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_debug" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_debug:the_prj_processor_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_break prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_break:the_prj_processor_cpu_cpu_nios2_oci_break " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_break\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_break:the_prj_processor_cpu_cpu_nios2_oci_break\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_break" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_xbrk prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_xbrk:the_prj_processor_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_xbrk:the_prj_processor_cpu_cpu_nios2_oci_xbrk\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_xbrk" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_dbrk prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_dbrk:the_prj_processor_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_dbrk:the_prj_processor_cpu_cpu_nios2_oci_dbrk\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_dbrk" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_itrace prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_itrace:the_prj_processor_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_itrace\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_itrace:the_prj_processor_cpu_cpu_nios2_oci_itrace\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_itrace" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_dtrace prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_dtrace:the_prj_processor_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_dtrace:the_prj_processor_cpu_cpu_nios2_oci_dtrace\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_dtrace" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_td_mode prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_dtrace:the_prj_processor_cpu_cpu_nios2_oci_dtrace\|prj_processor_cpu_cpu_nios2_oci_td_mode:prj_processor_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_dtrace:the_prj_processor_cpu_cpu_nios2_oci_dtrace\|prj_processor_cpu_cpu_nios2_oci_td_mode:prj_processor_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_fifo prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_fifo:the_prj_processor_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_fifo\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_fifo:the_prj_processor_cpu_cpu_nios2_oci_fifo\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_fifo" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_compute_input_tm_cnt prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_fifo:the_prj_processor_cpu_cpu_nios2_oci_fifo\|prj_processor_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_prj_processor_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_fifo:the_prj_processor_cpu_cpu_nios2_oci_fifo\|prj_processor_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_prj_processor_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_fifo_wrptr_inc prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_fifo:the_prj_processor_cpu_cpu_nios2_oci_fifo\|prj_processor_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_prj_processor_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_fifo:the_prj_processor_cpu_cpu_nios2_oci_fifo\|prj_processor_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_prj_processor_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_fifo_cnt_inc prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_fifo:the_prj_processor_cpu_cpu_nios2_oci_fifo\|prj_processor_cpu_cpu_nios2_oci_fifo_cnt_inc:the_prj_processor_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_fifo:the_prj_processor_cpu_cpu_nios2_oci_fifo\|prj_processor_cpu_cpu_nios2_oci_fifo_cnt_inc:the_prj_processor_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_pib prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_pib:the_prj_processor_cpu_cpu_nios2_oci_pib " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_pib\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_pib:the_prj_processor_cpu_cpu_nios2_oci_pib\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_pib" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_oci_im prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_im:the_prj_processor_cpu_cpu_nios2_oci_im " "Elaborating entity \"prj_processor_cpu_cpu_nios2_oci_im\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_oci_im:the_prj_processor_cpu_cpu_nios2_oci_im\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_im" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_avalon_reg prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_avalon_reg:the_prj_processor_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"prj_processor_cpu_cpu_nios2_avalon_reg\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_avalon_reg:the_prj_processor_cpu_cpu_nios2_avalon_reg\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_avalon_reg" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_nios2_ocimem prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_ocimem:the_prj_processor_cpu_cpu_nios2_ocimem " "Elaborating entity \"prj_processor_cpu_cpu_nios2_ocimem\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_ocimem:the_prj_processor_cpu_cpu_nios2_ocimem\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_ocimem" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_ociram_sp_ram_module prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_ocimem:the_prj_processor_cpu_cpu_nios2_ocimem\|prj_processor_cpu_cpu_ociram_sp_ram_module:prj_processor_cpu_cpu_ociram_sp_ram " "Elaborating entity \"prj_processor_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_ocimem:the_prj_processor_cpu_cpu_nios2_ocimem\|prj_processor_cpu_cpu_ociram_sp_ram_module:prj_processor_cpu_cpu_ociram_sp_ram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "prj_processor_cpu_cpu_ociram_sp_ram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_ocimem:the_prj_processor_cpu_cpu_nios2_ocimem\|prj_processor_cpu_cpu_ociram_sp_ram_module:prj_processor_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_ocimem:the_prj_processor_cpu_cpu_nios2_ocimem\|prj_processor_cpu_cpu_ociram_sp_ram_module:prj_processor_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_altsyncram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054864839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054864839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_ocimem:the_prj_processor_cpu_cpu_nios2_ocimem\|prj_processor_cpu_cpu_ociram_sp_ram_module:prj_processor_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_nios2_ocimem:the_prj_processor_cpu_cpu_nios2_ocimem\|prj_processor_cpu_cpu_ociram_sp_ram_module:prj_processor_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_debug_slave_wrapper prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"prj_processor_cpu_cpu_debug_slave_wrapper\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_debug_slave_wrapper" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_debug_slave_tck prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|prj_processor_cpu_cpu_debug_slave_tck:the_prj_processor_cpu_cpu_debug_slave_tck " "Elaborating entity \"prj_processor_cpu_cpu_debug_slave_tck\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|prj_processor_cpu_cpu_debug_slave_tck:the_prj_processor_cpu_cpu_debug_slave_tck\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v" "the_prj_processor_cpu_cpu_debug_slave_tck" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_cpu_cpu_debug_slave_sysclk prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|prj_processor_cpu_cpu_debug_slave_sysclk:the_prj_processor_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"prj_processor_cpu_cpu_debug_slave_sysclk\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|prj_processor_cpu_cpu_debug_slave_sysclk:the_prj_processor_cpu_cpu_debug_slave_sysclk\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v" "the_prj_processor_cpu_cpu_debug_slave_sysclk" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:prj_processor_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:prj_processor_cpu_cpu_debug_slave_phy\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v" "prj_processor_cpu_cpu_debug_slave_phy" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:prj_processor_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:prj_processor_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054864980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:prj_processor_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:prj_processor_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054865636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:prj_processor_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci\|prj_processor_cpu_cpu_debug_slave_wrapper:the_prj_processor_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:prj_processor_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054865745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_fp1_control prj_processor:inst\|prj_processor_fp1_control:fp1_control " "Elaborating entity \"prj_processor_fp1_control\" for hierarchy \"prj_processor:inst\|prj_processor_fp1_control:fp1_control\"" {  } { { "prj_processor/synthesis/prj_processor.v" "fp1_control" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054865792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_fp1_control_tx prj_processor:inst\|prj_processor_fp1_control:fp1_control\|prj_processor_fp1_control_tx:the_prj_processor_fp1_control_tx " "Elaborating entity \"prj_processor_fp1_control_tx\" for hierarchy \"prj_processor:inst\|prj_processor_fp1_control:fp1_control\|prj_processor_fp1_control_tx:the_prj_processor_fp1_control_tx\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "the_prj_processor_fp1_control_tx" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054865807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_fp1_control_rx prj_processor:inst\|prj_processor_fp1_control:fp1_control\|prj_processor_fp1_control_rx:the_prj_processor_fp1_control_rx " "Elaborating entity \"prj_processor_fp1_control_rx\" for hierarchy \"prj_processor:inst\|prj_processor_fp1_control:fp1_control\|prj_processor_fp1_control_rx:the_prj_processor_fp1_control_rx\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "the_prj_processor_fp1_control_rx" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054865823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_fp1_control_rx_stimulus_source prj_processor:inst\|prj_processor_fp1_control:fp1_control\|prj_processor_fp1_control_rx:the_prj_processor_fp1_control_rx\|prj_processor_fp1_control_rx_stimulus_source:the_prj_processor_fp1_control_rx_stimulus_source " "Elaborating entity \"prj_processor_fp1_control_rx_stimulus_source\" for hierarchy \"prj_processor:inst\|prj_processor_fp1_control:fp1_control\|prj_processor_fp1_control_rx:the_prj_processor_fp1_control_rx\|prj_processor_fp1_control_rx_stimulus_source:the_prj_processor_fp1_control_rx_stimulus_source\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "the_prj_processor_fp1_control_rx_stimulus_source" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054865839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_fp1_control_regs prj_processor:inst\|prj_processor_fp1_control:fp1_control\|prj_processor_fp1_control_regs:the_prj_processor_fp1_control_regs " "Elaborating entity \"prj_processor_fp1_control_regs\" for hierarchy \"prj_processor:inst\|prj_processor_fp1_control:fp1_control\|prj_processor_fp1_control_regs:the_prj_processor_fp1_control_regs\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "the_prj_processor_fp1_control_regs" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054865854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_jtag_uart prj_processor:inst\|prj_processor_jtag_uart:jtag_uart " "Elaborating entity \"prj_processor_jtag_uart\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\"" {  } { { "prj_processor/synthesis/prj_processor.v" "jtag_uart" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054865886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_jtag_uart_scfifo_w prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w " "Elaborating entity \"prj_processor_jtag_uart_scfifo_w\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "the_prj_processor_jtag_uart_scfifo_w" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054865901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "wfifo" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866120 ""}  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565054866120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/SoftProcDes/fp_project/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054866151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054866151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/SoftProcDes/fp_project/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054866182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054866182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/SoftProcDes/fp_project/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/SoftProcDes/fp_project/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054866198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054866198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/SoftProcDes/fp_project/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/SoftProcDes/fp_project/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054866261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054866261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/SoftProcDes/fp_project/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054866307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054866307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/SoftProcDes/fp_project/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/SoftProcDes/fp_project/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054866354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054866354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_w:the_prj_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/SoftProcDes/fp_project/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_jtag_uart_scfifo_r prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_r:the_prj_processor_jtag_uart_scfifo_r " "Elaborating entity \"prj_processor_jtag_uart_scfifo_r\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|prj_processor_jtag_uart_scfifo_r:the_prj_processor_jtag_uart_scfifo_r\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "the_prj_processor_jtag_uart_scfifo_r" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "prj_processor_jtag_uart_alt_jtag_atlantic" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866651 ""}  } { { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565054866651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866698 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866714 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"prj_processor:inst\|prj_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:prj_processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_prog_mem prj_processor:inst\|prj_processor_prog_mem:prog_mem " "Elaborating entity \"prj_processor_prog_mem\" for hierarchy \"prj_processor:inst\|prj_processor_prog_mem:prog_mem\"" {  } { { "prj_processor/synthesis/prj_processor.v" "prog_mem" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_prog_mem.v" "the_altsyncram" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_prog_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_prog_mem.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_prog_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 20000 " "Parameter \"maximum_depth\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20000 " "Parameter \"numwords_a\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054866776 ""}  } { { "prj_processor/synthesis/submodules/prj_processor_prog_mem.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_prog_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565054866776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nnc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nnc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nnc1 " "Found entity 1: altsyncram_nnc1" {  } { { "db/altsyncram_nnc1.tdf" "" { Text "C:/SoftProcDes/fp_project/db/altsyncram_nnc1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054866823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054866823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nnc1 prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram\|altsyncram_nnc1:auto_generated " "Elaborating entity \"altsyncram_nnc1\" for hierarchy \"prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram\|altsyncram_nnc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_b7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b7a " "Found entity 1: decode_b7a" {  } { { "db/decode_b7a.tdf" "" { Text "C:/SoftProcDes/fp_project/db/decode_b7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054866901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054866901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_b7a prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram\|altsyncram_nnc1:auto_generated\|decode_b7a:decode3 " "Elaborating entity \"decode_b7a\" for hierarchy \"prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram\|altsyncram_nnc1:auto_generated\|decode_b7a:decode3\"" {  } { { "db/altsyncram_nnc1.tdf" "decode3" { Text "C:/SoftProcDes/fp_project/db/altsyncram_nnc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_83b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_83b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_83b " "Found entity 1: mux_83b" {  } { { "db/mux_83b.tdf" "" { Text "C:/SoftProcDes/fp_project/db/mux_83b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054866948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054866948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_83b prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram\|altsyncram_nnc1:auto_generated\|mux_83b:mux2 " "Elaborating entity \"mux_83b\" for hierarchy \"prj_processor:inst\|prj_processor_prog_mem:prog_mem\|altsyncram:the_altsyncram\|altsyncram_nnc1:auto_generated\|mux_83b:mux2\"" {  } { { "db/altsyncram_nnc1.tdf" "mux2" { Text "C:/SoftProcDes/fp_project/db/altsyncram_nnc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_sys_timer prj_processor:inst\|prj_processor_sys_timer:sys_timer " "Elaborating entity \"prj_processor_sys_timer\" for hierarchy \"prj_processor:inst\|prj_processor_sys_timer:sys_timer\"" {  } { { "prj_processor/synthesis/prj_processor.v" "sys_timer" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_sysid prj_processor:inst\|prj_processor_sysid:sysid " "Elaborating entity \"prj_processor_sysid\" for hierarchy \"prj_processor:inst\|prj_processor_sysid:sysid\"" {  } { { "prj_processor/synthesis/prj_processor.v" "sysid" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0 prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"prj_processor_mm_interconnect_0\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\"" {  } { { "prj_processor/synthesis/prj_processor.v" "mm_interconnect_0" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054866995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 1307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 1371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwm_control_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwm_control_s1_translator\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "pwm_control_s1_translator" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fp1_control_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fp1_control_s1_translator\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "fp1_control_s1_translator" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:prog_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:prog_mem_s1_translator\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "prog_mem_s1_translator" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 1755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "sys_timer_s1_translator" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 1819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 2476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 2557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 2641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "prj_processor/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_router prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router:router " "Elaborating entity \"prj_processor_mm_interconnect_0_router\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router:router\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "router" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 4698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_router_default_decode prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router:router\|prj_processor_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"prj_processor_mm_interconnect_0_router_default_decode\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router:router\|prj_processor_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_router_001 prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"prj_processor_mm_interconnect_0_router_001\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_001:router_001\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "router_001" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 4714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_router_001_default_decode prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_001:router_001\|prj_processor_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"prj_processor_mm_interconnect_0_router_001_default_decode\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_001:router_001\|prj_processor_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_router_002 prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"prj_processor_mm_interconnect_0_router_002\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_002:router_002\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "router_002" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 4730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_router_002_default_decode prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_002:router_002\|prj_processor_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"prj_processor_mm_interconnect_0_router_002_default_decode\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_002:router_002\|prj_processor_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_router_004 prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"prj_processor_mm_interconnect_0_router_004\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_004:router_004\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "router_004" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 4762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_router_004_default_decode prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_004:router_004\|prj_processor_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"prj_processor_mm_interconnect_0_router_004_default_decode\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_router_004:router_004\|prj_processor_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 5036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054867994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_cmd_demux prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"prj_processor_mm_interconnect_0_cmd_demux\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cmd_demux" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 5199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_cmd_demux_001 prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"prj_processor_mm_interconnect_0_cmd_demux_001\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 5222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_cmd_mux prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"prj_processor_mm_interconnect_0_cmd_mux\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cmd_mux" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 5239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_cmd_mux_002 prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"prj_processor_mm_interconnect_0_cmd_mux_002\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 5279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_rsp_demux prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"prj_processor_mm_interconnect_0_rsp_demux\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "rsp_demux" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 5540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_rsp_demux_002 prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"prj_processor_mm_interconnect_0_rsp_demux_002\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 5580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_rsp_mux prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"prj_processor_mm_interconnect_0_rsp_mux\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "rsp_mux" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 5937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_rsp_mux_001 prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"prj_processor_mm_interconnect_0_rsp_mux_001\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 5960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_avalon_st_adapter prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"prj_processor_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0.v" 5989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"prj_processor:inst\|prj_processor_mm_interconnect_0:mm_interconnect_0\|prj_processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|prj_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj_processor_irq_mapper prj_processor:inst\|prj_processor_irq_mapper:irq_mapper " "Elaborating entity \"prj_processor_irq_mapper\" for hierarchy \"prj_processor:inst\|prj_processor_irq_mapper:irq_mapper\"" {  } { { "prj_processor/synthesis/prj_processor.v" "irq_mapper" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller prj_processor:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"prj_processor:inst\|altera_reset_controller:rst_controller\"" {  } { { "prj_processor/synthesis/prj_processor.v" "rst_controller" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/prj_processor.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer prj_processor:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"prj_processor:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "prj_processor/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer prj_processor:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"prj_processor:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "prj_processor/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst1 " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst1\"" {  } { { "project_bdf.bdf" "inst1" { Schematic "C:/SoftProcDes/fp_project/project_bdf.bdf" { { 216 1232 1400 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054868526 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_prj_processor_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_prj_processor_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "the_prj_processor_cpu_cpu_nios2_oci_itrace" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1565054870181 "|project_bdf|prj_processor:inst|prj_processor_cpu:cpu|prj_processor_cpu_cpu:cpu|prj_processor_cpu_cpu_nios2_oci:the_prj_processor_cpu_cpu_nios2_oci|prj_processor_cpu_cpu_nios2_oci_itrace:the_prj_processor_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565054871009 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.08.05.19:27:54 Progress: Loading sld2dd85a2c/alt_sld_fab_wrapper_hw.tcl " "2019.08.05.19:27:54 Progress: Loading sld2dd85a2c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054874352 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054876852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054877008 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054879350 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054879491 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054879631 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054879803 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054879819 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054879819 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565054880522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dd85a2c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dd85a2c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dd85a2c/alt_sld_fab.v" "" { Text "C:/SoftProcDes/fp_project/db/ip/sld2dd85a2c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054880709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054880709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/SoftProcDes/fp_project/db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054880787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054880787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/SoftProcDes/fp_project/db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054880787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054880787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/SoftProcDes/fp_project/db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054880834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054880834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/SoftProcDes/fp_project/db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054880912 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/SoftProcDes/fp_project/db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054880912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054880912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/SoftProcDes/fp_project/db/ip/sld2dd85a2c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054880975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054880975 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "PWM:inst1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PWM:inst1\|Mult0\"" {  } { { "PWM.v" "Mult0" { Text "C:/SoftProcDes/fp_project/PWM.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565054885583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565054885583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565054885583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565054885583 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1565054885583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PWM:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:inst1\|lpm_mult:Mult0\"" {  } { { "PWM.v" "" { Text "C:/SoftProcDes/fp_project/PWM.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054885677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PWM:inst1\|lpm_mult:Mult0 " "Instantiated megafunction \"PWM:inst1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885677 ""}  } { { "PWM.v" "" { Text "C:/SoftProcDes/fp_project/PWM.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565054885677 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:inst1\|lpm_mult:Mult0\|multcore:mult_core PWM:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:inst1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"PWM:inst1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "PWM.v" "" { Text "C:/SoftProcDes/fp_project/PWM.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054885755 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder PWM:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PWM:inst1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "PWM.v" "" { Text "C:/SoftProcDes/fp_project/PWM.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054885770 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] PWM:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PWM:inst1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "PWM.v" "" { Text "C:/SoftProcDes/fp_project/PWM.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054885817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hrg " "Found entity 1: add_sub_hrg" {  } { { "db/add_sub_hrg.tdf" "" { Text "C:/SoftProcDes/fp_project/db/add_sub_hrg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054885864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054885864 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:inst1\|lpm_mult:Mult0\|altshift:external_latency_ffs PWM:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:inst1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PWM:inst1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "PWM.v" "" { Text "C:/SoftProcDes/fp_project/PWM.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054885880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054885911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885911 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565054885911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/SoftProcDes/fp_project/db/mult_9401.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054885942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054885942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054885989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"prj_processor:inst\|prj_processor_cpu:cpu\|prj_processor_cpu_cpu:cpu\|prj_processor_cpu_cpu_mult_cell:the_prj_processor_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565054885989 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565054885989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/SoftProcDes/fp_project/db/mult_9b01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565054886020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054886020 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1565054886973 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1565054886973 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1565054887020 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1565054887020 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1565054887020 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1565054887020 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1565054887020 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1565054887036 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 44 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 61 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 7655 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_jtag_uart.v" 398 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 42 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 4044 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_fp1_control.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_fp1_control.v" 43 -1 0 } } { "prj_processor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 5916 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 7664 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_sys_timer.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_sys_timer.v" 167 -1 0 } } { "prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" "" { Text "C:/SoftProcDes/fp_project/prj_processor/synthesis/submodules/prj_processor_cpu_cpu.v" 5835 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1565054887176 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1565054887176 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054889129 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "156 " "156 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565054891847 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054892097 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1565054892394 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1565054892394 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054892566 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SoftProcDes/fp_project/output_files/fingerprint.map.smsg " "Generated suppressed messages file C:/SoftProcDes/fp_project/output_files/fingerprint.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054893362 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565054895909 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565054895909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5488 " "Implemented 5488 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565054896424 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565054896424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5067 " "Implemented 5067 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565054896424 ""} { "Info" "ICUT_CUT_TM_RAMS" "334 " "Implemented 334 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1565054896424 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1565054896424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565054896424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5005 " "Peak virtual memory: 5005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565054896502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 05 19:28:16 2019 " "Processing ended: Mon Aug 05 19:28:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565054896502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565054896502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565054896502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565054896502 ""}
