Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Mon Dec 11 23:54:19 2023
| Host             : DESKTOP-NUAVJ26 running 64-bit major release  (build 9200)
| Command          : report_power -file toplevel_power_routed.rpt -pb toplevel_power_summary_routed.pb -rpx toplevel_power_routed.rpx
| Design           : toplevel
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.252        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.176        |
| Device Static (W)        | 0.076        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.023 |        9 |       --- |             --- |
| Slice Logic              |     0.012 |    13640 |       --- |             --- |
|   LUT as Logic           |     0.010 |     4794 |     32600 |           14.71 |
|   LUT as Distributed RAM |    <0.001 |      196 |      9600 |            2.04 |
|   CARRY4                 |    <0.001 |      326 |      8150 |            4.00 |
|   Register               |    <0.001 |     5667 |     65200 |            8.69 |
|   F7/F8 Muxes            |    <0.001 |       59 |     32600 |            0.18 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |      174 |      9600 |            1.81 |
|   Others                 |     0.000 |     1142 |       --- |             --- |
| Signals                  |     0.015 |     9917 |       --- |             --- |
| Block RAM                |     0.001 |       24 |        75 |           32.00 |
| MMCM                     |     0.106 |        1 |         5 |           20.00 |
| DSPs                     |     0.003 |        7 |       120 |            5.83 |
| I/O                      |     0.016 |       75 |       210 |           35.71 |
| Static Power             |     0.076 |          |           |                 |
| Total                    |     0.252 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.066 |       0.055 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.072 |       0.059 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                            | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_100                                                                                    | clk_100                                                           |            10.0 |
| clk_100                                                                                    | clk_100_IBUF_BUFG                                                 |            10.0 |
| clk_out1_design_1_clk_wiz_1_0                                                              | micro/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0                |            10.0 |
| clkfbout_design_1_clk_wiz_1_0                                                              | micro/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0                |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK |            33.0 |
| micro/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                        | micro/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                |            33.3 |
| micro/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                      | micro/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                        |            33.3 |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| toplevel                    |     0.176 |
|   dbg_hub                   |     0.003 |
|     inst                    |     0.003 |
|       BSCANID.u_xsdbm_id    |     0.003 |
|   granular_settings         |     0.002 |
|   ila                       |     0.008 |
|     inst                    |     0.008 |
|       ila_core_inst         |     0.008 |
|   micro                     |     0.137 |
|     axi_gpio_0              |     0.002 |
|       U0                    |     0.002 |
|     axi_gpio_2              |     0.001 |
|       U0                    |     0.001 |
|     clk_wiz_1               |     0.106 |
|       inst                  |     0.106 |
|     microblaze_0            |     0.015 |
|       U0                    |     0.015 |
|     microblaze_0_axi_intc   |     0.001 |
|       U0                    |     0.001 |
|     microblaze_0_axi_periph |     0.001 |
|       xbar                  |     0.001 |
|     spi_usb                 |     0.004 |
|       U0                    |     0.004 |
|     timer_usb_axi           |     0.002 |
|       U0                    |     0.002 |
|   sd                        |     0.007 |
|     m_sdcard                |     0.005 |
+-----------------------------+-----------+


