Team 1 EE477 Final Project

Project Chosen: Two Cycle Load Latency Reduction

Team Members: Joseph St George, Sheershak Agarwal

Pointer to Original Schematic: https://docs.google.com/presentation/d/1KRxKTy4ZlNtI9ESz_W2zSBqw4mgRu8wEgfDEG6AbK5E/edit#slide=id.g46a8bc0d5a_0_0

Pointer to Modified Schematic: https://docs.google.com/presentation/d/1-jTaH52_Vi4RYCFoMoESuiikmPm-fi6knmibsMjY-ik/edit

Pointer to Notebook: https://docs.google.com/document/d/1rQv0Pq1VECDUGvEd631CLOt0-vZ8SCQ-iBr815P8Mh4/edit
