* Log file for the circuit /home/frathoso/Dropbox/ASpring_2014/Capstone/atpg/benchmarks/s713.bench.
* Number of faults detected by each test pattern:

test    1: 000010111110000000101000110010010010010000101101001010 111100100111110001101110000001101110000000  146 faults detected
test    2: 100000011011000111011100000111010000000110101010010111 111101011111000110101110000010101000000000   62 faults detected
test    3: 110010000100011010100110011110100001000111101110010110 111100101001010111111110000011001000000000   45 faults detected
test    4: 011011111000000000001010100001011000001011101000000100 111100000101000010100110000011100000100000   25 faults detected
test    5: 111001101011011111101111100111100110000111111101111100 100011000000000100011000010111111100110000   53 faults detected
test    6: 010001101100110011011011100001011000000111100001011101 111111010100000011100110000111100100000000   24 faults detected
test    7: 011000100111011001011111110000011101000111111101011001 101100010000110011100010000111111100000000   10 faults detected
test    8: 100110110100100001110111101110101100010100011000001011 111100001010000111011110000101110100010000   18 faults detected
test    9: 101100001110001000011110111010101000011010010101100111 110100000011110001011110010001111101100010   18 faults detected
test   10: 111010000011011110111111100010101000010111110101010111 101000110000100001010110000111111101010000    4 faults detected
test   11: 111010101000111101100111010100001010010010110000101100 110101001000010111111110010000110100000000    9 faults detected
test   12: 111001000111001100001101110011000001010000101111010101 111000000010110000111111000001001100010000    9 faults detected
test   13: 001000110111111001111111010101101000000111001100010011 111100110000010110110110001111011100010001    7 faults detected
test   14: 100011110100111010110111100011001011010101000111001110 101110101010000011111100100101010101000100    8 faults detected
test   15: 111010110011011110110111111011010011100011001010101110 110110101100110010111111010011011010000000    6 faults detected
test   16: 011011110011111011101011011100010001110111011100101110 110111100100010111111110010111011100100000    2 faults detected
test   17: 111011000011000101111111100001000100010101111101010010 111000100000100010111110000111111101010000    2 faults detected
test   18: 010011001110101000001111101010110001101111110011011110 011100000101100011101111000011100100000000   13 faults detected
test   19: 110000010110111101010101101100100001011111110011111100 101101001011100111011110000010110100000000    5 faults detected
test   20: 110011010110100100001110000000111110010000101100110110 111100000011000011101110000001001100000000    7 faults detected
test   21: 001011000010111101100000100011110011101111001110100010 010100101111100010111111010010011010100010    3 faults detected
test   22: 100001101011100000110001010010010110100011100011101101 111100011111010011101010000010100100000000    2 faults detected
test   23: 101010010010110110101111111000111100000011110010001000 011110000000010011000011000011110110001000    5 faults detected
test   24: 010101101101001011001000010010111010001001111101011011 111100000111010001111110000001011100000000    3 faults detected
test   25: 001101011011000011111001101011100010110111001101011110 111100000110100001111100001101011101010001    5 faults detected
test   26: 101000101110110100000111111001111111100110000100100010 111100001100110011111000010100010100100010    3 faults detected
test   27: 111000101010100001000111100101001011001101111001111101 111101001001000110110110010011111000010000    3 faults detected
test   28: 001010000101010010000110101100010001001011111000011000 111110001001000111101110001011111000010001    2 faults detected
test   29: 111010101000011011100110001100110001011001111000001101 111111001001000111001110000011111001000000    1 faults detected
test   30: 110111100000100101101011001011001110011000010001010100 111100001111000011111110000001010100000000    1 faults detected
test   31: 001000001011110001100100110101101001000000111111010110 001101101011110110011111001001111011010001    1 faults detected
test   32: 111000110111110010101010010100000010010110011101000001 101100000101010111111110000000011100000000    1 faults detected
test   33: 100000001110110000011100111111110100010100111111111101 011100010111110100101111000001101110001000    2 faults detected
test   34: 111001100011001100110111100001001110000111111001011100 111000001000100010110000000111111000010000    1 faults detected
test   35: 001000100010101000101110100101101111011111001110111010 010100100001000110110011011011011110110001    4 faults detected
test   36: 011011101101001010010010001110001000000011001101001011 111110011101000111110110000011011001000000    1 faults detected
test   37: 101000100110001100001100001101010101010101101010100101 110100000011000110101111010001000010100010    1 faults detected
test   38: 011001100011110000011011101101101001100111101111011101 001100010100100110110111000111101110000000    1 faults detected
test   39: 100111010111011001110110100010111100100101001001011100 111100001101100011110110000011010100000000    2 faults detected
test   40: 010101111100100110110100111000111001000000011110111011 111100001011010011011110000001110100000000    1 faults detected
test   41: 101010100110010110110101111110111001010110110010010001 111000011010110111001111001110110110010001    2 faults detected
test   42: 000110111101000111111001110100100001010111000100010001 111000000110010111111110001101011100010001    2 faults detected
test   43: 000100000101100000011000100000010010001101011011011010 011100000111000011111111000001010110001000    1 faults detected
test   44: 101001011011010110001110110010000110011111111111001100 101110000011110001111011100010111111000100    1 faults detected
test   45: 100011101101000100000100110100000001000101010100111001 111100001011010111111110000001110100000000    1 faults detected
test   46: 100001011110111110111110111001001100101011001100110100 110100000101110010110010010011011100100010    3 faults detected
test   47: 000010111100110100001001000010010101110111101001100110 111100001111000011101010000010101000000000    2 faults detected
test   48: 101000110110010001101111101101010100000101001110111100 111101000000100110111111011111011110110001    3 faults detected
test   49: 011001100011111111111101100001100000010110111111010001 001000010010100010011111000110111110000000    1 faults detected
test   50: 110110010110000100111001111000100111000100110011000111 111100000110110011111101000101010100000000    1 faults detected
test   51: 100111111101100010011100000110111101010001100001101011 111100000011000111111110100001010101000100    1 faults detected
test   52: 011001111011011010001111100111100011001011111111010010 101100000001100100011111000011111110000000    1 faults detected
test   53: 001001100010111010011011111101000111110111100110010001 011100010100110111111001001111101110010001    2 faults detected
test   54: 011111011110000111010001110100000101000100111010010111 111000001110010111111111000101010100000000    2 faults detected
test   55: 000100100100110010001001101111101010010011001011101010 111100001110000111111110000001010100000000    1 faults detected
test   56: 001011011010111010010100110001101010001011111111000001 001100011011110010011111100010111011000100    1 faults detected
test   57: 011010100011110010111111100001000010010111011101010100 101100000000100010111100000111111101000000    1 faults detected
test   58: 001110111111011100000101001101100011011011000101101101 100100001011001111111110010001010101100010    1 faults detected

End of test pattern generation.

	*******************************************************
	*                                                     *
	*          Welcome to atalanta (version 2.0)          *
	*                                                     *
	*               Dong S. Ha (ha@vt.edu)                *
	*            Web: http://www.ee.vt.edu/ha             *
	*  Virginia Polytechnic Institute & State University  *
	*                                                     *
	*******************************************************

******   SUMMARY OF TEST PATTERN GENERATION RESULTS   ******
1. Circuit structure
   Name of the circuit                       : 35_inputs
   Number of primary inputs                  : 54
   Number of primary outputs                 : 42
   Number of gates                           : 393
   Level of the circuit                      : 74

2. ATPG parameters
   Test pattern generation mode              : RPT + DTPG + TC
   Limit of random patterns (packets)        : 16
   Backtrack limit                           : 10
   Initial random number generator seed      : 1399730424
   Test pattern compaction mode              : REVERSE + SHUFFLE 
   Limit of suffling compaction              : 2
   Number of shuffles                        : 4

3. Test pattern generation results
   Number of test patterns before compaction : 96
   Number of test patterns after compaction  : 58
   Fault coverage                            : 93.460 %
   Number of collapsed faults                : 581
   Number of identified redundant faults     : 38
   Number of aborted faults                  : 0
   Total number of backtrackings             : 0

4. Memory used                               : 1024 Kbytes

5. CPU time
   Initialization                            : 0.000 secs
   Fault simulation                          : 0.000 secs
   FAN                                       : 0.000 secs
   Total                                     : 0.000 secs

* List of identified redundant faults:
G288->I349 /1
I349 /1
G287->I342 /1
I342 /1
G286->II335 /1
II335 /1
G285->I328 /1
I328 /1
G284->II321 /1
II321 /1
G279->I286 /1
I286 /1
G268->I209 /1
I209 /1
G270->I223 /1
I223 /1
G371->G254 /1
G369->G255 /1
G371->G255 /1
G255 /0
G280->I293 /1
I293 /1
G381->G246 /1
G377->G251 /1
G381->G251 /1
G251 /0
G282->I307 /1
I307 /1
G375->G252 /1
G375->G253 /1
G373->G253 /1
G253 /0
G383->G240 /1
G240 /0
G283->I314 /1
I314 /1
G281->I300 /1
I300 /1
