$date
	Sun May 15 16:49:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module CPU $end
$var reg 1 ! clk $end
$upscope $end
$scope module CPU $end
$var wire 16 " res [15:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101 "
0!
$end
#20
b10 "
1!
#40
0!
#60
b1111 "
1!
#80
0!
#100
b1011 "
1!
#120
0!
#140
b110100 "
1!
#160
0!
#180
b0 "
1!
#200
0!
#220
1!
#240
0!
#260
b1111 "
1!
#280
0!
#300
b1111111111110010 "
1!
#320
0!
#340
b1111 "
1!
#360
0!
#380
b0 "
1!
