Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d194382296c94200b605b2d39a8d0c63 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HEAD_TB_behav xil_defaultlib.HEAD_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port d0 [C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/HEAD.v:66]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port B [C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/ASIGNMENTAT.v:77]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port B [C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/ASIGNMENTAT.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AC_Design
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RAM_256_B
Compiling module xil_defaultlib.AR_Design
Compiling module xil_defaultlib.DR_Design
Compiling module xil_defaultlib.ADDER_AND_LOGIC_UNIT
Compiling module xil_defaultlib.SEQ_COUNTER
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.IR_Design
Compiling module xil_defaultlib.ENCODER
Compiling module xil_defaultlib.MULTIPLEXER
Compiling module xil_defaultlib.AR_CONTROL
Compiling module xil_defaultlib.PC_CONTROL
Compiling module xil_defaultlib.DR_CONTROL
Compiling module xil_defaultlib.AC_CONTROL
Compiling module xil_defaultlib.IR_CONTROL
Compiling module xil_defaultlib.RAM_CONTROL
Compiling module xil_defaultlib.SEQ_COUNTER_CLR
Compiling module xil_defaultlib.COMMON_BUS_CONTROL
Compiling module xil_defaultlib.ASIGNMENTAT
Compiling module xil_defaultlib.HEAD
Compiling module xil_defaultlib.HEAD_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot HEAD_TB_behav
