<stg><name>pitchshifting</name>


<trans_list>

<trans id="310" from="1" to="2">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="2" to="3">
<condition id="119">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="2" to="29">
<condition id="118">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="3" to="4">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="4" to="5">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="5" to="6">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="6" to="7">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="7" to="8">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="8" to="9">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="9" to="10">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="10" to="11">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="11" to="12">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="12" to="13">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="13" to="14">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="14" to="15">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="15" to="16">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="16" to="17">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="17" to="18">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="18" to="19">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="19" to="20">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="20" to="21">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="21" to="22">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="22" to="23">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="23" to="24">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="24" to="25">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="25" to="26">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="26" to="27">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="27" to="28">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="28" to="2">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="29" to="30">
<condition id="151">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="29" to="58">
<condition id="150">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="30" to="31">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="31" to="32">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="32" to="33">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="33" to="34">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="34" to="35">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="35" to="36">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="36" to="37">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="37" to="38">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="38" to="39">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="39" to="40">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="40" to="41">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="41" to="42">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="42" to="43">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="43" to="44">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="44" to="45">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="45" to="46">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="46" to="51">
<condition id="169">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="46" to="50">
<condition id="170">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="46" to="47">
<condition id="172">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="0"/>
<literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="46" to="49">
<condition id="171">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="0"/>
<literal name="tmp_68_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="47" to="48">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="48" to="52">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="49" to="48">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="50" to="48">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="51" to="48">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="52" to="53">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="53" to="54">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="54" to="55">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="55" to="56">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="56" to="57">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="57" to="29">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="58" to="59">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="59" to="60">
<condition id="192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="60" to="61">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="61" to="62">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="62" to="63">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="63" to="64">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="64" to="59">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:0  %deltaPhiPrimeMod_V = alloca [1024 x i32], align 4 ; <[1024 x i32]*> [#uses=3]

]]></node>
<StgValue><ssdm name="deltaPhiPrimeMod_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:1  %phaseCumulative_V = alloca [1024 x i32], align 4 ; <[1024 x i32]*> [#uses=2]

]]></node>
<StgValue><ssdm name="phaseCumulative_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry:2  %real_V = alloca [1024 x i32], align 4          ; <[1024 x i32]*> [#uses=3]

]]></node>
<StgValue><ssdm name="real_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32">
<![CDATA[
entry:3  %imag_V = alloca [1024 x i32], align 4          ; <[1024 x i32]*> [#uses=2]

]]></node>
<StgValue><ssdm name="imag_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0">
<![CDATA[
entry:4  br label %bb53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb53:0  %i_5 = phi i11 [ %i, %bb41 ], [ 0, %entry ]     ; <i11> [#uses=3]

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
bb53:1  %phi_mul = phi i33 [ %next_mul, %bb41 ], [ 0, %entry ] ; <i33> [#uses=2]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="41" op_0_bw="41" op_1_bw="0" op_2_bw="41" op_3_bw="0">
<![CDATA[
bb53:2  %phi_mul6 = phi i41 [ %next_mul7, %bb41 ], [ 0, %entry ] ; <i41> [#uses=2]

]]></node>
<StgValue><ssdm name="phi_mul6"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb53:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb53:4  %exitcond5 = icmp eq i11 %i_5, -1024            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb53:5  %i = add i11 %i_5, 1                            ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb53:6  br i1 %exitcond5, label %bb77, label %bb24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="64" op_0_bw="11">
<![CDATA[
bb24:0  %tmp = zext i11 %i_5 to i64                     ; <i64> [#uses=6]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb24:1  %angle_V_addr = getelementptr [1024 x i32]* %angle_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="angle_V_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="10">
<![CDATA[
bb24:2  %p_Val2_s = load i32* %angle_V_addr, align 4    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb24:3  %previousPhase_V_addr = getelementptr [1024 x i1]* %previousPhase_V, i64 0, i64 %tmp ; <i1*> [#uses=1]

]]></node>
<StgValue><ssdm name="previousPhase_V_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="10">
<![CDATA[
bb24:4  %previousPhase_V_load = load i1* %previousPhase_V_addr ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="previousPhase_V_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
bb24:7  %next_mul7 = add i41 %phi_mul6, 1686629376      ; <i41> [#uses=1]

]]></node>
<StgValue><ssdm name="next_mul7"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb24:8  %p_lshr_f_cast = call i31 @_ssdm_op_PartSelect.i31.i41.i32.i32(i41 %phi_mul6, i32 10, i32 40) ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="10">
<![CDATA[
bb24:2  %p_Val2_s = load i32* %angle_V_addr, align 4    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="10">
<![CDATA[
bb24:4  %previousPhase_V_load = load i1* %previousPhase_V_addr ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="previousPhase_V_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="1">
<![CDATA[
bb24:5  %p_Val2_46 = zext i1 %previousPhase_V_load to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_46"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb24:6  %deltaPhi = sub i32 %p_Val2_s, %p_Val2_46       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="deltaPhi"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="31">
<![CDATA[
bb24:9  %tmp_13 = zext i31 %p_lshr_f_cast to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb24:10  %deltaPhiPrime = sub i32 %deltaPhi, %tmp_13     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="deltaPhiPrime"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="33" op_0_bw="32">
<![CDATA[
bb24:11  %lhs_V = sext i32 %deltaPhiPrime to i33         ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
bb24:12  %r_V = add nsw i33 %lhs_V, 3294198              ; <i33> [#uses=3]

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
bb24:13  %tmp_s = icmp sgt i33 %r_V, 0                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="33">
<![CDATA[
bb24:14  %tmp_39 = trunc i33 %r_V to i32                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
bb24:19  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V, i32 31) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
bb24:15  %t_V = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_39, i20 0) ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="105" op_0_bw="52">
<![CDATA[
bb24:16  %sext_i_cast = sext i52 %t_V to i105            ; <i105> [#uses=1]

]]></node>
<StgValue><ssdm name="sext_i_cast"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="11" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="98" st_id="6" stage="10" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="9" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="8" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="7" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="102" st_id="10" stage="6" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="103" st_id="11" stage="5" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="104" st_id="12" stage="4" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="105" st_id="13" stage="3" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="106" st_id="14" stage="2" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="107" st_id="15" stage="1" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="108" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:18  %neg_mul_i = sub i105 0, %mul_i                 ; <i105> [#uses=1]

]]></node>
<StgValue><ssdm name="neg_mul_i"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="105" op_0_bw="1" op_1_bw="105" op_2_bw="105">
<![CDATA[
bb24:20  %sel_i = select i1 %tmp_40, i105 %neg_mul_i, i105 %mul_i ; <i105> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_i"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="30" op_0_bw="30" op_1_bw="105" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb24:21  %tmp_41 = call i30 @_ssdm_op_PartSelect.i30.i105.i32.i32(i105 %sel_i, i32 75, i32 104) ; <i30> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="31" op_0_bw="30">
<![CDATA[
bb24:22  %trunc_i_cast = sext i30 %tmp_41 to i31         ; <i31> [#uses=2]

]]></node>
<StgValue><ssdm name="trunc_i_cast"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb24:23  %neg_ti_i = sub i31 0, %trunc_i_cast            ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="neg_ti_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="113" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
bb24:24  %tmp_i5 = select i1 %tmp_40, i31 %neg_ti_i, i31 %trunc_i_cast ; <i31> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="11" op_0_bw="11" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb24:25  %tmp_45 = call i11 @_ssdm_op_PartSelect.i11.i31.i32.i32(i31 %tmp_i5, i32 20, i32 30) ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="11">
<![CDATA[
bb24:26  %tmp_i6 = sext i11 %tmp_45 to i32               ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
bb24:27  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %tmp_i5, i32 30) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="117" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="20" op_0_bw="31">
<![CDATA[
bb24:28  %tmp_47 = trunc i31 %tmp_i5 to i20              ; <i20> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="118" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb24:29  %ret_V_1_i = add i32 %tmp_i6, 1                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ret_V_1_i"/></StgValue>
</operation>

<operation id="119" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
bb24:30  %tmp_1_i = icmp eq i20 %tmp_47, 0               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb24:31  %p_i = select i1 %tmp_1_i, i32 %tmp_i6, i32 %ret_V_1_i ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb24:32  %result = select i1 %tmp_46, i32 %p_i, i32 %tmp_i6 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb24:33  %tmp_48 = shl i32 %result, 20                   ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="52" op_0_bw="32">
<![CDATA[
bb24:34  %tmp_29 = sext i32 %tmp_48 to i52               ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="124" st_id="18" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb24:35  %rhs_V3_i_cast = mul i52 %tmp_29, 6588396       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V3_i_cast"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="125" st_id="19" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb24:35  %rhs_V3_i_cast = mul i52 %tmp_29, 6588396       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V3_i_cast"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="126" st_id="20" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb24:35  %rhs_V3_i_cast = mul i52 %tmp_29, 6588396       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V3_i_cast"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="127" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb24:36  %r_V_32 = sub i52 %t_V, %rhs_V3_i_cast          ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="128" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb24:37  %p_Val2_55 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_32, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="p_Val2_55"/></StgValue>
</operation>

<operation id="129" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb24:38  br i1 %tmp_s, label %bb31, label %bb36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb36:0  %r_V_8 = add i32 %p_Val2_55, 3294198            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="131" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb36:1  %deltaPhiPrimeMod_V_addr_1 = getelementptr [1024 x i32]* %deltaPhiPrimeMod_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="deltaPhiPrimeMod_V_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb36:2  store i32 %r_V_8, i32* %deltaPhiPrimeMod_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0">
<![CDATA[
bb36:3  br label %bb41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb31:0  %r_V_7 = add i32 %p_Val2_55, -3294198           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb31:1  %deltaPhiPrimeMod_V_addr = getelementptr [1024 x i32]* %deltaPhiPrimeMod_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="deltaPhiPrimeMod_V_addr"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb31:2  store i32 %r_V_7, i32* %deltaPhiPrimeMod_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0">
<![CDATA[
bb31:3  br label %bb41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
bb41:11  %next_mul = add i33 %phi_mul, 6588396           ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="23" op_0_bw="23" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb41:12  %p_lshr_f1_cast = call i23 @_ssdm_op_PartSelect.i23.i33.i32.i32(i33 %phi_mul, i32 10, i32 32) ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_lshr_f1_cast"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="140" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb41:0  %deltaPhiPrimeMod_V_addr_2 = getelementptr [1024 x i32]* %deltaPhiPrimeMod_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="deltaPhiPrimeMod_V_addr_2"/></StgValue>
</operation>

<operation id="141" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="10">
<![CDATA[
bb41:1  %p_Val2_59 = load i32* %deltaPhiPrimeMod_V_addr_2, align 4 ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="p_Val2_59"/></StgValue>
</operation>

<operation id="142" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb41:18  %phaseCumulative_V_addr_1 = getelementptr [1024 x i32]* %phaseCumulative_V, i64 0, i64 %tmp ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="phaseCumulative_V_addr_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="143" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="10">
<![CDATA[
bb41:1  %p_Val2_59 = load i32* %deltaPhiPrimeMod_V_addr_2, align 4 ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="p_Val2_59"/></StgValue>
</operation>

<operation id="144" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
bb41:2  %t_V_1 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %p_Val2_59, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="145" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb41:3  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_59, i32 31) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="146" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb41:4  %p_neg1 = sub i52 0, %t_V_1                     ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="p_neg1"/></StgValue>
</operation>

<operation id="147" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="24" op_0_bw="24" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb41:5  %tmp_31 = call i24 @_ssdm_op_PartSelect.i24.i52.i32.i32(i52 %p_neg1, i32 28, i32 51) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="148" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb41:8  %tmp_32 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_59, i32 8, i32 31) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="149" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="25" op_0_bw="24">
<![CDATA[
bb41:6  %p_lshr1_cast = zext i24 %tmp_31 to i25         ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="p_lshr1_cast"/></StgValue>
</operation>

<operation id="150" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
bb41:7  %p_neg_t1 = sub i25 0, %p_lshr1_cast            ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="p_neg_t1"/></StgValue>
</operation>

<operation id="151" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="25" op_0_bw="24">
<![CDATA[
bb41:9  %tmp_21_cast = zext i24 %tmp_32 to i25          ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="152" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
bb41:10  %tmp_12 = select i1 %tmp_55, i25 %p_neg_t1, i25 %tmp_21_cast ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="153" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="26" op_0_bw="25">
<![CDATA[
bb41:13  %tmp_24_cast = sext i25 %tmp_12 to i26          ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="154" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="26" op_0_bw="23">
<![CDATA[
bb41:14  %tmp_25_cast = zext i23 %p_lshr_f1_cast to i26  ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="155" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
bb41:15  %trueFreq = add i26 %tmp_24_cast, %tmp_25_cast  ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="trueFreq"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="156" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="26">
<![CDATA[
bb41:16  %trueFreq_cast = sext i26 %trueFreq to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="trueFreq_cast"/></StgValue>
</operation>

<operation id="157" st_id="25" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb41:17  %r_V_16 = mul i32 %trueFreq_cast, 323           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="158" st_id="26" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb41:17  %r_V_16 = mul i32 %trueFreq_cast, 323           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="159" st_id="27" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb41:17  %r_V_16 = mul i32 %trueFreq_cast, 323           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="160" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="10">
<![CDATA[
bb41:19  %p_Val2_60 = load i32* %phaseCumulative_V_addr_1, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_60"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="161" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="10">
<![CDATA[
bb41:19  %p_Val2_60 = load i32* %phaseCumulative_V_addr_1, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_60"/></StgValue>
</operation>

<operation id="162" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb41:20  %tmp_15 = add i32 %r_V_16, %p_Val2_60           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="163" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb41:21  store i32 %tmp_15, i32* %phaseCumulative_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="0">
<![CDATA[
bb41:22  br label %bb53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="165" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb77:0  %j = phi i11 [ %j_1, %cordic_sin_cos.exit ], [ 0, %bb53 ] ; <i11> [#uses=3]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="166" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb77:1  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="167" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb77:2  %exitcond4 = icmp eq i11 %j, -1024              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="168" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb77:3  %j_1 = add i11 %j, 1                            ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="169" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb77:4  br i1 %exitcond4, label %bb78, label %bb70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="11">
<![CDATA[
bb70:0  %tmp_5 = zext i11 %j to i64                     ; <i64> [#uses=4]

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="171" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70:1  %phaseCumulative_V_addr = getelementptr [1024 x i32]* %phaseCumulative_V, i64 0, i64 %tmp_5 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="phaseCumulative_V_addr"/></StgValue>
</operation>

<operation id="172" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="10">
<![CDATA[
bb70:2  %p_Val2_49 = load i32* %phaseCumulative_V_addr  ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="p_Val2_49"/></StgValue>
</operation>

<operation id="173" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb78:0  call fastcc void @IFFT([1024 x i32]* %real_V, [1024 x i32]* %imag_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="174" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="10">
<![CDATA[
bb70:2  %p_Val2_49 = load i32* %phaseCumulative_V_addr  ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="p_Val2_49"/></StgValue>
</operation>

<operation id="175" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
bb70:3  %t_V_7 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %p_Val2_49, i20 0) ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="t_V_7"/></StgValue>
</operation>

<operation id="176" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="105" op_0_bw="52">
<![CDATA[
bb70:4  %sext_i37_cast = sext i52 %t_V_7 to i105        ; <i105> [#uses=1]

]]></node>
<StgValue><ssdm name="sext_i37_cast"/></StgValue>
</operation>

<operation id="177" st_id="30" stage="11" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>

<operation id="178" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb70:7  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_49, i32 31) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="179" st_id="31" stage="10" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="180" st_id="32" stage="9" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="181" st_id="33" stage="8" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="182" st_id="34" stage="7" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="183" st_id="35" stage="6" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="184" st_id="36" stage="5" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="185" st_id="37" stage="4" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="186" st_id="38" stage="3" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="187" st_id="39" stage="2" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="188" st_id="40" stage="1" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="189" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:6  %neg_mul_i1 = sub i105 0, %mul_i1               ; <i105> [#uses=1]

]]></node>
<StgValue><ssdm name="neg_mul_i1"/></StgValue>
</operation>

<operation id="190" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="105" op_0_bw="1" op_1_bw="105" op_2_bw="105">
<![CDATA[
bb70:8  %sel_i1 = select i1 %tmp_49, i105 %neg_mul_i1, i105 %mul_i1 ; <i105> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_i1"/></StgValue>
</operation>

<operation id="191" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="30" op_0_bw="30" op_1_bw="105" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70:9  %tmp_50 = call i30 @_ssdm_op_PartSelect.i30.i105.i32.i32(i105 %sel_i1, i32 75, i32 104) ; <i30> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="192" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="31" op_0_bw="30">
<![CDATA[
bb70:10  %trunc_i1_cast = sext i30 %tmp_50 to i31        ; <i31> [#uses=2]

]]></node>
<StgValue><ssdm name="trunc_i1_cast"/></StgValue>
</operation>

<operation id="193" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb70:11  %neg_ti_i1 = sub i31 0, %trunc_i1_cast          ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="neg_ti_i1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="194" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
bb70:12  %tmp_i1 = select i1 %tmp_49, i31 %neg_ti_i1, i31 %trunc_i1_cast ; <i31> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="195" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="11" op_0_bw="11" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70:13  %tmp_51 = call i11 @_ssdm_op_PartSelect.i11.i31.i32.i32(i31 %tmp_i1, i32 20, i32 30) ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="196" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="11">
<![CDATA[
bb70:14  %tmp_i1_49 = sext i11 %tmp_51 to i32            ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_i1_49"/></StgValue>
</operation>

<operation id="197" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
bb70:15  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %tmp_i1, i32 30) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="198" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="20" op_0_bw="31">
<![CDATA[
bb70:16  %tmp_53 = trunc i31 %tmp_i1 to i20              ; <i20> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="199" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb70:17  %ret_V_1_i1 = add i32 %tmp_i1_49, 1             ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ret_V_1_i1"/></StgValue>
</operation>

<operation id="200" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
bb70:18  %tmp_1_i1 = icmp eq i20 %tmp_53, 0              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1_i1"/></StgValue>
</operation>

<operation id="201" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb70:19  %p_i1 = select i1 %tmp_1_i1, i32 %tmp_i1_49, i32 %ret_V_1_i1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_i1"/></StgValue>
</operation>

<operation id="202" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb70:20  %result_2 = select i1 %tmp_52, i32 %p_i1, i32 %tmp_i1_49 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="203" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb70:21  %tmp_54 = shl i32 %result_2, 20                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="204" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="52" op_0_bw="32">
<![CDATA[
bb70:22  %tmp_30 = sext i32 %tmp_54 to i52               ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="205" st_id="43" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb70:23  %rhs_V3_i58_cast = mul i52 %tmp_30, 6588396     ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V3_i58_cast"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="206" st_id="44" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb70:23  %rhs_V3_i58_cast = mul i52 %tmp_30, 6588396     ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V3_i58_cast"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="207" st_id="45" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb70:23  %rhs_V3_i58_cast = mul i52 %tmp_30, 6588396     ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V3_i58_cast"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="208" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb70:24  %r_V_33 = sub i52 %t_V_7, %rhs_V3_i58_cast      ; <i52> [#uses=3]

]]></node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="209" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70:25  %real_angle_V = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_33, i32 20, i32 51) ; <i32> [#uses=4]

]]></node>
<StgValue><ssdm name="real_angle_V"/></StgValue>
</operation>

<operation id="210" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="31" op_0_bw="31" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70:26  %agg_result_V_i61_cast1 = call i31 @_ssdm_op_PartSelect.i31.i52.i32.i32(i52 %r_V_33, i32 20, i32 50) ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="agg_result_V_i61_cast1"/></StgValue>
</operation>

<operation id="211" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="21" op_0_bw="21" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70:27  %agg_result_V_i61_cast = call i21 @_ssdm_op_PartSelect.i21.i52.i32.i32(i52 %r_V_33, i32 20, i32 40) ; <i21> [#uses=2]

]]></node>
<StgValue><ssdm name="agg_result_V_i61_cast"/></StgValue>
</operation>

<operation id="212" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb70:28  %tmp_i = icmp slt i32 %real_angle_V, 1647099    ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="213" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb70:29  br i1 %tmp_i, label %bb.i, label %bb1.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:0  %tmp_i_50 = icmp slt i32 %real_angle_V, 3294198 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_i_50"/></StgValue>
</operation>

<operation id="215" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1.i:1  br i1 %tmp_i_50, label %bb2.i, label %bb6.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb6.i:0  %tmp_68_i = icmp slt i32 %real_angle_V, 4941297 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_68_i"/></StgValue>
</operation>

<operation id="217" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb6.i:1  br i1 %tmp_68_i, label %bb9.i, label %bb13.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="219" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb13.i:0  %r_V_65_i = add i31 %agg_result_V_i61_cast1, -4941297 ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_65_i"/></StgValue>
</operation>

<operation id="220" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="31">
<![CDATA[
bb13.i:1  %r_V_65_i_cast = zext i31 %r_V_65_i to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_65_i_cast"/></StgValue>
</operation>

<operation id="221" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb13.i:2  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %r_V_65_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="222" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="0"/>
<literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb13.i:2  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %r_V_65_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="223" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="0"/>
<literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="64">
<![CDATA[
bb13.i:3  %sin_value_V_3 = extractvalue %cordic_ret %cordic_ret14_i, 0 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sin_value_V_3"/></StgValue>
</operation>

<operation id="224" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="0"/>
<literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="64">
<![CDATA[
bb13.i:4  %cos_value_V_5 = extractvalue %cordic_ret %cordic_ret14_i, 1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="cos_value_V_5"/></StgValue>
</operation>

<operation id="225" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="0"/>
<literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb13.i:5  %ssdm_int_32_true_V_write_assign_7 = sub i32 0, %cos_value_V_5 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign_7"/></StgValue>
</operation>

<operation id="226" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="0"/>
<literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="0">
<![CDATA[
bb13.i:6  br label %cordic_sin_cos.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="0"/>
<literal name="tmp_68_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb9.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_64_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="228" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="0"/>
<literal name="tmp_68_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="64">
<![CDATA[
bb9.i:3  %sin_value_V_5 = extractvalue %cordic_ret %cordic_ret17_i, 0 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sin_value_V_5"/></StgValue>
</operation>

<operation id="229" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="0"/>
<literal name="tmp_68_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="64">
<![CDATA[
bb9.i:4  %cos_value_V_4 = extractvalue %cordic_ret %cordic_ret17_i, 1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="cos_value_V_4"/></StgValue>
</operation>

<operation id="230" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="0"/>
<literal name="tmp_68_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb9.i:5  %ssdm_int_32_true_V_write_assign_6 = sub i32 0, %cos_value_V_4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign_6"/></StgValue>
</operation>

<operation id="231" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="0"/>
<literal name="tmp_68_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb9.i:6  %ssdm_int_32_true_V_write_assign_5 = sub i32 0, %sin_value_V_5 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign_5"/></StgValue>
</operation>

<operation id="232" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="0"/>
<literal name="tmp_68_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="0">
<![CDATA[
bb9.i:7  br label %cordic_sin_cos.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="234" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="64">
<![CDATA[
bb2.i:3  %sin_value_V_4 = extractvalue %cordic_ret %cordic_ret20_i, 0 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sin_value_V_4"/></StgValue>
</operation>

<operation id="235" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="64">
<![CDATA[
bb2.i:4  %cos_value_V_1 = extractvalue %cordic_ret %cordic_ret20_i, 1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="cos_value_V_1"/></StgValue>
</operation>

<operation id="236" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2.i:5  %ssdm_int_32_true_V_write_assign_4 = sub i32 0, %sin_value_V_4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign_4"/></StgValue>
</operation>

<operation id="237" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="0">
<![CDATA[
bb2.i:6  br label %cordic_sin_cos.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
cordic_sin_cos.exit:2  %amplitude_V_addr = getelementptr [1024 x i32]* %amplitude_V, i64 0, i64 %tmp_5 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="amplitude_V_addr"/></StgValue>
</operation>

<operation id="239" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="10">
<![CDATA[
cordic_sin_cos.exit:3  %amplitude_V_load = load i32* %amplitude_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="amplitude_V_load"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="240" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb9.i:0  %r_V_64_i = add i21 %agg_result_V_i61_cast, 900106 ; <i21> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_64_i"/></StgValue>
</operation>

<operation id="241" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="21">
<![CDATA[
bb9.i:1  %r_V_64_i_cast = zext i21 %r_V_64_i to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_64_i_cast"/></StgValue>
</operation>

<operation id="242" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb9.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_64_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="243" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb2.i:0  %r_V_i = add i21 %agg_result_V_i61_cast, 450053 ; <i21> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_i"/></StgValue>
</operation>

<operation id="244" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="21">
<![CDATA[
bb2.i:1  %r_V_i_cast = zext i21 %r_V_i to i32            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_i_cast"/></StgValue>
</operation>

<operation id="245" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="246" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>

<operation id="247" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="64">
<![CDATA[
bb.i:1  %ssdm_int_32_true_V_write_assign = extractvalue %cordic_ret %cordic_ret_i, 0 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign"/></StgValue>
</operation>

<operation id="248" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="64">
<![CDATA[
bb.i:2  %ssdm_int_32_true_V_write_assign_2 = extractvalue %cordic_ret %cordic_ret_i, 1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign_2"/></StgValue>
</operation>

<operation id="249" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="0">
<![CDATA[
bb.i:3  br label %cordic_sin_cos.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="250" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
cordic_sin_cos.exit:0  %sin_value_V = phi i32 [ %ssdm_int_32_true_V_write_assign_7, %bb13.i ], [ %ssdm_int_32_true_V_write_assign_5, %bb9.i ], [ %cos_value_V_1, %bb2.i ], [ %ssdm_int_32_true_V_write_assign, %bb.i ] ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sin_value_V"/></StgValue>
</operation>

<operation id="251" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
cordic_sin_cos.exit:1  %cos_value_V = phi i32 [ %sin_value_V_3, %bb13.i ], [ %ssdm_int_32_true_V_write_assign_6, %bb9.i ], [ %ssdm_int_32_true_V_write_assign_4, %bb2.i ], [ %ssdm_int_32_true_V_write_assign_2, %bb.i ] ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="cos_value_V"/></StgValue>
</operation>

<operation id="252" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="10">
<![CDATA[
cordic_sin_cos.exit:3  %amplitude_V_load = load i32* %amplitude_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="amplitude_V_load"/></StgValue>
</operation>

<operation id="253" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="52" op_0_bw="32">
<![CDATA[
cordic_sin_cos.exit:4  %OP1_V_cast = sext i32 %amplitude_V_load to i52 ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="254" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="52" op_0_bw="32">
<![CDATA[
cordic_sin_cos.exit:5  %OP2_V_1_cast = sext i32 %cos_value_V to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="OP2_V_1_cast"/></StgValue>
</operation>

<operation id="255" st_id="52" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:6  %r_V_34 = mul i52 %OP2_V_1_cast, %OP1_V_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="256" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="52" op_0_bw="32">
<![CDATA[
cordic_sin_cos.exit:10  %OP2_V_2_cast = sext i32 %sin_value_V to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="OP2_V_2_cast"/></StgValue>
</operation>

<operation id="257" st_id="52" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:11  %r_V_35 = mul i52 %OP2_V_2_cast, %OP1_V_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="258" st_id="53" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:6  %r_V_34 = mul i52 %OP2_V_1_cast, %OP1_V_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="259" st_id="53" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:11  %r_V_35 = mul i52 %OP2_V_2_cast, %OP1_V_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="260" st_id="54" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:6  %r_V_34 = mul i52 %OP2_V_1_cast, %OP1_V_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="261" st_id="54" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:11  %r_V_35 = mul i52 %OP2_V_2_cast, %OP1_V_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="262" st_id="55" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:6  %r_V_34 = mul i52 %OP2_V_1_cast, %OP1_V_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="263" st_id="55" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:11  %r_V_35 = mul i52 %OP2_V_2_cast, %OP1_V_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="264" st_id="56" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:6  %r_V_34 = mul i52 %OP2_V_1_cast, %OP1_V_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="265" st_id="56" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:11  %r_V_35 = mul i52 %OP2_V_2_cast, %OP1_V_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="266" st_id="57" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:6  %r_V_34 = mul i52 %OP2_V_1_cast, %OP1_V_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="267" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
cordic_sin_cos.exit:7  %tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_34, i32 20, i32 51) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="268" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
cordic_sin_cos.exit:8  %real_V_addr_1 = getelementptr [1024 x i32]* %real_V, i64 0, i64 %tmp_5 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="real_V_addr_1"/></StgValue>
</operation>

<operation id="269" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
cordic_sin_cos.exit:9  store i32 %tmp_8, i32* %real_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="57" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:11  %r_V_35 = mul i52 %OP2_V_2_cast, %OP1_V_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="271" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
cordic_sin_cos.exit:12  %tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_35, i32 20, i32 51) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="272" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
cordic_sin_cos.exit:13  %imag_V_addr = getelementptr [1024 x i32]* %imag_V, i64 0, i64 %tmp_5 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="imag_V_addr"/></StgValue>
</operation>

<operation id="273" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
cordic_sin_cos.exit:14  store i32 %tmp_10, i32* %imag_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="0" op_0_bw="0">
<![CDATA[
cordic_sin_cos.exit:15  br label %bb77

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="275" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb78:0  call fastcc void @IFFT([1024 x i32]* %real_V, [1024 x i32]* %imag_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="0">
<![CDATA[
bb78:1  br label %bb82

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="277" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb82:0  %m = phi i11 [ 0, %bb78 ], [ %m_1, %bb79 ]      ; <i11> [#uses=3]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="278" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb82:1  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="279" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb82:2  %exitcond3 = icmp eq i11 %m, -1024              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="280" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb82:3  %m_1 = add i11 %m, 1                            ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="281" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb82:4  br i1 %exitcond3, label %return, label %bb79

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="64" op_0_bw="11">
<![CDATA[
bb79:0  %tmp_16 = zext i11 %m to i64                    ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="283" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb79:1  %real_V_addr = getelementptr [1024 x i32]* %real_V, i64 0, i64 %tmp_16 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="real_V_addr"/></StgValue>
</operation>

<operation id="284" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="10">
<![CDATA[
bb79:2  %real_V_load = load i32* %real_V_addr, align 4  ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="real_V_load"/></StgValue>
</operation>

<operation id="285" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb79:4  %wn_V_1_addr = getelementptr [1024 x i20]* @wn_V_1, i64 0, i64 %tmp_16 ; <i20*> [#uses=1]

]]></node>
<StgValue><ssdm name="wn_V_1_addr"/></StgValue>
</operation>

<operation id="286" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="20" op_0_bw="10">
<![CDATA[
bb79:5  %wn_V_1_load = load i20* %wn_V_1_addr           ; <i20> [#uses=1]

]]></node>
<StgValue><ssdm name="wn_V_1_load"/></StgValue>
</operation>

<operation id="287" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="0">
<![CDATA[
return:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="288" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="10">
<![CDATA[
bb79:2  %real_V_load = load i32* %real_V_addr, align 4  ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="real_V_load"/></StgValue>
</operation>

<operation id="289" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="52" op_0_bw="32">
<![CDATA[
bb79:3  %OP1_V_1_cast = sext i32 %real_V_load to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="290" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="20" op_0_bw="10">
<![CDATA[
bb79:5  %wn_V_1_load = load i20* %wn_V_1_addr           ; <i20> [#uses=1]

]]></node>
<StgValue><ssdm name="wn_V_1_load"/></StgValue>
</operation>

<operation id="291" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="52" op_0_bw="20">
<![CDATA[
bb79:6  %OP2_V_cast = zext i20 %wn_V_1_load to i52      ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="292" st_id="60" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb79:7  %r_V_36 = mul i52 %OP2_V_cast, %OP1_V_1_cast    ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="293" st_id="61" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb79:7  %r_V_36 = mul i52 %OP2_V_cast, %OP1_V_1_cast    ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="294" st_id="62" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb79:7  %r_V_36 = mul i52 %OP2_V_cast, %OP1_V_1_cast    ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="295" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="72" op_0_bw="72" op_1_bw="52" op_2_bw="20">
<![CDATA[
bb79:8  %tmp_33 = call i72 @_ssdm_op_BitConcatenate.i72.i52.i20(i52 %r_V_36, i20 0) ; <i72> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="296" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="157" op_0_bw="72">
<![CDATA[
bb79:9  %sext_cast_cast = sext i72 %tmp_33 to i157      ; <i157> [#uses=1]

]]></node>
<StgValue><ssdm name="sext_cast_cast"/></StgValue>
</operation>

<operation id="297" st_id="62" stage="2" lat="2">
<core>Mul2S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="157" op_0_bw="157" op_1_bw="157">
<![CDATA[
bb79:10  %mul = mul i157 %sext_cast_cast, 27354876025721952679457623 ; <i157> [#uses=2]

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="298" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
bb79:12  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_36, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="299" st_id="63" stage="1" lat="2">
<core>Mul2S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="157" op_0_bw="157" op_1_bw="157">
<![CDATA[
bb79:10  %mul = mul i157 %sext_cast_cast, 27354876025721952679457623 ; <i157> [#uses=2]

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="300" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="157" op_0_bw="157" op_1_bw="157">
<![CDATA[
bb79:11  %neg_mul = sub i157 0, %mul                     ; <i157> [#uses=1]

]]></node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="301" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="157" op_0_bw="1" op_1_bw="157" op_2_bw="157">
<![CDATA[
bb79:13  %sel = select i1 %tmp_56, i157 %neg_mul, i157 %mul ; <i157> [#uses=1]

]]></node>
<StgValue><ssdm name="sel"/></StgValue>
</operation>

<operation id="302" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="52" op_0_bw="52" op_1_bw="157" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb79:14  %tmp_57 = call i52 @_ssdm_op_PartSelect.i52.i157.i32.i32(i157 %sel, i32 105, i32 156) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="303" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="65" op_0_bw="52">
<![CDATA[
bb79:15  %trunc_cast = sext i52 %tmp_57 to i65           ; <i65> [#uses=2]

]]></node>
<StgValue><ssdm name="trunc_cast"/></StgValue>
</operation>

<operation id="304" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
bb79:16  %neg_ti = sub i65 0, %trunc_cast                ; <i65> [#uses=1]

]]></node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="305" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="65" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
bb79:17  %tmp_18 = select i1 %tmp_56, i65 %neg_ti, i65 %trunc_cast ; <i65> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="306" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb79:18  %tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i65.i32.i32(i65 %tmp_18, i32 20, i32 51) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="307" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb79:19  %time_domain_V_addr = getelementptr [1024 x i32]* %time_domain_V, i64 0, i64 %tmp_16 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="time_domain_V_addr"/></StgValue>
</operation>

<operation id="308" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb79:20  store i32 %tmp_20, i32* %time_domain_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="0">
<![CDATA[
bb79:21  br label %bb82

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
