<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="DMA Channel 0 Control and Status"><title>rp2040_pac::dma::ch::ch_al1_ctrl - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../../" data-static-root-path="../../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module ch_al1_ctrl</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module ch_<wbr>al1_<wbr>ctrl</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In rp2040_<wbr>pac::<wbr>dma::<wbr>ch</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../../index.html">rp2040_pac</a>::<wbr><a href="../../index.html">dma</a>::<wbr><a href="../index.html">ch</a></div><h1>Module <span>ch_<wbr>al1_<wbr>ctrl</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#1-1078">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>DMA Channel 0 Control and Status</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.CH_AL1_CTRL_SPEC.html" title="struct rp2040_pac::dma::ch::ch_al1_ctrl::CH_AL1_CTRL_SPEC">CH_<wbr>AL1_<wbr>CTRL_<wbr>SPEC</a></dt><dd>DMA Channel 0 Control and Status</dd></dl><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">§</a></h2><dl class="item-table"><dt><a class="enum" href="enum.DATA_SIZE_A.html" title="enum rp2040_pac::dma::ch::ch_al1_ctrl::DATA_SIZE_A">DATA_<wbr>SIZE_<wbr>A</a></dt><dd>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.</dd><dt><a class="enum" href="enum.RING_SIZE_A.html" title="enum rp2040_pac::dma::ch::ch_al1_ctrl::RING_SIZE_A">RING_<wbr>SIZE_<wbr>A</a></dt><dd>Size of address wrap region. If 0, don’t wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</dd><dt><a class="enum" href="enum.TREQ_SEL_A.html" title="enum rp2040_pac::dma::ch::ch_al1_ctrl::TREQ_SEL_A">TREQ_<wbr>SEL_<wbr>A</a></dt><dd>Select a Transfer Request signal.<br />
The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).<br />
0x0 to 0x3a -&gt; select DREQ n as TREQ</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><dl class="item-table"><dt><a class="type" href="type.AHB_ERROR_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::AHB_ERROR_R">AHB_<wbr>ERROR_<wbr>R</a></dt><dd>Field <code>AHB_ERROR</code> reader - Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag.</dd><dt><a class="type" href="type.BSWAP_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::BSWAP_R">BSWAP_R</a></dt><dd>Field <code>BSWAP</code> reader - Apply byte-swap transformation to DMA data.<br />
For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</dd><dt><a class="type" href="type.BSWAP_W.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::BSWAP_W">BSWAP_W</a></dt><dd>Field <code>BSWAP</code> writer - Apply byte-swap transformation to DMA data.<br />
For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</dd><dt><a class="type" href="type.BUSY_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::BUSY_R">BUSY_R</a></dt><dd>Field <code>BUSY</code> reader - This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused.</dd><dt><a class="type" href="type.CHAIN_TO_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::CHAIN_TO_R">CHAIN_<wbr>TO_<wbr>R</a></dt><dd>Field <code>CHAIN_TO</code> reader - When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = <em>(this channel)</em>.<br />
Reset value is 0, which means for channels 1 and above the default will be to chain to channel 0 - set this field to avoid this behaviour.</dd><dt><a class="type" href="type.CHAIN_TO_W.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::CHAIN_TO_W">CHAIN_<wbr>TO_<wbr>W</a></dt><dd>Field <code>CHAIN_TO</code> writer - When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = <em>(this channel)</em>.<br />
Reset value is 0, which means for channels 1 and above the default will be to chain to channel 0 - set this field to avoid this behaviour.</dd><dt><a class="type" href="type.DATA_SIZE_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::DATA_SIZE_R">DATA_<wbr>SIZE_<wbr>R</a></dt><dd>Field <code>DATA_SIZE</code> reader - Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.</dd><dt><a class="type" href="type.DATA_SIZE_W.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::DATA_SIZE_W">DATA_<wbr>SIZE_<wbr>W</a></dt><dd>Field <code>DATA_SIZE</code> writer - Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.</dd><dt><a class="type" href="type.EN_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::EN_R">EN_R</a></dt><dd>Field <code>EN</code> reader - DMA Channel Enable.<br />
When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</dd><dt><a class="type" href="type.EN_W.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::EN_W">EN_W</a></dt><dd>Field <code>EN</code> writer - DMA Channel Enable.<br />
When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</dd><dt><a class="type" href="type.HIGH_PRIORITY_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::HIGH_PRIORITY_R">HIGH_<wbr>PRIORITY_<wbr>R</a></dt><dd>Field <code>HIGH_PRIORITY</code> reader - HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</dd><dt><a class="type" href="type.HIGH_PRIORITY_W.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::HIGH_PRIORITY_W">HIGH_<wbr>PRIORITY_<wbr>W</a></dt><dd>Field <code>HIGH_PRIORITY</code> writer - HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</dd><dt><a class="type" href="type.INCR_READ_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::INCR_READ_R">INCR_<wbr>READ_<wbr>R</a></dt><dd>Field <code>INCR_READ</code> reader - If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</dd><dt><a class="type" href="type.INCR_READ_W.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::INCR_READ_W">INCR_<wbr>READ_<wbr>W</a></dt><dd>Field <code>INCR_READ</code> writer - If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</dd><dt><a class="type" href="type.INCR_WRITE_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::INCR_WRITE_R">INCR_<wbr>WRITE_<wbr>R</a></dt><dd>Field <code>INCR_WRITE</code> reader - If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</dd><dt><a class="type" href="type.INCR_WRITE_W.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::INCR_WRITE_W">INCR_<wbr>WRITE_<wbr>W</a></dt><dd>Field <code>INCR_WRITE</code> writer - If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</dd><dt><a class="type" href="type.IRQ_QUIET_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::IRQ_QUIET_R">IRQ_<wbr>QUIET_<wbr>R</a></dt><dd>Field <code>IRQ_QUIET</code> reader - In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</dd><dt><a class="type" href="type.IRQ_QUIET_W.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::IRQ_QUIET_W">IRQ_<wbr>QUIET_<wbr>W</a></dt><dd>Field <code>IRQ_QUIET</code> writer - In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</dd><dt><a class="type" href="type.R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::R">R</a></dt><dd>Register <code>CH_AL1_CTRL</code> reader</dd><dt><a class="type" href="type.READ_ERROR_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::READ_ERROR_R">READ_<wbr>ERROR_<wbr>R</a></dt><dd>Field <code>READ_ERROR</code> reader - If 1, the channel received a read bus error. Write one to clear.<br />
READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</dd><dt><a class="type" href="type.READ_ERROR_W.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::READ_ERROR_W">READ_<wbr>ERROR_<wbr>W</a></dt><dd>Field <code>READ_ERROR</code> writer - If 1, the channel received a read bus error. Write one to clear.<br />
READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</dd><dt><a class="type" href="type.RING_SEL_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::RING_SEL_R">RING_<wbr>SEL_<wbr>R</a></dt><dd>Field <code>RING_SEL</code> reader - Select whether RING_SIZE applies to read or write addresses.<br />
If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</dd><dt><a class="type" href="type.RING_SEL_W.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::RING_SEL_W">RING_<wbr>SEL_<wbr>W</a></dt><dd>Field <code>RING_SEL</code> writer - Select whether RING_SIZE applies to read or write addresses.<br />
If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</dd><dt><a class="type" href="type.RING_SIZE_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::RING_SIZE_R">RING_<wbr>SIZE_<wbr>R</a></dt><dd>Field <code>RING_SIZE</code> reader - Size of address wrap region. If 0, don’t wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</dd><dt><a class="type" href="type.RING_SIZE_W.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::RING_SIZE_W">RING_<wbr>SIZE_<wbr>W</a></dt><dd>Field <code>RING_SIZE</code> writer - Size of address wrap region. If 0, don’t wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</dd><dt><a class="type" href="type.SNIFF_EN_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::SNIFF_EN_R">SNIFF_<wbr>EN_<wbr>R</a></dt><dd>Field <code>SNIFF_EN</code> reader - If 1, this channel’s data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</dd><dt><a class="type" href="type.SNIFF_EN_W.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::SNIFF_EN_W">SNIFF_<wbr>EN_<wbr>W</a></dt><dd>Field <code>SNIFF_EN</code> writer - If 1, this channel’s data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</dd><dt><a class="type" href="type.TREQ_SEL_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::TREQ_SEL_R">TREQ_<wbr>SEL_<wbr>R</a></dt><dd>Field <code>TREQ_SEL</code> reader - Select a Transfer Request signal.<br />
The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).<br />
0x0 to 0x3a -&gt; select DREQ n as TREQ</dd><dt><a class="type" href="type.TREQ_SEL_W.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::TREQ_SEL_W">TREQ_<wbr>SEL_<wbr>W</a></dt><dd>Field <code>TREQ_SEL</code> writer - Select a Transfer Request signal.<br />
The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).<br />
0x0 to 0x3a -&gt; select DREQ n as TREQ</dd><dt><a class="type" href="type.W.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::W">W</a></dt><dd>Register <code>CH_AL1_CTRL</code> writer</dd><dt><a class="type" href="type.WRITE_ERROR_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::WRITE_ERROR_R">WRITE_<wbr>ERROR_<wbr>R</a></dt><dd>Field <code>WRITE_ERROR</code> reader - If 1, the channel received a write bus error. Write one to clear.<br />
WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</dd><dt><a class="type" href="type.WRITE_ERROR_W.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::WRITE_ERROR_W">WRITE_<wbr>ERROR_<wbr>W</a></dt><dd>Field <code>WRITE_ERROR</code> writer - If 1, the channel received a write bus error. Write one to clear.<br />
WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</dd></dl></section></div></main></body></html>