Analysis & Synthesis report for calculadoradigital
Thu Dec 06 18:27:54 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "teclado:inst1|controlador:U0|Debouncer:d3"
 13. Port Connectivity Checks: "teclado:inst1|controlador:U0|Debouncer:d2"
 14. Port Connectivity Checks: "teclado:inst1|controlador:U0|Debouncer:d1"
 15. Port Connectivity Checks: "teclado:inst1|controlador:U0|Debouncer:d0"
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 06 18:27:54 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; calculadoradigital                              ;
; Top-level Entity Name              ; poha                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 521                                             ;
;     Total combinational functions  ; 515                                             ;
;     Dedicated logic registers      ; 170                                             ;
; Total registers                    ; 170                                             ;
; Total pins                         ; 100                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; poha               ; calculadoradigital ;
; Family name                                                                ; Cyclone II         ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------+---------+
; soma.v                           ; yes             ; User Verilog HDL File              ; C:/Users/aluno/Desktop/saindo/blocosomateste/blocosomateste/soma.v                          ;         ;
; decoder7.v                       ; yes             ; User Verilog HDL File              ; C:/Users/aluno/Desktop/saindo/blocosomateste/blocosomateste/decoder7.v                      ;         ;
; teclado.v                        ; yes             ; User Verilog HDL File              ; C:/Users/aluno/Desktop/saindo/blocosomateste/blocosomateste/teclado.v                       ;         ;
; result.v                         ; yes             ; User Verilog HDL File              ; C:/Users/aluno/Desktop/saindo/blocosomateste/blocosomateste/result.v                        ;         ;
; reg8.sv                          ; yes             ; User SystemVerilog HDL File        ; C:/Users/aluno/Desktop/saindo/blocosomateste/blocosomateste/reg8.sv                         ;         ;
; switch.sv                        ; yes             ; User SystemVerilog HDL File        ; C:/Users/aluno/Desktop/saindo/blocosomateste/blocosomateste/switch.sv                       ;         ;
; output_files/regs.sv             ; yes             ; User SystemVerilog HDL File        ; C:/Users/aluno/Desktop/saindo/blocosomateste/blocosomateste/output_files/regs.sv            ;         ;
; output_files/mandatela.sv        ; yes             ; User SystemVerilog HDL File        ; C:/Users/aluno/Desktop/saindo/blocosomateste/blocosomateste/output_files/mandatela.sv       ;         ;
; output_files/poha.bdf            ; yes             ; User Block Diagram/Schematic File  ; C:/Users/aluno/Desktop/saindo/blocosomateste/blocosomateste/output_files/poha.bdf           ;         ;
; decoder8NOVO.sv                  ; yes             ; User SystemVerilog HDL File        ; C:/Users/aluno/Desktop/saindo/blocosomateste/blocosomateste/decoder8NOVO.sv                 ;         ;
; bin_bcd_pora.sv                  ; yes             ; User SystemVerilog HDL File        ; C:/Users/aluno/Desktop/saindo/blocosomateste/blocosomateste/bin_bcd_pora.sv                 ;         ;
; output_files/memory.sv           ; yes             ; User SystemVerilog HDL File        ; C:/Users/aluno/Desktop/saindo/blocosomateste/blocosomateste/output_files/memory.sv          ;         ;
; output_files/convresorfodase.sv  ; yes             ; User SystemVerilog HDL File        ; C:/Users/aluno/Desktop/saindo/blocosomateste/blocosomateste/output_files/convresorfodase.sv ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 521      ;
;                                             ;          ;
; Total combinational functions               ; 515      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 137      ;
;     -- 3 input functions                    ; 221      ;
;     -- <=2 input functions                  ; 157      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 373      ;
;     -- arithmetic mode                      ; 142      ;
;                                             ;          ;
; Total registers                             ; 170      ;
;     -- Dedicated logic registers            ; 170      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 100      ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 171      ;
; Total fan-out                               ; 2016     ;
; Average fan-out                             ; 2.57     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                            ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                             ; Library Name ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------+--------------+
; |poha                             ; 515 (0)           ; 170 (0)      ; 0           ; 0            ; 0       ; 0         ; 100  ; 0            ; |poha                                           ; work         ;
;    |BIN_PARA_BCD_AGORAVAI:inst21| ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|BIN_PARA_BCD_AGORAVAI:inst21              ; work         ;
;    |BIN_PARA_BCD_AGORAVAI:inst22| ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|BIN_PARA_BCD_AGORAVAI:inst22              ; work         ;
;    |BIN_PARA_BCD_AGORAVAI:inst28| ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|BIN_PARA_BCD_AGORAVAI:inst28              ; work         ;
;    |SOMA:inst|                    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|SOMA:inst                                 ; work         ;
;    |SUBTRACAO:inst37|             ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|SUBTRACAO:inst37                          ; work         ;
;    |borabora:inst7|               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|borabora:inst7                            ; work         ;
;    |conversor_teste:inst2|        ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|conversor_teste:inst2                     ; work         ;
;    |decoder7:inst11|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|decoder7:inst11                           ; work         ;
;    |decoder7:inst26|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|decoder7:inst26                           ; work         ;
;    |decoder7:inst27|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|decoder7:inst27                           ; work         ;
;    |decoder7:inst29|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|decoder7:inst29                           ; work         ;
;    |decoder7:inst30|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|decoder7:inst30                           ; work         ;
;    |decoder7:inst31|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|decoder7:inst31                           ; work         ;
;    |escolhefinal:inst35|          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|escolhefinal:inst35                       ; work         ;
;    |mandatela:inst14|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|mandatela:inst14                          ; work         ;
;    |number1:inst13|               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|number1:inst13                            ; work         ;
;    |outooo:ADFAD|                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|outooo:ADFAD                              ; work         ;
;    |pegador:vaitomarnocu|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|pegador:vaitomarnocu                      ; work         ;
;    |reg8:inst18|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|reg8:inst18                               ; work         ;
;    |reg8:inst23|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|reg8:inst23                               ; work         ;
;    |reg8:inst24|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|reg8:inst24                               ; work         ;
;    |reg8:inst34|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|reg8:inst34                               ; work         ;
;    |reg8:inst6|                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|reg8:inst6                                ; work         ;
;    |regSoma:inst3|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|regSoma:inst3                             ; work         ;
;    |regSoma:inst4|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|regSoma:inst4                             ; work         ;
;    |result:inst9|                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|result:inst9                              ; work         ;
;    |salvamem:inst8|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|salvamem:inst8                            ; work         ;
;    |somasub:inst12|               ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|somasub:inst12                            ; work         ;
;    |teclado:inst1|                ; 227 (0)           ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|teclado:inst1                             ; work         ;
;       |controlador:U0|            ; 227 (59)          ; 128 (40)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|teclado:inst1|controlador:U0              ; work         ;
;          |Debouncer:d0|           ; 42 (42)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|teclado:inst1|controlador:U0|Debouncer:d0 ; work         ;
;          |Debouncer:d1|           ; 42 (42)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|teclado:inst1|controlador:U0|Debouncer:d1 ; work         ;
;          |Debouncer:d2|           ; 42 (42)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|teclado:inst1|controlador:U0|Debouncer:d2 ; work         ;
;          |Debouncer:d3|           ; 42 (42)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |poha|teclado:inst1|controlador:U0|Debouncer:d3 ; work         ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                 ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; borabora:inst7|Numero[0]                            ; mandatela:inst14|D                  ; yes                    ;
; borabora:inst7|Numero[1]                            ; mandatela:inst14|D                  ; yes                    ;
; borabora:inst7|Numero[7]                            ; mandatela:inst14|D                  ; yes                    ;
; borabora:inst7|Numero[2]                            ; mandatela:inst14|D                  ; yes                    ;
; borabora:inst7|Numero[3]                            ; mandatela:inst14|D                  ; yes                    ;
; borabora:inst7|Numero[4]                            ; mandatela:inst14|D                  ; yes                    ;
; borabora:inst7|Numero[5]                            ; mandatela:inst14|D                  ; yes                    ;
; borabora:inst7|Numero[6]                            ; mandatela:inst14|D                  ; yes                    ;
; conversor_teste:inst2|saida2[0]                     ; SW[0]                               ; yes                    ;
; conversor_teste:inst2|saida2[1]                     ; SW[0]                               ; yes                    ;
; conversor_teste:inst2|saida2[7]                     ; SW[0]                               ; yes                    ;
; conversor_teste:inst2|saida2[2]                     ; SW[0]                               ; yes                    ;
; conversor_teste:inst2|saida2[3]                     ; SW[0]                               ; yes                    ;
; conversor_teste:inst2|saida2[4]                     ; SW[0]                               ; yes                    ;
; conversor_teste:inst2|saida2[5]                     ; SW[0]                               ; yes                    ;
; conversor_teste:inst2|saida2[6]                     ; SW[0]                               ; yes                    ;
; conversor_teste:inst2|saida1[0]                     ; SW[0]                               ; yes                    ;
; conversor_teste:inst2|saida1[1]                     ; SW[0]                               ; yes                    ;
; conversor_teste:inst2|saida1[7]                     ; SW[0]                               ; yes                    ;
; conversor_teste:inst2|saida1[2]                     ; SW[0]                               ; yes                    ;
; conversor_teste:inst2|saida1[3]                     ; SW[0]                               ; yes                    ;
; conversor_teste:inst2|saida1[4]                     ; SW[0]                               ; yes                    ;
; conversor_teste:inst2|saida1[5]                     ; SW[0]                               ; yes                    ;
; conversor_teste:inst2|saida1[6]                     ; SW[0]                               ; yes                    ;
; result:inst9|sub                                    ; result:inst9|sub                    ; yes                    ;
; pegador:vaitomarnocu|Salvar                         ; CLOCK_50                            ; yes                    ;
; mandatela:inst14|D                                  ; teclado:inst1|controlador:U0|Equal1 ; yes                    ;
; number1:inst13|Numero1[0]                           ; teclado:inst1|controlador:U0|Equal1 ; yes                    ;
; number1:inst13|Numero1[1]                           ; teclado:inst1|controlador:U0|Equal1 ; yes                    ;
; number1:inst13|Numero1[2]                           ; teclado:inst1|controlador:U0|Equal1 ; yes                    ;
; number1:inst13|Numero1[3]                           ; teclado:inst1|controlador:U0|Equal1 ; yes                    ;
; result:inst9|add                                    ; result:inst9|add                    ; yes                    ;
; SOMA:inst|S[0]                                      ; regSoma:inst3|somar                 ; yes                    ;
; SUBTRACAO:inst37|S[0]                               ; regSoma:inst4|somar                 ; yes                    ;
; SOMA:inst|S[1]                                      ; regSoma:inst3|somar                 ; yes                    ;
; SUBTRACAO:inst37|S[1]                               ; regSoma:inst4|somar                 ; yes                    ;
; SOMA:inst|S[7]                                      ; regSoma:inst3|somar                 ; yes                    ;
; SUBTRACAO:inst37|S[7]                               ; regSoma:inst4|somar                 ; yes                    ;
; SOMA:inst|S[2]                                      ; regSoma:inst3|somar                 ; yes                    ;
; SUBTRACAO:inst37|S[2]                               ; regSoma:inst4|somar                 ; yes                    ;
; SOMA:inst|S[3]                                      ; regSoma:inst3|somar                 ; yes                    ;
; SUBTRACAO:inst37|S[3]                               ; regSoma:inst4|somar                 ; yes                    ;
; SOMA:inst|S[4]                                      ; regSoma:inst3|somar                 ; yes                    ;
; SUBTRACAO:inst37|S[4]                               ; regSoma:inst4|somar                 ; yes                    ;
; SOMA:inst|S[5]                                      ; regSoma:inst3|somar                 ; yes                    ;
; SUBTRACAO:inst37|S[5]                               ; regSoma:inst4|somar                 ; yes                    ;
; SOMA:inst|S[6]                                      ; regSoma:inst3|somar                 ; yes                    ;
; SUBTRACAO:inst37|S[6]                               ; regSoma:inst4|somar                 ; yes                    ;
; outooo:ADFAD|O1[0]                                  ; salvamem:inst8|Salvar               ; yes                    ;
; outooo:ADFAD|O1[1]                                  ; salvamem:inst8|Salvar               ; yes                    ;
; outooo:ADFAD|O1[7]                                  ; salvamem:inst8|Salvar               ; yes                    ;
; outooo:ADFAD|O1[2]                                  ; salvamem:inst8|Salvar               ; yes                    ;
; outooo:ADFAD|O1[3]                                  ; salvamem:inst8|Salvar               ; yes                    ;
; outooo:ADFAD|O1[4]                                  ; salvamem:inst8|Salvar               ; yes                    ;
; outooo:ADFAD|O1[5]                                  ; salvamem:inst8|Salvar               ; yes                    ;
; outooo:ADFAD|O1[6]                                  ; salvamem:inst8|Salvar               ; yes                    ;
; somasub:inst12|SOMA1[0]                             ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SOMA2[0]                             ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SUB2[0]                              ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SUB1[0]                              ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SOMA1[1]                             ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SOMA2[1]                             ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SUB1[1]                              ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SUB2[1]                              ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SOMA1[7]                             ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SOMA2[7]                             ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SOMA1[6]                             ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SOMA2[6]                             ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SOMA1[5]                             ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SOMA2[5]                             ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SOMA1[4]                             ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SOMA2[4]                             ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SOMA1[3]                             ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SOMA2[3]                             ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SOMA1[2]                             ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SOMA2[2]                             ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SUB1[7]                              ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SUB2[7]                              ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SUB1[6]                              ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SUB2[6]                              ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SUB1[5]                              ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SUB2[5]                              ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SUB1[4]                              ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SUB2[4]                              ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SUB1[3]                              ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SUB2[3]                              ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SUB1[2]                              ; regSoma:inst3|somar                 ; yes                    ;
; somasub:inst12|SUB2[2]                              ; regSoma:inst3|somar                 ; yes                    ;
; salvamem:inst8|Salvar                               ; teclado:inst1|controlador:U0|Equal1 ; yes                    ;
; Number of user-specified and inferred latches = 89  ;                                     ;                        ;
+-----------------------------------------------------+-------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 170   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 84    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; teclado:inst1|controlador:U0|linha[0]  ; 4       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |poha|teclado:inst1|controlador:U0|Debouncer:d0|Counter[8]  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |poha|teclado:inst1|controlador:U0|Debouncer:d1|Counter[11] ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |poha|teclado:inst1|controlador:U0|Debouncer:d2|Counter[12] ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |poha|teclado:inst1|controlador:U0|Debouncer:d3|Counter[8]  ;
; 256:1              ; 4 bits    ; 680 LEs       ; 40 LEs               ; 640 LEs                ; Yes        ; |poha|teclado:inst1|controlador:U0|tecla[2]                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "teclado:inst1|controlador:U0|Debouncer:d3" ;
+--------+--------+----------+------------------------------------------+
; Port   ; Type   ; Severity ; Details                                  ;
+--------+--------+----------+------------------------------------------+
; oPulse ; Output ; Info     ; Explicitly unconnected                   ;
+--------+--------+----------+------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "teclado:inst1|controlador:U0|Debouncer:d2" ;
+--------+--------+----------+------------------------------------------+
; Port   ; Type   ; Severity ; Details                                  ;
+--------+--------+----------+------------------------------------------+
; oPulse ; Output ; Info     ; Explicitly unconnected                   ;
+--------+--------+----------+------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "teclado:inst1|controlador:U0|Debouncer:d1" ;
+--------+--------+----------+------------------------------------------+
; Port   ; Type   ; Severity ; Details                                  ;
+--------+--------+----------+------------------------------------------+
; oPulse ; Output ; Info     ; Explicitly unconnected                   ;
+--------+--------+----------+------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "teclado:inst1|controlador:U0|Debouncer:d0" ;
+--------+--------+----------+------------------------------------------+
; Port   ; Type   ; Severity ; Details                                  ;
+--------+--------+----------+------------------------------------------+
; oPulse ; Output ; Info     ; Explicitly unconnected                   ;
+--------+--------+----------+------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 06 18:27:51 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off calculadoradigital -c calculadoradigital
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 0 design units, including 0 entities, in source file soma_sub.v
Info (12021): Found 2 design units, including 2 entities, in source file soma.v
    Info (12023): Found entity 1: SOMA
    Info (12023): Found entity 2: SUBTRACAO
Info (12021): Found 1 design units, including 1 entities, in source file trabcl.bdf
    Info (12023): Found entity 1: trabcl
Info (12021): Found 1 design units, including 1 entities, in source file decoder7.v
    Info (12023): Found entity 1: decoder7
Info (12021): Found 3 design units, including 3 entities, in source file teclado.v
    Info (12023): Found entity 1: teclado
    Info (12023): Found entity 2: controlador
    Info (12023): Found entity 3: Debouncer
Info (12021): Found 1 design units, including 1 entities, in source file top.bdf
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file mux16.v
    Info (12023): Found entity 1: number
Info (12021): Found 1 design units, including 1 entities, in source file number.v
    Info (12023): Found entity 1: numberS
Info (12021): Found 1 design units, including 1 entities, in source file result.v
    Info (12023): Found entity 1: result
Info (12021): Found 1 design units, including 1 entities, in source file operand.v
    Info (12023): Found entity 1: operand
Info (12021): Found 1 design units, including 1 entities, in source file reg8.sv
    Info (12023): Found entity 1: reg8
Info (12021): Found 1 design units, including 1 entities, in source file coder4.v
    Info (12023): Found entity 1: coder4
Info (12021): Found 1 design units, including 1 entities, in source file somador.bdf
    Info (12023): Found entity 1: somador
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.bdf
    Info (12023): Found entity 1: fulladder
Info (12021): Found 1 design units, including 1 entities, in source file conversorcomplemento2.bdf
    Info (12023): Found entity 1: conversorcomplemento2
Info (12021): Found 1 design units, including 1 entities, in source file mux8.sv
    Info (12023): Found entity 1: mux8
Info (12021): Found 1 design units, including 1 entities, in source file selectfinaltst.sv
    Info (12023): Found entity 1: seletorfinalTST
Info (12021): Found 1 design units, including 1 entities, in source file teste.sv
    Info (12023): Found entity 1: SOMA_NOVO
Info (12021): Found 5 design units, including 5 entities, in source file switch.sv
    Info (12023): Found entity 1: conversor_teste
    Info (12023): Found entity 2: number1
    Info (12023): Found entity 3: borabora
    Info (12023): Found entity 4: escolheMem
    Info (12023): Found entity 5: coder8
Info (12021): Found 1 design units, including 1 entities, in source file blocosomateste.bdf
    Info (12023): Found entity 1: blocosomateste
Info (12021): Found 1 design units, including 1 entities, in source file reg4.sv
    Info (12023): Found entity 1: reg4
Info (12021): Found 3 design units, including 3 entities, in source file output_files/regs.sv
    Info (12023): Found entity 1: regSoma
    Info (12023): Found entity 2: reg4_0
    Info (12023): Found entity 3: reg4_1
Info (12021): Found 2 design units, including 2 entities, in source file output_files/mandatela.sv
    Info (12023): Found entity 1: mandatela
    Info (12023): Found entity 2: pegamem
Info (12021): Found 1 design units, including 1 entities, in source file output_files/poha.bdf
    Info (12023): Found entity 1: poha
Info (12021): Found 3 design units, including 3 entities, in source file decoder8novo.sv
    Info (12023): Found entity 1: decoder8NOVO
    Info (12023): Found entity 2: outooo
    Info (12023): Found entity 3: somasub
Info (12021): Found 1 design units, including 1 entities, in source file bin_bcd_pora.sv
    Info (12023): Found entity 1: BIN_PARA_BCD_AGORAVAI
Info (12021): Found 2 design units, including 2 entities, in source file output_files/memory.sv
    Info (12023): Found entity 1: salvamem
    Info (12023): Found entity 2: pegador
Info (12021): Found 2 design units, including 2 entities, in source file output_files/convresorfodase.sv
    Info (12023): Found entity 1: conversorfodase
    Info (12023): Found entity 2: escolhefinal
Info (12127): Elaborating entity "poha" for the top level hierarchy
Warning (275011): Block or symbol "decoder7" of instance "inst27" overlaps another block or symbol
Warning (275011): Block or symbol "reg8" of instance "inst34" overlaps another block or symbol
Info (12128): Elaborating entity "teclado" for hierarchy "teclado:inst1"
Info (12128): Elaborating entity "controlador" for hierarchy "teclado:inst1|controlador:U0"
Info (12128): Elaborating entity "Debouncer" for hierarchy "teclado:inst1|controlador:U0|Debouncer:d0"
Info (12128): Elaborating entity "decoder7" for hierarchy "decoder7:inst29"
Info (12128): Elaborating entity "BIN_PARA_BCD_AGORAVAI" for hierarchy "BIN_PARA_BCD_AGORAVAI:inst28"
Warning (10230): Verilog HDL assignment warning at bin_bcd_pora.sv(18): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at bin_bcd_pora.sv(35): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bin_bcd_pora.sv(33): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "borabora" for hierarchy "borabora:inst7"
Warning (10240): Verilog HDL Always Construct warning at switch.sv(60): inferring latch(es) for variable "Numero", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Numero[0]" at switch.sv(60)
Info (10041): Inferred latch for "Numero[1]" at switch.sv(60)
Info (10041): Inferred latch for "Numero[2]" at switch.sv(60)
Info (10041): Inferred latch for "Numero[3]" at switch.sv(60)
Info (10041): Inferred latch for "Numero[4]" at switch.sv(60)
Info (10041): Inferred latch for "Numero[5]" at switch.sv(60)
Info (10041): Inferred latch for "Numero[6]" at switch.sv(60)
Info (10041): Inferred latch for "Numero[7]" at switch.sv(60)
Info (12128): Elaborating entity "mandatela" for hierarchy "mandatela:inst14"
Warning (10240): Verilog HDL Always Construct warning at mandatela.sv(8): inferring latch(es) for variable "D", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "D" at mandatela.sv(8)
Info (12128): Elaborating entity "escolhefinal" for hierarchy "escolhefinal:inst35"
Info (12128): Elaborating entity "reg8" for hierarchy "reg8:inst6"
Info (12128): Elaborating entity "SOMA" for hierarchy "SOMA:inst"
Warning (10240): Verilog HDL Always Construct warning at soma.v(10): inferring latch(es) for variable "S", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "S[0]" at soma.v(10)
Info (10041): Inferred latch for "S[1]" at soma.v(10)
Info (10041): Inferred latch for "S[2]" at soma.v(10)
Info (10041): Inferred latch for "S[3]" at soma.v(10)
Info (10041): Inferred latch for "S[4]" at soma.v(10)
Info (10041): Inferred latch for "S[5]" at soma.v(10)
Info (10041): Inferred latch for "S[6]" at soma.v(10)
Info (10041): Inferred latch for "S[7]" at soma.v(10)
Info (12128): Elaborating entity "regSoma" for hierarchy "regSoma:inst3"
Info (12128): Elaborating entity "result" for hierarchy "result:inst9"
Warning (10272): Verilog HDL Case Statement warning at result.v(13): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at result.v(15): case item expression covers a value already covered by a previous case item
Warning (10240): Verilog HDL Always Construct warning at result.v(9): inferring latch(es) for variable "add", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at result.v(9): inferring latch(es) for variable "sub", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "sub" at result.v(9)
Info (10041): Inferred latch for "add" at result.v(9)
Info (12128): Elaborating entity "somasub" for hierarchy "somasub:inst12"
Warning (10240): Verilog HDL Always Construct warning at decoder8NOVO.sv(62): inferring latch(es) for variable "SOMA1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decoder8NOVO.sv(62): inferring latch(es) for variable "SOMA2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decoder8NOVO.sv(62): inferring latch(es) for variable "SUB1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decoder8NOVO.sv(62): inferring latch(es) for variable "SUB2", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "SUB2[0]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SUB2[1]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SUB2[2]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SUB2[3]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SUB2[4]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SUB2[5]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SUB2[6]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SUB2[7]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SUB1[0]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SUB1[1]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SUB1[2]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SUB1[3]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SUB1[4]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SUB1[5]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SUB1[6]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SUB1[7]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SOMA2[0]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SOMA2[1]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SOMA2[2]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SOMA2[3]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SOMA2[4]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SOMA2[5]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SOMA2[6]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SOMA2[7]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SOMA1[0]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SOMA1[1]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SOMA1[2]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SOMA1[3]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SOMA1[4]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SOMA1[5]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SOMA1[6]" at decoder8NOVO.sv(69)
Info (10041): Inferred latch for "SOMA1[7]" at decoder8NOVO.sv(69)
Info (12128): Elaborating entity "conversor_teste" for hierarchy "conversor_teste:inst2"
Info (10041): Inferred latch for "saida2[0]" at switch.sv(18)
Info (10041): Inferred latch for "saida2[1]" at switch.sv(18)
Info (10041): Inferred latch for "saida2[2]" at switch.sv(18)
Info (10041): Inferred latch for "saida2[3]" at switch.sv(18)
Info (10041): Inferred latch for "saida2[4]" at switch.sv(18)
Info (10041): Inferred latch for "saida2[5]" at switch.sv(18)
Info (10041): Inferred latch for "saida2[6]" at switch.sv(18)
Info (10041): Inferred latch for "saida2[7]" at switch.sv(18)
Info (10041): Inferred latch for "saida1[0]" at switch.sv(18)
Info (10041): Inferred latch for "saida1[1]" at switch.sv(18)
Info (10041): Inferred latch for "saida1[2]" at switch.sv(18)
Info (10041): Inferred latch for "saida1[3]" at switch.sv(18)
Info (10041): Inferred latch for "saida1[4]" at switch.sv(18)
Info (10041): Inferred latch for "saida1[5]" at switch.sv(18)
Info (10041): Inferred latch for "saida1[6]" at switch.sv(18)
Info (10041): Inferred latch for "saida1[7]" at switch.sv(18)
Info (12128): Elaborating entity "pegador" for hierarchy "pegador:vaitomarnocu"
Warning (10240): Verilog HDL Always Construct warning at memory.sv(25): inferring latch(es) for variable "Salvar", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Salvar" at memory.sv(25)
Info (12128): Elaborating entity "decoder8NOVO" for hierarchy "decoder8NOVO:inst17"
Info (12128): Elaborating entity "number1" for hierarchy "number1:inst13"
Warning (10240): Verilog HDL Always Construct warning at switch.sv(32): inferring latch(es) for variable "Numero1", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Numero1[0]" at switch.sv(32)
Info (10041): Inferred latch for "Numero1[1]" at switch.sv(32)
Info (10041): Inferred latch for "Numero1[2]" at switch.sv(32)
Info (10041): Inferred latch for "Numero1[3]" at switch.sv(32)
Info (10041): Inferred latch for "Numero1[4]" at switch.sv(32)
Info (10041): Inferred latch for "Numero1[5]" at switch.sv(32)
Info (10041): Inferred latch for "Numero1[6]" at switch.sv(32)
Info (10041): Inferred latch for "Numero1[7]" at switch.sv(32)
Info (12128): Elaborating entity "outooo" for hierarchy "outooo:ADFAD"
Warning (10240): Verilog HDL Always Construct warning at decoder8NOVO.sv(41): inferring latch(es) for variable "O1", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "O1[0]" at decoder8NOVO.sv(41)
Info (10041): Inferred latch for "O1[1]" at decoder8NOVO.sv(41)
Info (10041): Inferred latch for "O1[2]" at decoder8NOVO.sv(41)
Info (10041): Inferred latch for "O1[3]" at decoder8NOVO.sv(41)
Info (10041): Inferred latch for "O1[4]" at decoder8NOVO.sv(41)
Info (10041): Inferred latch for "O1[5]" at decoder8NOVO.sv(41)
Info (10041): Inferred latch for "O1[6]" at decoder8NOVO.sv(41)
Info (10041): Inferred latch for "O1[7]" at decoder8NOVO.sv(41)
Info (12128): Elaborating entity "salvamem" for hierarchy "salvamem:inst8"
Warning (10240): Verilog HDL Always Construct warning at memory.sv(8): inferring latch(es) for variable "Salvar", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Salvar" at memory.sv(8)
Info (12128): Elaborating entity "SUBTRACAO" for hierarchy "SUBTRACAO:inst37"
Warning (10240): Verilog HDL Always Construct warning at soma.v(28): inferring latch(es) for variable "S", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "S[0]" at soma.v(34)
Info (10041): Inferred latch for "S[1]" at soma.v(34)
Info (10041): Inferred latch for "S[2]" at soma.v(34)
Info (10041): Inferred latch for "S[3]" at soma.v(34)
Info (10041): Inferred latch for "S[4]" at soma.v(34)
Info (10041): Inferred latch for "S[5]" at soma.v(34)
Info (10041): Inferred latch for "S[6]" at soma.v(34)
Info (10041): Inferred latch for "S[7]" at soma.v(34)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[25]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[23]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[21]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[19]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
Warning (13012): Latch result:inst9|sub has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal teclado:inst1|controlador:U0|tecla[0]
Warning (13012): Latch result:inst9|add has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal teclado:inst1|controlador:U0|tecla[0]
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1~synth"
    Warning (13010): Node "GPIO_1~synth"
    Warning (13010): Node "GPIO_1~synth"
    Warning (13010): Node "GPIO_1~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[5]" is stuck at VCC
    Warning (13410): Pin "HEX2[4]" is stuck at VCC
    Warning (13410): Pin "HEX2[3]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 663 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 61 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 563 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 4624 megabytes
    Info: Processing ended: Thu Dec 06 18:27:54 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


