<stg><name>read_input_Pipeline_VITIS_LOOP_47_1</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %shiftreg_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg_i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input1, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:3 %gmem0_load_i_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %gmem0_load_i

]]></Node>
<StgValue><ssdm name="gmem0_load_i_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:5 %store_ln46 = store i128 %gmem0_load_i_read, i128 %shiftreg_i

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_21 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i:1 %icmp_ln47 = icmp_eq  i4 %i_21, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i:3 %add_ln47 = add i4 %i_21, i4 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln47 = br i1 %icmp_ln47, void %for.inc.split.i, void %read_input.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.i:7 %store_ln47 = store i4 %add_ln47, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
read_input.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc.split.i:0 %shiftreg_i_load = load i128 %shiftreg_i

]]></Node>
<StgValue><ssdm name="shiftreg_i_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split.i:1 %specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln48"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i:2 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="128">
<![CDATA[
for.inc.split.i:3 %trunc_ln52 = trunc i128 %shiftreg_i_load

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="112" op_0_bw="112" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split.i:4 %lshr_ln_i = partselect i112 @_ssdm_op_PartSelect.i112.i128.i32.i32, i128 %shiftreg_i_load, i32 16, i32 127

]]></Node>
<StgValue><ssdm name="lshr_ln_i"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="128" op_0_bw="112">
<![CDATA[
for.inc.split.i:5 %zext_ln52 = zext i112 %lshr_ln_i

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split.i:6 %write_ln54 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %input1, i16 %trunc_ln52

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.i:8 %store_ln47 = store i128 %zext_ln52, i128 %shiftreg_i

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.i:9 %br_ln47 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="gmem0_load_i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="gmem0_load_i"/></StgValue>
</port>
<port id="38" name="input1" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="input1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="StgValue_39" to="shiftreg_i" fromId="39" toId="5">
</dataflow>
<dataflow id="41" from="StgValue_39" to="i" fromId="39" toId="6">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="44" from="input1" to="specinterface_ln0" fromId="38" toId="7">
</dataflow>
<dataflow id="46" from="empty_14" to="specinterface_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="49" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="51" from="empty_1" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="52" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="53" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="54" from="empty_1" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="55" from="empty_1" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="56" from="empty_1" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="58" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="60" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="61" from="empty_1" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="62" from="empty_1" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="67" from="_ssdm_op_Read.ap_auto.i128" to="gmem0_load_i_read" fromId="66" toId="8">
</dataflow>
<dataflow id="68" from="gmem0_load_i" to="gmem0_load_i_read" fromId="37" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_69" to="store_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="71" from="i" to="store_ln0" fromId="6" toId="9">
</dataflow>
<dataflow id="72" from="gmem0_load_i_read" to="store_ln46" fromId="8" toId="10">
</dataflow>
<dataflow id="73" from="shiftreg_i" to="store_ln46" fromId="5" toId="10">
</dataflow>
<dataflow id="74" from="i" to="i_21" fromId="6" toId="12">
</dataflow>
<dataflow id="75" from="i_21" to="icmp_ln47" fromId="12" toId="13">
</dataflow>
<dataflow id="77" from="StgValue_76" to="icmp_ln47" fromId="76" toId="13">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="78" toId="14">
</dataflow>
<dataflow id="81" from="StgValue_80" to="empty" fromId="80" toId="14">
</dataflow>
<dataflow id="82" from="StgValue_80" to="empty" fromId="80" toId="14">
</dataflow>
<dataflow id="83" from="StgValue_80" to="empty" fromId="80" toId="14">
</dataflow>
<dataflow id="84" from="i_21" to="add_ln47" fromId="12" toId="15">
</dataflow>
<dataflow id="86" from="StgValue_85" to="add_ln47" fromId="85" toId="15">
</dataflow>
<dataflow id="87" from="icmp_ln47" to="br_ln47" fromId="13" toId="16">
</dataflow>
<dataflow id="88" from="add_ln47" to="store_ln47" fromId="15" toId="17">
</dataflow>
<dataflow id="89" from="i" to="store_ln47" fromId="6" toId="17">
</dataflow>
<dataflow id="90" from="shiftreg_i" to="shiftreg_i_load" fromId="5" toId="18">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecPipeline" to="specpipeline_ln48" fromId="91" toId="19">
</dataflow>
<dataflow id="93" from="StgValue_63" to="specpipeline_ln48" fromId="63" toId="19">
</dataflow>
<dataflow id="94" from="StgValue_47" to="specpipeline_ln48" fromId="47" toId="19">
</dataflow>
<dataflow id="95" from="StgValue_47" to="specpipeline_ln48" fromId="47" toId="19">
</dataflow>
<dataflow id="96" from="StgValue_47" to="specpipeline_ln48" fromId="47" toId="19">
</dataflow>
<dataflow id="97" from="empty_1" to="specpipeline_ln48" fromId="50" toId="19">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecLoopName" to="specloopname_ln47" fromId="98" toId="20">
</dataflow>
<dataflow id="101" from="empty_19" to="specloopname_ln47" fromId="100" toId="20">
</dataflow>
<dataflow id="102" from="shiftreg_i_load" to="trunc_ln52" fromId="18" toId="21">
</dataflow>
<dataflow id="104" from="_ssdm_op_PartSelect.i112.i128.i32.i32" to="lshr_ln_i" fromId="103" toId="22">
</dataflow>
<dataflow id="105" from="shiftreg_i_load" to="lshr_ln_i" fromId="18" toId="22">
</dataflow>
<dataflow id="107" from="StgValue_106" to="lshr_ln_i" fromId="106" toId="22">
</dataflow>
<dataflow id="109" from="StgValue_108" to="lshr_ln_i" fromId="108" toId="22">
</dataflow>
<dataflow id="110" from="lshr_ln_i" to="zext_ln52" fromId="22" toId="23">
</dataflow>
<dataflow id="112" from="_ssdm_op_Write.ap_fifo.volatile.i16P0A" to="write_ln54" fromId="111" toId="24">
</dataflow>
<dataflow id="113" from="input1" to="write_ln54" fromId="38" toId="24">
</dataflow>
<dataflow id="114" from="trunc_ln52" to="write_ln54" fromId="21" toId="24">
</dataflow>
<dataflow id="115" from="zext_ln52" to="store_ln47" fromId="23" toId="25">
</dataflow>
<dataflow id="116" from="shiftreg_i" to="store_ln47" fromId="5" toId="25">
</dataflow>
<dataflow id="117" from="icmp_ln47" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
