# *Week 2* VSD RISC-V Tapeout Program ![BabySoC](https://img.shields.io/badge/SoC_Learning_%26_Practice-Completed-darkgreen)

`28/09/2025` ‚Üí `04/10/2025`

This report highlights the essential concepts for understanding SoC design principles while also providing practical exposure through functional modelling of **VSDBabySoC** using open-source EDA tools like **Icarus Verilog** and **GTKWave**.  

---

## üìë Table of Contents
  
1. [Learning Goals](#-learning-goals)  
2. [Module-wise Folders](#-module-wise-folders)  
   - [Part 1](https://github.com/MOHANAPRIYANP16/Week-2-VSD-RISC-V-Tapeout-Program-/tree/main/Part1)  
   - [Part 2](https://github.com/MOHANAPRIYANP16/Week-2-VSD-RISC-V-Tapeout-Program-/tree/main/Part2)  
3. [Credits](#-credits)  
4. [Author](#-author)  

---

## üéØ Learning Goals

- Strengthen understanding of **VSDBabySoC fundamentals** including its CPU, peripherals, and memory structure.  
- Perform **hands-on functional modelling** of BabySoC using Verilog HDL.  
- Run **simulations and validate functionality** through Icarus Verilog and GTKWave.  
- Explore the design workflow ‚Äî from **instruction execution ‚Üí DAC output ‚Üí waveform visualization**.  
- Get ready for **pre-tapeout activities** like synthesis validation, timing checks, and netlist generation.  

---

## üìÇ Module-wise Folders  

- [Part 1](https://github.com/MOHANAPRIYANP16/Week-2-VSD-RISC-V-Tapeout-Program-/blob/main/Part1/README_PART1.md) ‚Äì Basics and architecture of BabySoC.  
- [Part 2](https://github.com/MOHANAPRIYANP16/Week-2-VSD-RISC-V-Tapeout-Program-/blob/main/Part2/READMEPart2.md) ‚Äì Practical functional modelling and simulation flow.  

---

## üôè Credits  

Special appreciation to **Mr. [Kunal Ghosh](https://in.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836)** and the **VSD team** for mentorship and learning materials.  
Thanks also to the **SKY130 PDK community**, contributors of the **VSDBabySoC repo**, and developers of open-source EDA tools like **Yosys**, **Icarus Verilog**, and **GTKWave**.  

---

## üë§ Author  

**Mohanapriyan p**  
[LinkedIn](https://www.linkedin.com/in/mohanapriyan-p-b94962325/)  

---

üìå Previous Week ‚Äì *Week 1 (Simulation, Synthesis & Optimisation)* ‚Üí [Week 1 Repository](https://github.com/MOHANAPRIYANP16/Week-1-VSD-RISC-V-Tapeout-Program-)  

---
