#ifdef ZZ_INCLUDE_CODE
ZZ_414B0:
	EMU_Write32(V1 + 100,RA); //+ 0x64
	T8 = EMU_ReadU32(V1 + 124); //+ 0x7C
	T9 = EMU_ReadU32(V1 + 120); //+ 0x78
	A0 = EMU_ReadU32(V1 + 116); //+ 0x74
	if ((int32_t)T8 >= 0)
	{
		T8 = EMU_CheckedAdd(V1,176);
		ZZ_CLOCKCYCLES(6,0x800414FC);
		goto ZZ_414B0_4C;
	}
	T8 = EMU_CheckedAdd(V1,176);
	if ((int32_t)T9 >= 0)
	{
		T9 = EMU_CheckedAdd(V1,128);
		ZZ_CLOCKCYCLES(8,0x800414E0);
		goto ZZ_414B0_30;
	}
	T9 = EMU_CheckedAdd(V1,128);
	if ((int32_t)A0 < 0)
	{
		A1 = EMU_ReadU32(V1 + 244); //+ 0xF4
		ZZ_CLOCKCYCLES(10,0x80041860);
		goto ZZ_414B0_3B0;
	}
	A1 = EMU_ReadU32(V1 + 244); //+ 0xF4
	AT = EMU_ReadU32(V1 + 248); //+ 0xF8
	ZZ_CLOCKCYCLES(12,0x8004152C);
	goto ZZ_414B0_7C;
ZZ_414B0_30:
	if ((int32_t)A0 >= 0)
	{
		A1 = EMU_ReadU32(V1 + 244); //+ 0xF4
		ZZ_CLOCKCYCLES(2,0x800414F0);
		goto ZZ_414B0_40;
	}
	A1 = EMU_ReadU32(V1 + 244); //+ 0xF4
	AT = EMU_ReadU32(V1 + 248); //+ 0xF8
	ZZ_CLOCKCYCLES(4,0x80041628);
	goto ZZ_414B0_178;
ZZ_414B0_40:
	A1 = EMU_ReadU32(V1 + 248); //+ 0xF8
	AT = EMU_ReadU32(V1 + 244); //+ 0xF4
	ZZ_CLOCKCYCLES(3,0x80041720);
	goto ZZ_414B0_270;
ZZ_414B0_4C:
	if ((int32_t)T9 >= 0)
	{
		T9 = EMU_CheckedAdd(V1,128);
		ZZ_CLOCKCYCLES(2,0x80041520);
		goto ZZ_414B0_70;
	}
	T9 = EMU_CheckedAdd(V1,128);
	if ((int32_t)A0 >= 0)
	{
		A1 = EMU_ReadU32(V1 + 244); //+ 0xF4
		ZZ_CLOCKCYCLES(4,0x80041514);
		goto ZZ_414B0_64;
	}
	A1 = EMU_ReadU32(V1 + 244); //+ 0xF4
	AT = EMU_ReadU32(V1 + 248); //+ 0xF8
	ZZ_CLOCKCYCLES(6,0x80041720);
	goto ZZ_414B0_270;
ZZ_414B0_64:
	A1 = EMU_ReadU32(V1 + 248); //+ 0xF8
	AT = EMU_ReadU32(V1 + 244); //+ 0xF4
	ZZ_CLOCKCYCLES(3,0x80041628);
	goto ZZ_414B0_178;
ZZ_414B0_70:
	if ((int32_t)A0 >= 0)
	{
		A1 = EMU_ReadU32(V1 + 248); //+ 0xF8
		ZZ_CLOCKCYCLES(2,0x80041824);
		goto ZZ_414B0_374;
	}
	A1 = EMU_ReadU32(V1 + 248); //+ 0xF8
	AT = EMU_ReadU32(V1 + 244); //+ 0xF4
	ZZ_CLOCKCYCLES(3,0x8004152C);
ZZ_414B0_7C:
	RA = 0x80041534; //ZZ_414B0_84
	EMU_Write32(V1 + 240,A1); //+ 0xF0
	ZZ_CLOCKCYCLES(2,0x80041898);
	goto ZZ_41898;
ZZ_414B0_84:
	RA = 0x8004153C; //ZZ_414B0_8C
	A0 = EMU_CheckedAdd(V1,144);
	ZZ_CLOCKCYCLES(2,0x800418E4);
	goto ZZ_418E4;
ZZ_414B0_8C:
	T8 = EMU_CheckedAdd(V1,192);
	RA = 0x80041548; //ZZ_414B0_98
	A0 = EMU_CheckedAdd(V1,160);
	ZZ_CLOCKCYCLES(3,0x800418E4);
	goto ZZ_418E4;
ZZ_414B0_98:
	GTE_SetRegister(GTE_DREG_VXY0,EMU_ReadU32(V1 + 144)); //+ 0x90
	GTE_SetRegister(GTE_DREG_VZ0,EMU_ReadU32(V1 + 148)); //+ 0x94
	GTE_SetRegister(GTE_DREG_VXY1,EMU_ReadU32(V1 + 160)); //+ 0xA0
	GTE_SetRegister(GTE_DREG_VZ1,EMU_ReadU32(V1 + 164)); //+ 0xA4
	GTE_SetRegister(GTE_DREG_VXY2,EMU_ReadU32(V1 + 176)); //+ 0xB0
	GTE_SetRegister(GTE_DREG_VZ2,EMU_ReadU32(V1 + 180)); //+ 0xB4
	A2 = EMU_ReadU32(V1 + 112); //+ 0x70
	T5 = EMU_ReadU32(V1 + 152); //+ 0x98
	GTE_RotateTranslateProjectTriple();
	if (!A2)
	{
		T6 = EMU_ReadU32(V1 + 168); //+ 0xA8
		ZZ_CLOCKCYCLES(11,0x8004158C);
		goto ZZ_414B0_DC;
	}
	T6 = EMU_ReadU32(V1 + 168); //+ 0xA8
	T8 = EMU_ReadS16(V1 + 156); //+ 0x9C
	T9 = EMU_ReadS16(V1 + 172); //+ 0xAC
	A0 = EMU_ReadS16(V1 + 188); //+ 0xBC
	EMU_Write16(V1 + 256,T8); //+ 0x100
	EMU_Write16(V1 + 260,T9); //+ 0x104
	EMU_Write16(V1 + 264,A0); //+ 0x108
	ZZ_CLOCKCYCLES(17,0x8004158C);
ZZ_414B0_DC:
	T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
	RA = 0x80041598; //ZZ_414B0_E8
	T9 = EMU_ReadU32(V1 + 120); //+ 0x78
	ZZ_CLOCKCYCLES(3,0x80041A1C);
	goto ZZ_41A1C;
ZZ_414B0_E8:
	GTE_SetRegister(GTE_DREG_VXY0,EMU_ReadU32(V1 + 160)); //+ 0xA0
	GTE_SetRegister(GTE_DREG_VZ0,EMU_ReadU32(V1 + 164)); //+ 0xA4
	GTE_SetRegister(GTE_DREG_VXY1,EMU_ReadU32(V1 + 192)); //+ 0xC0
	GTE_SetRegister(GTE_DREG_VZ1,EMU_ReadU32(V1 + 196)); //+ 0xC4
	A2 = EMU_ReadU32(V1 + 112); //+ 0x70
	GTE_RotateTranslateProjectTriple();
	if (!A2)
	{
		T5 = EMU_ReadU32(V1 + 168); //+ 0xA8
		ZZ_CLOCKCYCLES(9,0x800415CC);
		goto ZZ_414B0_11C;
	}
	T5 = EMU_ReadU32(V1 + 168); //+ 0xA8
	T8 = EMU_ReadS16(V1 + 172); //+ 0xAC
	T9 = EMU_ReadS16(V1 + 204); //+ 0xCC
	EMU_Write16(V1 + 256,T8); //+ 0x100
	EMU_Write16(V1 + 260,T9); //+ 0x104
	ZZ_CLOCKCYCLES(13,0x800415CC);
ZZ_414B0_11C:
	T6 = EMU_ReadU32(V1 + 200); //+ 0xC8
	T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
	RA = 0x800415DC; //ZZ_414B0_12C
	T9 = EMU_ReadU32(V1 + 124); //+ 0x7C
	ZZ_CLOCKCYCLES(4,0x80041A1C);
	goto ZZ_41A1C;
ZZ_414B0_12C:
	GTE_SetRegister(GTE_DREG_VXY0,EMU_ReadU32(V1 + 192)); //+ 0xC0
	GTE_SetRegister(GTE_DREG_VZ0,EMU_ReadU32(V1 + 196)); //+ 0xC4
	GTE_SetRegister(GTE_DREG_VXY1,EMU_ReadU32(V1 + 128)); //+ 0x80
	GTE_SetRegister(GTE_DREG_VZ1,EMU_ReadU32(V1 + 132)); //+ 0x84
	A2 = EMU_ReadU32(V1 + 112); //+ 0x70
	EMU_Write32(V1 + 240,AT); //+ 0xF0
	GTE_RotateTranslateProjectTriple();
	if (!A2)
	{
		T5 = EMU_ReadU32(V1 + 200); //+ 0xC8
		ZZ_CLOCKCYCLES(9,0x80041610);
		goto ZZ_414B0_160;
	}
	T5 = EMU_ReadU32(V1 + 200); //+ 0xC8
	T8 = EMU_ReadS16(V1 + 204); //+ 0xCC
	T9 = EMU_ReadS16(V1 + 140); //+ 0x8C
	EMU_Write16(V1 + 256,T8); //+ 0x100
	EMU_Write16(V1 + 260,T9); //+ 0x104
	ZZ_CLOCKCYCLES(13,0x80041610);
ZZ_414B0_160:
	T6 = EMU_ReadU32(V1 + 136); //+ 0x88
	T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
	RA = 0x80041620; //ZZ_414B0_170
	T9 = EMU_ReadU32(V1 + 116); //+ 0x74
	ZZ_CLOCKCYCLES(4,0x80041A1C);
	goto ZZ_41A1C;
ZZ_414B0_170:
	T5 = EMU_ReadU32(V1 + 136); //+ 0x88
	ZZ_CLOCKCYCLES(2,0x80041814);
	goto ZZ_414B0_364;
ZZ_414B0_178:
	RA = 0x80041630; //ZZ_414B0_180
	EMU_Write32(V1 + 240,A1); //+ 0xF0
	ZZ_CLOCKCYCLES(2,0x80041898);
	goto ZZ_41898;
ZZ_414B0_180:
	RA = 0x80041638; //ZZ_414B0_188
	A0 = EMU_CheckedAdd(V1,144);
	ZZ_CLOCKCYCLES(2,0x800418E4);
	goto ZZ_418E4;
ZZ_414B0_188:
	T8 = EMU_CheckedAdd(V1,192);
	RA = 0x80041644; //ZZ_414B0_194
	T9 = EMU_CheckedAdd(V1,160);
	ZZ_CLOCKCYCLES(3,0x800418E4);
	goto ZZ_418E4;
ZZ_414B0_194:
	GTE_SetRegister(GTE_DREG_VXY0,EMU_ReadU32(V1 + 160)); //+ 0xA0
	GTE_SetRegister(GTE_DREG_VZ0,EMU_ReadU32(V1 + 164)); //+ 0xA4
	GTE_SetRegister(GTE_DREG_VXY1,EMU_ReadU32(V1 + 128)); //+ 0x80
	GTE_SetRegister(GTE_DREG_VZ1,EMU_ReadU32(V1 + 132)); //+ 0x84
	GTE_SetRegister(GTE_DREG_VXY2,EMU_ReadU32(V1 + 176)); //+ 0xB0
	GTE_SetRegister(GTE_DREG_VZ2,EMU_ReadU32(V1 + 180)); //+ 0xB4
	A2 = EMU_ReadU32(V1 + 112); //+ 0x70
	T5 = EMU_ReadU32(V1 + 168); //+ 0xA8
	GTE_RotateTranslateProjectTriple();
	if (!A2)
	{
		T6 = EMU_ReadU32(V1 + 136); //+ 0x88
		ZZ_CLOCKCYCLES(11,0x80041688);
		goto ZZ_414B0_1D8;
	}
	T6 = EMU_ReadU32(V1 + 136); //+ 0x88
	T8 = EMU_ReadS16(V1 + 172); //+ 0xAC
	T9 = EMU_ReadS16(V1 + 140); //+ 0x8C
	A0 = EMU_ReadS16(V1 + 188); //+ 0xBC
	EMU_Write16(V1 + 256,T8); //+ 0x100
	EMU_Write16(V1 + 260,T9); //+ 0x104
	EMU_Write16(V1 + 264,A0); //+ 0x108
	ZZ_CLOCKCYCLES(17,0x80041688);
ZZ_414B0_1D8:
	T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
	RA = 0x80041694; //ZZ_414B0_1E4
	T9 = EMU_ReadU32(V1 + 116); //+ 0x74
	ZZ_CLOCKCYCLES(3,0x80041A1C);
	goto ZZ_41A1C;
ZZ_414B0_1E4:
	GTE_SetRegister(GTE_DREG_VXY0,EMU_ReadU32(V1 + 192)); //+ 0xC0
	GTE_SetRegister(GTE_DREG_VZ0,EMU_ReadU32(V1 + 196)); //+ 0xC4
	GTE_SetRegister(GTE_DREG_VXY1,EMU_ReadU32(V1 + 160)); //+ 0xA0
	GTE_SetRegister(GTE_DREG_VZ1,EMU_ReadU32(V1 + 164)); //+ 0xA4
	A2 = EMU_ReadU32(V1 + 112); //+ 0x70
	T5 = EMU_ReadU32(V1 + 200); //+ 0xC8
	GTE_RotateTranslateProjectTriple();
	if (!A2)
	{
		T6 = EMU_ReadU32(V1 + 168); //+ 0xA8
		ZZ_CLOCKCYCLES(9,0x800416C8);
		goto ZZ_414B0_218;
	}
	T6 = EMU_ReadU32(V1 + 168); //+ 0xA8
	T8 = EMU_ReadS16(V1 + 204); //+ 0xCC
	T9 = EMU_ReadS16(V1 + 172); //+ 0xAC
	EMU_Write16(V1 + 256,T8); //+ 0x100
	EMU_Write16(V1 + 260,T9); //+ 0x104
	ZZ_CLOCKCYCLES(13,0x800416C8);
ZZ_414B0_218:
	T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
	RA = 0x800416D4; //ZZ_414B0_224
	T9 = EMU_ReadU32(V1 + 124); //+ 0x7C
	ZZ_CLOCKCYCLES(3,0x80041A1C);
	goto ZZ_41A1C;
ZZ_414B0_224:
	GTE_SetRegister(GTE_DREG_VXY0,EMU_ReadU32(V1 + 144)); //+ 0x90
	GTE_SetRegister(GTE_DREG_VZ0,EMU_ReadU32(V1 + 148)); //+ 0x94
	GTE_SetRegister(GTE_DREG_VXY1,EMU_ReadU32(V1 + 192)); //+ 0xC0
	GTE_SetRegister(GTE_DREG_VZ1,EMU_ReadU32(V1 + 196)); //+ 0xC4
	A2 = EMU_ReadU32(V1 + 112); //+ 0x70
	EMU_Write32(V1 + 240,AT); //+ 0xF0
	GTE_RotateTranslateProjectTriple();
	if (!A2)
	{
		T5 = EMU_ReadU32(V1 + 152); //+ 0x98
		ZZ_CLOCKCYCLES(9,0x80041708);
		goto ZZ_414B0_258;
	}
	T5 = EMU_ReadU32(V1 + 152); //+ 0x98
	T8 = EMU_ReadS16(V1 + 156); //+ 0x9C
	T9 = EMU_ReadS16(V1 + 204); //+ 0xCC
	EMU_Write16(V1 + 256,T8); //+ 0x100
	EMU_Write16(V1 + 260,T9); //+ 0x104
	ZZ_CLOCKCYCLES(13,0x80041708);
ZZ_414B0_258:
	T6 = EMU_ReadU32(V1 + 200); //+ 0xC8
	T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
	RA = 0x80041718; //ZZ_414B0_268
	T9 = EMU_ReadU32(V1 + 120); //+ 0x78
	ZZ_CLOCKCYCLES(4,0x80041A1C);
	goto ZZ_41A1C;
ZZ_414B0_268:
	T5 = EMU_ReadU32(V1 + 136); //+ 0x88
	ZZ_CLOCKCYCLES(2,0x80041814);
	goto ZZ_414B0_364;
ZZ_414B0_270:
	RA = 0x80041728; //ZZ_414B0_278
	EMU_Write32(V1 + 240,A1); //+ 0xF0
	ZZ_CLOCKCYCLES(2,0x80041898);
	goto ZZ_41898;
ZZ_414B0_278:
	RA = 0x80041730; //ZZ_414B0_280
	A0 = EMU_CheckedAdd(V1,160);
	ZZ_CLOCKCYCLES(2,0x800418E4);
	goto ZZ_418E4;
ZZ_414B0_280:
	T8 = EMU_CheckedAdd(V1,192);
	RA = 0x8004173C; //ZZ_414B0_28C
	T9 = EMU_CheckedAdd(V1,144);
	ZZ_CLOCKCYCLES(3,0x800418E4);
	goto ZZ_418E4;
ZZ_414B0_28C:
	GTE_SetRegister(GTE_DREG_VXY0,EMU_ReadU32(V1 + 128)); //+ 0x80
	GTE_SetRegister(GTE_DREG_VZ0,EMU_ReadU32(V1 + 132)); //+ 0x84
	GTE_SetRegister(GTE_DREG_VXY1,EMU_ReadU32(V1 + 144)); //+ 0x90
	GTE_SetRegister(GTE_DREG_VZ1,EMU_ReadU32(V1 + 148)); //+ 0x94
	GTE_SetRegister(GTE_DREG_VXY2,EMU_ReadU32(V1 + 176)); //+ 0xB0
	GTE_SetRegister(GTE_DREG_VZ2,EMU_ReadU32(V1 + 180)); //+ 0xB4
	A2 = EMU_ReadU32(V1 + 112); //+ 0x70
	T5 = EMU_ReadU32(V1 + 136); //+ 0x88
	GTE_RotateTranslateProjectTriple();
	if (!A2)
	{
		T6 = EMU_ReadU32(V1 + 152); //+ 0x98
		ZZ_CLOCKCYCLES(11,0x80041780);
		goto ZZ_414B0_2D0;
	}
	T6 = EMU_ReadU32(V1 + 152); //+ 0x98
	T8 = EMU_ReadS16(V1 + 140); //+ 0x8C
	T9 = EMU_ReadS16(V1 + 156); //+ 0x9C
	A0 = EMU_ReadS16(V1 + 188); //+ 0xBC
	EMU_Write16(V1 + 256,T8); //+ 0x100
	EMU_Write16(V1 + 260,T9); //+ 0x104
	EMU_Write16(V1 + 264,A0); //+ 0x108
	ZZ_CLOCKCYCLES(17,0x80041780);
ZZ_414B0_2D0:
	T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
	RA = 0x8004178C; //ZZ_414B0_2DC
	T9 = EMU_ReadU32(V1 + 116); //+ 0x74
	ZZ_CLOCKCYCLES(3,0x80041A1C);
	goto ZZ_41A1C;
ZZ_414B0_2DC:
	GTE_SetRegister(GTE_DREG_VXY0,EMU_ReadU32(V1 + 144)); //+ 0x90
	GTE_SetRegister(GTE_DREG_VZ0,EMU_ReadU32(V1 + 148)); //+ 0x94
	GTE_SetRegister(GTE_DREG_VXY1,EMU_ReadU32(V1 + 192)); //+ 0xC0
	GTE_SetRegister(GTE_DREG_VZ1,EMU_ReadU32(V1 + 196)); //+ 0xC4
	A2 = EMU_ReadU32(V1 + 112); //+ 0x70
	T5 = EMU_ReadU32(V1 + 152); //+ 0x98
	GTE_RotateTranslateProjectTriple();
	if (!A2)
	{
		T6 = EMU_ReadU32(V1 + 200); //+ 0xC8
		ZZ_CLOCKCYCLES(9,0x800417C0);
		goto ZZ_414B0_310;
	}
	T6 = EMU_ReadU32(V1 + 200); //+ 0xC8
	T8 = EMU_ReadS16(V1 + 156); //+ 0x9C
	T9 = EMU_ReadS16(V1 + 204); //+ 0xCC
	EMU_Write16(V1 + 256,T8); //+ 0x100
	EMU_Write16(V1 + 260,T9); //+ 0x104
	ZZ_CLOCKCYCLES(13,0x800417C0);
ZZ_414B0_310:
	T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
	RA = 0x800417CC; //ZZ_414B0_31C
	T9 = EMU_ReadU32(V1 + 120); //+ 0x78
	ZZ_CLOCKCYCLES(3,0x80041A1C);
	goto ZZ_41A1C;
ZZ_414B0_31C:
	GTE_SetRegister(GTE_DREG_VXY0,EMU_ReadU32(V1 + 192)); //+ 0xC0
	GTE_SetRegister(GTE_DREG_VZ0,EMU_ReadU32(V1 + 196)); //+ 0xC4
	GTE_SetRegister(GTE_DREG_VXY1,EMU_ReadU32(V1 + 160)); //+ 0xA0
	GTE_SetRegister(GTE_DREG_VZ1,EMU_ReadU32(V1 + 164)); //+ 0xA4
	A2 = EMU_ReadU32(V1 + 112); //+ 0x70
	EMU_Write32(V1 + 240,AT); //+ 0xF0
	GTE_RotateTranslateProjectTriple();
	if (!A2)
	{
		T5 = EMU_ReadU32(V1 + 200); //+ 0xC8
		ZZ_CLOCKCYCLES(9,0x80041800);
		goto ZZ_414B0_350;
	}
	T5 = EMU_ReadU32(V1 + 200); //+ 0xC8
	T8 = EMU_ReadS16(V1 + 204); //+ 0xCC
	T9 = EMU_ReadS16(V1 + 172); //+ 0xAC
	EMU_Write16(V1 + 256,T8); //+ 0x100
	EMU_Write16(V1 + 260,T9); //+ 0x104
	ZZ_CLOCKCYCLES(13,0x80041800);
ZZ_414B0_350:
	T6 = EMU_ReadU32(V1 + 168); //+ 0xA8
	T7 = EMU_ReadU32(V1 + 184); //+ 0xB8
	RA = 0x80041810; //ZZ_414B0_360
	T9 = EMU_ReadU32(V1 + 124); //+ 0x7C
	ZZ_CLOCKCYCLES(4,0x80041A1C);
	goto ZZ_41A1C;
ZZ_414B0_360:
	T5 = EMU_ReadU32(V1 + 136); //+ 0x88
	ZZ_CLOCKCYCLES(1,0x80041814);
ZZ_414B0_364:
	T6 = EMU_ReadU32(V1 + 152); //+ 0x98
	T7 = EMU_ReadU32(V1 + 168); //+ 0xA8
	RA = EMU_ReadU32(V1 + 100); //+ 0x64
	ZZ_CLOCKCYCLES(4,0x80041890);
	goto ZZ_414B0_3E0;
ZZ_414B0_374:
	RA = 0x8004182C; //ZZ_414B0_37C
	EMU_Write32(V1 + 240,A1); //+ 0xF0
	ZZ_CLOCKCYCLES(2,0x80041898);
	goto ZZ_41898;
ZZ_414B0_37C:
	GTE_SetRegister(GTE_DREG_VXY0,EMU_ReadU32(V1 + 128)); //+ 0x80
	GTE_SetRegister(GTE_DREG_VZ0,EMU_ReadU32(V1 + 132)); //+ 0x84
	GTE_SetRegister(GTE_DREG_VXY1,EMU_ReadU32(V1 + 144)); //+ 0x90
	GTE_SetRegister(GTE_DREG_VZ1,EMU_ReadU32(V1 + 148)); //+ 0x94
	GTE_SetRegister(GTE_DREG_VXY2,EMU_ReadU32(V1 + 160)); //+ 0xA0
	GTE_SetRegister(GTE_DREG_VZ2,EMU_ReadU32(V1 + 164)); //+ 0xA4
	GTE_RotateTranslateProjectTriple();
	RA = 0x80041858; //ZZ_414B0_3A8
	T9 = EMU_ReadU32(V1 + 116); //+ 0x74
	ZZ_CLOCKCYCLES(11,0x80041A1C);
	goto ZZ_41A1C;
ZZ_414B0_3A8:
	T5 = EMU_ReadU32(V1 + 136); //+ 0x88
	ZZ_CLOCKCYCLES(2,0x80041814);
	goto ZZ_414B0_364;
ZZ_414B0_3B0:
	GTE_SetRegister(GTE_DREG_VXY0,EMU_ReadU32(V1 + 128)); //+ 0x80
	GTE_SetRegister(GTE_DREG_VZ0,EMU_ReadU32(V1 + 132)); //+ 0x84
	GTE_SetRegister(GTE_DREG_VXY1,EMU_ReadU32(V1 + 144)); //+ 0x90
	GTE_SetRegister(GTE_DREG_VZ1,EMU_ReadU32(V1 + 148)); //+ 0x94
	GTE_SetRegister(GTE_DREG_VXY2,EMU_ReadU32(V1 + 160)); //+ 0xA0
	GTE_SetRegister(GTE_DREG_VZ2,EMU_ReadU32(V1 + 164)); //+ 0xA4
	EMU_Write32(V1 + 240,A1); //+ 0xF0
	T8 = A2 + S1;
	GTE_RotateTranslateProjectTriple();
	EMU_Write32(V1 + 112,T8); //+ 0x70
	ZZ_JUMPREGISTER_BEGIN(S3);
	RA = EMU_ReadU32(V1 + 100); //+ 0x64
	ZZ_CLOCKCYCLES_JR(12);
	// UNIMPLEMENTED INDIRECT JUMP (S3,80041888)
	// PC IS 80041888
	ZZ_JUMPREGISTER_END();
ZZ_414B0_3E0:
	ZZ_JUMPREGISTER_BEGIN(RA);
	ZZ_CLOCKCYCLES_JR(2);
	ZZ_JUMPREGISTER(0x8004034C,ZZ_3FFAC_3A0);
	ZZ_JUMPREGISTER(0x800413FC,ZZ_40FAC_450);
	ZZ_JUMPREGISTER_END();
#endif
ZZ_MARK_TARGET(0x800414B0,ZZ_414B0);
ZZ_MARK(0x800414B4);
ZZ_MARK(0x800414B8);
ZZ_MARK(0x800414BC);
ZZ_MARK(0x800414C0);
ZZ_MARK(0x800414C4);
ZZ_MARK(0x800414C8);
ZZ_MARK(0x800414CC);
ZZ_MARK(0x800414D0);
ZZ_MARK(0x800414D4);
ZZ_MARK(0x800414D8);
ZZ_MARK(0x800414DC);
ZZ_MARK_TARGET(0x800414E0,ZZ_414B0_30);
ZZ_MARK(0x800414E4);
ZZ_MARK(0x800414E8);
ZZ_MARK(0x800414EC);
ZZ_MARK_TARGET(0x800414F0,ZZ_414B0_40);
ZZ_MARK(0x800414F4);
ZZ_MARK(0x800414F8);
ZZ_MARK_TARGET(0x800414FC,ZZ_414B0_4C);
ZZ_MARK(0x80041500);
ZZ_MARK(0x80041504);
ZZ_MARK(0x80041508);
ZZ_MARK(0x8004150C);
ZZ_MARK(0x80041510);
ZZ_MARK_TARGET(0x80041514,ZZ_414B0_64);
ZZ_MARK(0x80041518);
ZZ_MARK(0x8004151C);
ZZ_MARK_TARGET(0x80041520,ZZ_414B0_70);
ZZ_MARK(0x80041524);
ZZ_MARK(0x80041528);
ZZ_MARK_TARGET(0x8004152C,ZZ_414B0_7C);
ZZ_MARK(0x80041530);
ZZ_MARK_TARGET(0x80041534,ZZ_414B0_84);
ZZ_MARK(0x80041538);
ZZ_MARK_TARGET(0x8004153C,ZZ_414B0_8C);
ZZ_MARK(0x80041540);
ZZ_MARK(0x80041544);
ZZ_MARK_TARGET(0x80041548,ZZ_414B0_98);
ZZ_MARK(0x8004154C);
ZZ_MARK(0x80041550);
ZZ_MARK(0x80041554);
ZZ_MARK(0x80041558);
ZZ_MARK(0x8004155C);
ZZ_MARK(0x80041560);
ZZ_MARK(0x80041564);
ZZ_MARK(0x80041568);
ZZ_MARK(0x8004156C);
ZZ_MARK(0x80041570);
ZZ_MARK(0x80041574);
ZZ_MARK(0x80041578);
ZZ_MARK(0x8004157C);
ZZ_MARK(0x80041580);
ZZ_MARK(0x80041584);
ZZ_MARK(0x80041588);
ZZ_MARK_TARGET(0x8004158C,ZZ_414B0_DC);
ZZ_MARK(0x80041590);
ZZ_MARK(0x80041594);
ZZ_MARK_TARGET(0x80041598,ZZ_414B0_E8);
ZZ_MARK(0x8004159C);
ZZ_MARK(0x800415A0);
ZZ_MARK(0x800415A4);
ZZ_MARK(0x800415A8);
ZZ_MARK(0x800415AC);
ZZ_MARK(0x800415B0);
ZZ_MARK(0x800415B4);
ZZ_MARK(0x800415B8);
ZZ_MARK(0x800415BC);
ZZ_MARK(0x800415C0);
ZZ_MARK(0x800415C4);
ZZ_MARK(0x800415C8);
ZZ_MARK_TARGET(0x800415CC,ZZ_414B0_11C);
ZZ_MARK(0x800415D0);
ZZ_MARK(0x800415D4);
ZZ_MARK(0x800415D8);
ZZ_MARK_TARGET(0x800415DC,ZZ_414B0_12C);
ZZ_MARK(0x800415E0);
ZZ_MARK(0x800415E4);
ZZ_MARK(0x800415E8);
ZZ_MARK(0x800415EC);
ZZ_MARK(0x800415F0);
ZZ_MARK(0x800415F4);
ZZ_MARK(0x800415F8);
ZZ_MARK(0x800415FC);
ZZ_MARK(0x80041600);
ZZ_MARK(0x80041604);
ZZ_MARK(0x80041608);
ZZ_MARK(0x8004160C);
ZZ_MARK_TARGET(0x80041610,ZZ_414B0_160);
ZZ_MARK(0x80041614);
ZZ_MARK(0x80041618);
ZZ_MARK(0x8004161C);
ZZ_MARK_TARGET(0x80041620,ZZ_414B0_170);
ZZ_MARK(0x80041624);
ZZ_MARK_TARGET(0x80041628,ZZ_414B0_178);
ZZ_MARK(0x8004162C);
ZZ_MARK_TARGET(0x80041630,ZZ_414B0_180);
ZZ_MARK(0x80041634);
ZZ_MARK_TARGET(0x80041638,ZZ_414B0_188);
ZZ_MARK(0x8004163C);
ZZ_MARK(0x80041640);
ZZ_MARK_TARGET(0x80041644,ZZ_414B0_194);
ZZ_MARK(0x80041648);
ZZ_MARK(0x8004164C);
ZZ_MARK(0x80041650);
ZZ_MARK(0x80041654);
ZZ_MARK(0x80041658);
ZZ_MARK(0x8004165C);
ZZ_MARK(0x80041660);
ZZ_MARK(0x80041664);
ZZ_MARK(0x80041668);
ZZ_MARK(0x8004166C);
ZZ_MARK(0x80041670);
ZZ_MARK(0x80041674);
ZZ_MARK(0x80041678);
ZZ_MARK(0x8004167C);
ZZ_MARK(0x80041680);
ZZ_MARK(0x80041684);
ZZ_MARK_TARGET(0x80041688,ZZ_414B0_1D8);
ZZ_MARK(0x8004168C);
ZZ_MARK(0x80041690);
ZZ_MARK_TARGET(0x80041694,ZZ_414B0_1E4);
ZZ_MARK(0x80041698);
ZZ_MARK(0x8004169C);
ZZ_MARK(0x800416A0);
ZZ_MARK(0x800416A4);
ZZ_MARK(0x800416A8);
ZZ_MARK(0x800416AC);
ZZ_MARK(0x800416B0);
ZZ_MARK(0x800416B4);
ZZ_MARK(0x800416B8);
ZZ_MARK(0x800416BC);
ZZ_MARK(0x800416C0);
ZZ_MARK(0x800416C4);
ZZ_MARK_TARGET(0x800416C8,ZZ_414B0_218);
ZZ_MARK(0x800416CC);
ZZ_MARK(0x800416D0);
ZZ_MARK_TARGET(0x800416D4,ZZ_414B0_224);
ZZ_MARK(0x800416D8);
ZZ_MARK(0x800416DC);
ZZ_MARK(0x800416E0);
ZZ_MARK(0x800416E4);
ZZ_MARK(0x800416E8);
ZZ_MARK(0x800416EC);
ZZ_MARK(0x800416F0);
ZZ_MARK(0x800416F4);
ZZ_MARK(0x800416F8);
ZZ_MARK(0x800416FC);
ZZ_MARK(0x80041700);
ZZ_MARK(0x80041704);
ZZ_MARK_TARGET(0x80041708,ZZ_414B0_258);
ZZ_MARK(0x8004170C);
ZZ_MARK(0x80041710);
ZZ_MARK(0x80041714);
ZZ_MARK_TARGET(0x80041718,ZZ_414B0_268);
ZZ_MARK(0x8004171C);
ZZ_MARK_TARGET(0x80041720,ZZ_414B0_270);
ZZ_MARK(0x80041724);
ZZ_MARK_TARGET(0x80041728,ZZ_414B0_278);
ZZ_MARK(0x8004172C);
ZZ_MARK_TARGET(0x80041730,ZZ_414B0_280);
ZZ_MARK(0x80041734);
ZZ_MARK(0x80041738);
ZZ_MARK_TARGET(0x8004173C,ZZ_414B0_28C);
ZZ_MARK(0x80041740);
ZZ_MARK(0x80041744);
ZZ_MARK(0x80041748);
ZZ_MARK(0x8004174C);
ZZ_MARK(0x80041750);
ZZ_MARK(0x80041754);
ZZ_MARK(0x80041758);
ZZ_MARK(0x8004175C);
ZZ_MARK(0x80041760);
ZZ_MARK(0x80041764);
ZZ_MARK(0x80041768);
ZZ_MARK(0x8004176C);
ZZ_MARK(0x80041770);
ZZ_MARK(0x80041774);
ZZ_MARK(0x80041778);
ZZ_MARK(0x8004177C);
ZZ_MARK_TARGET(0x80041780,ZZ_414B0_2D0);
ZZ_MARK(0x80041784);
ZZ_MARK(0x80041788);
ZZ_MARK_TARGET(0x8004178C,ZZ_414B0_2DC);
ZZ_MARK(0x80041790);
ZZ_MARK(0x80041794);
ZZ_MARK(0x80041798);
ZZ_MARK(0x8004179C);
ZZ_MARK(0x800417A0);
ZZ_MARK(0x800417A4);
ZZ_MARK(0x800417A8);
ZZ_MARK(0x800417AC);
ZZ_MARK(0x800417B0);
ZZ_MARK(0x800417B4);
ZZ_MARK(0x800417B8);
ZZ_MARK(0x800417BC);
ZZ_MARK_TARGET(0x800417C0,ZZ_414B0_310);
ZZ_MARK(0x800417C4);
ZZ_MARK(0x800417C8);
ZZ_MARK_TARGET(0x800417CC,ZZ_414B0_31C);
ZZ_MARK(0x800417D0);
ZZ_MARK(0x800417D4);
ZZ_MARK(0x800417D8);
ZZ_MARK(0x800417DC);
ZZ_MARK(0x800417E0);
ZZ_MARK(0x800417E4);
ZZ_MARK(0x800417E8);
ZZ_MARK(0x800417EC);
ZZ_MARK(0x800417F0);
ZZ_MARK(0x800417F4);
ZZ_MARK(0x800417F8);
ZZ_MARK(0x800417FC);
ZZ_MARK_TARGET(0x80041800,ZZ_414B0_350);
ZZ_MARK(0x80041804);
ZZ_MARK(0x80041808);
ZZ_MARK(0x8004180C);
ZZ_MARK_TARGET(0x80041810,ZZ_414B0_360);
ZZ_MARK_TARGET(0x80041814,ZZ_414B0_364);
ZZ_MARK(0x80041818);
ZZ_MARK(0x8004181C);
ZZ_MARK(0x80041820);
ZZ_MARK_TARGET(0x80041824,ZZ_414B0_374);
ZZ_MARK(0x80041828);
ZZ_MARK_TARGET(0x8004182C,ZZ_414B0_37C);
ZZ_MARK(0x80041830);
ZZ_MARK(0x80041834);
ZZ_MARK(0x80041838);
ZZ_MARK(0x8004183C);
ZZ_MARK(0x80041840);
ZZ_MARK(0x80041844);
ZZ_MARK(0x80041848);
ZZ_MARK(0x8004184C);
ZZ_MARK(0x80041850);
ZZ_MARK(0x80041854);
ZZ_MARK_TARGET(0x80041858,ZZ_414B0_3A8);
ZZ_MARK(0x8004185C);
ZZ_MARK_TARGET(0x80041860,ZZ_414B0_3B0);
ZZ_MARK(0x80041864);
ZZ_MARK(0x80041868);
ZZ_MARK(0x8004186C);
ZZ_MARK(0x80041870);
ZZ_MARK(0x80041874);
ZZ_MARK(0x80041878);
ZZ_MARK(0x8004187C);
ZZ_MARK(0x80041880);
ZZ_MARK(0x80041884);
ZZ_MARK(0x80041888);
ZZ_MARK(0x8004188C);
ZZ_MARK_TARGET(0x80041890,ZZ_414B0_3E0);
ZZ_MARK(0x80041894);
