{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1647771584084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1647771584085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 20 12:19:43 2022 " "Processing started: Sun Mar 20 12:19:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1647771584085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1647771584085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Question1 -c Question1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Question1 -c Question1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1647771584085 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1647771584551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647771584606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647771584606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "question1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file question1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Question1 " "Found entity 1: Question1" {  } { { "Question1.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Question1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647771584609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647771584609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ha.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/HA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647771584612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647771584612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/accumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647771584615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647771584615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc_lcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file acc_lcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Acc_LCD " "Found entity 1: Acc_LCD" {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647771584617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647771584617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Acc_LCD " "Elaborating entity \"Acc_LCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1647771584681 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX10\[3..0\] HEX1 " "Bus \"HEX10\[3..0\]\" found using same base name as \"HEX1\", which might lead to a name conflict." {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1647771584682 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX11\[3..0\] HEX1 " "Bus \"HEX11\[3..0\]\" found using same base name as \"HEX1\", which might lead to a name conflict." {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1647771584682 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX12\[3..0\] HEX1 " "Bus \"HEX12\[3..0\]\" found using same base name as \"HEX1\", which might lead to a name conflict." {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1647771584682 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX13\[3..0\] HEX1 " "Bus \"HEX13\[3..0\]\" found using same base name as \"HEX1\", which might lead to a name conflict." {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1647771584682 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX20\[3..0\] HEX2 " "Bus \"HEX20\[3..0\]\" found using same base name as \"HEX2\", which might lead to a name conflict." {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1647771584682 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX21\[3..0\] HEX2 " "Bus \"HEX21\[3..0\]\" found using same base name as \"HEX2\", which might lead to a name conflict." {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1647771584682 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX22\[3..0\] HEX2 " "Bus \"HEX22\[3..0\]\" found using same base name as \"HEX2\", which might lead to a name conflict." {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1647771584682 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX23\[3..0\] HEX2 " "Bus \"HEX23\[3..0\]\" found using same base name as \"HEX2\", which might lead to a name conflict." {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1647771584682 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX30\[3..0\] HEX3 " "Bus \"HEX30\[3..0\]\" found using same base name as \"HEX3\", which might lead to a name conflict." {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1647771584683 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX31\[3..0\] HEX3 " "Bus \"HEX31\[3..0\]\" found using same base name as \"HEX3\", which might lead to a name conflict." {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } { 56 568 824 664 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1647771584683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX1 " "Converted elements in bus name \"HEX1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX1\[3..0\] HEX13..0 " "Converted element name(s) from \"HEX1\[3..0\]\" to \"HEX13..0\"" {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771584683 ""}  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1647771584683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX10 " "Converted elements in bus name \"HEX10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX10\[3..0\] HEX103..0 " "Converted element name(s) from \"HEX10\[3..0\]\" to \"HEX103..0\"" {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771584683 ""}  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1647771584683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX11 " "Converted elements in bus name \"HEX11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX11\[3..0\] HEX113..0 " "Converted element name(s) from \"HEX11\[3..0\]\" to \"HEX113..0\"" {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771584683 ""}  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1647771584683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX12 " "Converted elements in bus name \"HEX12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX12\[3..0\] HEX123..0 " "Converted element name(s) from \"HEX12\[3..0\]\" to \"HEX123..0\"" {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771584683 ""}  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1647771584683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX13 " "Converted elements in bus name \"HEX13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX13\[3..0\] HEX133..0 " "Converted element name(s) from \"HEX13\[3..0\]\" to \"HEX133..0\"" {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771584683 ""}  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1647771584683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX2 " "Converted elements in bus name \"HEX2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX2\[3..0\] HEX23..0 " "Converted element name(s) from \"HEX2\[3..0\]\" to \"HEX23..0\"" {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771584683 ""}  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1647771584683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX20 " "Converted elements in bus name \"HEX20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX20\[3..0\] HEX203..0 " "Converted element name(s) from \"HEX20\[3..0\]\" to \"HEX203..0\"" {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771584683 ""}  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1647771584683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX21 " "Converted elements in bus name \"HEX21\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX21\[3..0\] HEX213..0 " "Converted element name(s) from \"HEX21\[3..0\]\" to \"HEX213..0\"" {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771584683 ""}  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1647771584683 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX22 " "Converted elements in bus name \"HEX22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX22\[3..0\] HEX223..0 " "Converted element name(s) from \"HEX22\[3..0\]\" to \"HEX223..0\"" {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771584684 ""}  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1647771584684 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX23 " "Converted elements in bus name \"HEX23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX23\[3..0\] HEX233..0 " "Converted element name(s) from \"HEX23\[3..0\]\" to \"HEX233..0\"" {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771584684 ""}  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1647771584684 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX3 " "Converted elements in bus name \"HEX3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX3\[3..0\] HEX33..0 " "Converted element name(s) from \"HEX3\[3..0\]\" to \"HEX33..0\"" {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771584684 ""}  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1647771584684 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX30 " "Converted elements in bus name \"HEX30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX30\[3..0\] HEX303..0 " "Converted element name(s) from \"HEX30\[3..0\]\" to \"HEX303..0\"" {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771584684 ""}  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1647771584684 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX31 " "Converted elements in bus name \"HEX31\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX31\[3..0\] HEX313..0 " "Converted element name(s) from \"HEX31\[3..0\]\" to \"HEX313..0\"" {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771584685 ""}  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1647771584685 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/v4ngbz/documents/quartus/libraries/corelibrary/newlcd.bdf 1 1 " "Using design file /users/v4ngbz/documents/quartus/libraries/corelibrary/newlcd.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NewLCD " "Found entity 1: NewLCD" {  } { { "newlcd.bdf" "" { Schematic "c:/users/v4ngbz/documents/quartus/libraries/corelibrary/newlcd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647771584701 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1647771584701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NewLCD NewLCD:inst " "Elaborating entity \"NewLCD\" for hierarchy \"NewLCD:inst\"" {  } { { "Acc_LCD.bdf" "inst" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 56 568 824 664 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771584704 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "lpm_rom0 inst1 " "Block or symbol \"lpm_rom0\" of instance \"inst1\" overlaps another block or symbol" {  } { { "newlcd.bdf" "" { Schematic "c:/users/v4ngbz/documents/quartus/libraries/corelibrary/newlcd.bdf" { { 72 840 1000 152 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1647771584706 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/v4ngbz/documents/quartus/libraries/corelibrary/lcd_display.vhd 2 1 " "Using design file /users/v4ngbz/documents/quartus/libraries/corelibrary/lcd_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Found design unit 1: LCD_Display-a" {  } { { "lcd_display.vhd" "" { Text "c:/users/v4ngbz/documents/quartus/libraries/corelibrary/lcd_display.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647771585238 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "lcd_display.vhd" "" { Text "c:/users/v4ngbz/documents/quartus/libraries/corelibrary/lcd_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647771585238 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1647771585238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display NewLCD:inst\|LCD_Display:inst " "Elaborating entity \"LCD_Display\" for hierarchy \"NewLCD:inst\|LCD_Display:inst\"" {  } { { "newlcd.bdf" "inst" { Schematic "c:/users/v4ngbz/documents/quartus/libraries/corelibrary/newlcd.bdf" { { -8 336 568 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585245 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/v4ngbz/documents/quartus/libraries/corelibrary/lpm_rom0.vhd 2 1 " "Using design file /users/v4ngbz/documents/quartus/libraries/corelibrary/lpm_rom0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "c:/users/v4ngbz/documents/quartus/libraries/corelibrary/lpm_rom0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647771585266 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "c:/users/v4ngbz/documents/quartus/libraries/corelibrary/lpm_rom0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647771585266 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1647771585266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 NewLCD:inst\|lpm_rom0:inst1 " "Elaborating entity \"lpm_rom0\" for hierarchy \"NewLCD:inst\|lpm_rom0:inst1\"" {  } { { "newlcd.bdf" "inst1" { Schematic "c:/users/v4ngbz/documents/quartus/libraries/corelibrary/newlcd.bdf" { { 72 840 1000 152 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NewLCD:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"NewLCD:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "altsyncram_component" { Text "c:/users/v4ngbz/documents/quartus/libraries/corelibrary/lpm_rom0.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NewLCD:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"NewLCD:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "" { Text "c:/users/v4ngbz/documents/quartus/libraries/corelibrary/lpm_rom0.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647771585321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NewLCD:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"NewLCD:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Rom.hex " "Parameter \"init_file\" = \"Rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585321 ""}  } { { "lpm_rom0.vhd" "" { Text "c:/users/v4ngbz/documents/quartus/libraries/corelibrary/lpm_rom0.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647771585321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7f71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7f71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7f71 " "Found entity 1: altsyncram_7f71" {  } { { "db/altsyncram_7f71.tdf" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/db/altsyncram_7f71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647771585399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647771585399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7f71 NewLCD:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated " "Elaborating entity \"altsyncram_7f71\" for hierarchy \"NewLCD:inst\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:inst1 " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:inst1\"" {  } { { "Acc_LCD.bdf" "inst1" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 352 264 392 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF accumulator:inst1\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"accumulator:inst1\|LPM_FF:inst\"" {  } { { "accumulator.bdf" "inst" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/accumulator.bdf" { { 32 528 704 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accumulator:inst1\|LPM_FF:inst " "Elaborated megafunction instantiation \"accumulator:inst1\|LPM_FF:inst\"" {  } { { "accumulator.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/accumulator.bdf" { { 32 528 704 176 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647771585435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accumulator:inst1\|LPM_FF:inst " "Instantiated megafunction \"accumulator:inst1\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585435 ""}  } { { "accumulator.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/accumulator.bdf" { { 32 528 704 176 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647771585435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Question1 accumulator:inst1\|Question1:inst1 " "Elaborating entity \"Question1\" for hierarchy \"accumulator:inst1\|Question1:inst1\"" {  } { { "accumulator.bdf" "inst1" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/accumulator.bdf" { { 72 232 368 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA accumulator:inst1\|Question1:inst1\|FA:inst " "Elaborating entity \"FA\" for hierarchy \"accumulator:inst1\|Question1:inst1\|FA:inst\"" {  } { { "Question1.bdf" "inst" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Question1.bdf" { { 96 344 440 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA accumulator:inst1\|Question1:inst1\|HA:inst5 " "Elaborating entity \"HA\" for hierarchy \"accumulator:inst1\|Question1:inst1\|HA:inst5\"" {  } { { "Question1.bdf" "inst5" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Question1.bdf" { { 96 1016 1112 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647771585445 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd_display.vhd" "" { Text "c:/users/v4ngbz/documents/quartus/libraries/corelibrary/lcd_display.vhd" 44 -1 0 } } { "lcd_display.vhd" "" { Text "c:/users/v4ngbz/documents/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1647771586126 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1647771586126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ONOFF VCC " "Pin \"LCD_ONOFF\" is stuck at VCC" {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 128 912 1088 144 "LCD_ONOFF" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647771586263 "|Acc_LCD|LCD_ONOFF"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLONOFF VCC " "Pin \"LCD_BLONOFF\" is stuck at VCC" {  } { { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 144 912 1095 160 "LCD_BLONOFF" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647771586263 "|Acc_LCD|LCD_BLONOFF"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1647771586263 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1647771586573 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647771586573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1647771586640 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1647771586640 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1647771586640 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1647771586640 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1647771586640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1647771586677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 20 12:19:46 2022 " "Processing ended: Sun Mar 20 12:19:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1647771586677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1647771586677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1647771586677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1647771586677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1647771587860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1647771587861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 20 12:19:47 2022 " "Processing started: Sun Mar 20 12:19:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1647771587861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1647771587861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Question1 -c Question1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Question1 -c Question1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1647771587861 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1647771587964 ""}
{ "Info" "0" "" "Project  = Question1" {  } {  } 0 0 "Project  = Question1" 0 0 "Fitter" 0 0 1647771587964 ""}
{ "Info" "0" "" "Revision = Question1" {  } {  } 0 0 "Revision = Question1" 0 0 "Fitter" 0 0 1647771587964 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1647771588064 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Question1 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Question1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1647771588074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647771588112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647771588112 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1647771588185 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1647771588199 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1647771588795 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1647771588795 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1647771588795 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1647771588796 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1647771588796 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1647771588796 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1647771588796 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1647771588798 ""}
{ "Info" "ISTA_SDC_FOUND" "Question1_450MHz.out.sdc " "Reading SDC File: 'Question1_450MHz.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1647771589024 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK50 " "Node: CLK50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1647771589028 "|Acc_LCD|CLK50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "NewLCD:inst\|LCD_Display:inst\|CLK_400HZ " "Node: NewLCD:inst\|LCD_Display:inst\|CLK_400HZ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1647771589028 "|Acc_LCD|NewLCD:inst|LCD_Display:inst|CLK_400HZ"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1647771589030 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1647771589030 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1647771589030 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.222          CLK " "   2.222          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1647771589030 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1647771589030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1647771589045 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK50" } } } } { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 96 16 184 112 "CLK50" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647771589045 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R)) " "Automatically promoted node CLK (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1647771589046 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Acc_LCD.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/Acc_LCD.bdf" { { 488 8 176 504 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647771589046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NewLCD:inst\|LCD_Display:inst\|CLK_400HZ  " "Automatically promoted node NewLCD:inst\|LCD_Display:inst\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1647771589046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NewLCD:inst\|LCD_Display:inst\|CLK_400HZ~0 " "Destination node NewLCD:inst\|LCD_Display:inst\|CLK_400HZ~0" {  } { { "lcd_display.vhd" "" { Text "c:/users/v4ngbz/documents/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NewLCD:inst|LCD_Display:inst|CLK_400HZ~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1647771589046 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1647771589046 ""}  } { { "lcd_display.vhd" "" { Text "c:/users/v4ngbz/documents/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NewLCD:inst|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647771589046 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1647771589134 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1647771589135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1647771589135 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647771589138 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647771589138 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1647771589139 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1647771589140 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1647771589140 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1647771589152 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1647771589153 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1647771589153 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647771589167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1647771591171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647771591284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1647771591292 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1647771591891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647771591891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1647771591966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y24 X54_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } { { "loc" "" { Generic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} 44 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1647771592960 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1647771592960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647771593219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1647771593222 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1647771593222 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1647771593235 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647771593238 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[7\] 0 " "Pin \"DBUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1647771593246 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[6\] 0 " "Pin \"DBUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1647771593246 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[5\] 0 " "Pin \"DBUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1647771593246 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[4\] 0 " "Pin \"DBUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1647771593246 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[3\] 0 " "Pin \"DBUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1647771593246 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[2\] 0 " "Pin \"DBUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1647771593246 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[1\] 0 " "Pin \"DBUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1647771593246 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[0\] 0 " "Pin \"DBUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1647771593246 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1647771593246 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_E 0 " "Pin \"LCD_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1647771593246 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1647771593246 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ONOFF 0 " "Pin \"LCD_ONOFF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1647771593246 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLONOFF 0 " "Pin \"LCD_BLONOFF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1647771593246 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1647771593246 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647771593355 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647771593372 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647771593488 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647771593833 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1647771593838 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/output_files/Question1.fit.smsg " "Generated suppressed messages file C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/output_files/Question1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1647771594053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1647771594374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 20 12:19:54 2022 " "Processing ended: Sun Mar 20 12:19:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1647771594374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1647771594374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1647771594374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1647771594374 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1647771595341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1647771595342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 20 12:19:55 2022 " "Processing started: Sun Mar 20 12:19:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1647771595342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1647771595342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Question1 -c Question1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Question1 -c Question1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1647771595342 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1647771596742 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1647771596811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1647771597353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 20 12:19:57 2022 " "Processing ended: Sun Mar 20 12:19:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1647771597353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1647771597353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1647771597353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1647771597353 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1647771597963 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1647771598552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1647771598553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 20 12:19:58 2022 " "Processing started: Sun Mar 20 12:19:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1647771598553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1647771598553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Question1 -c Question1 " "Command: quartus_sta Question1 -c Question1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1647771598553 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1647771598714 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1647771598944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1647771598983 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1647771598983 ""}
{ "Info" "ISTA_SDC_FOUND" "Question1_450MHz.out.sdc " "Reading SDC File: 'Question1_450MHz.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1647771599088 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK50 " "Node: CLK50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1647771599095 "|Acc_LCD|CLK50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "NewLCD:inst\|LCD_Display:inst\|CLK_400HZ " "Node: NewLCD:inst\|LCD_Display:inst\|CLK_400HZ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1647771599096 "|Acc_LCD|NewLCD:inst|LCD_Display:inst|CLK_400HZ"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1647771599099 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1647771599110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.113 " "Worst-case setup slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1647771599122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1647771599122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113         0.000 CLK  " "    0.113         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1647771599122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1647771599122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1647771599125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1647771599125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLK  " "    0.391         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1647771599125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1647771599125 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1647771599129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1647771599133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1647771599136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1647771599136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 CLK  " "    0.000         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1647771599136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1647771599136 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1647771599160 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1647771599163 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK50 " "Node: CLK50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1647771599179 "|Acc_LCD|CLK50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "NewLCD:inst\|LCD_Display:inst\|CLK_400HZ " "Node: NewLCD:inst\|LCD_Display:inst\|CLK_400HZ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1647771599180 "|Acc_LCD|NewLCD:inst|LCD_Display:inst|CLK_400HZ"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.294 " "Worst-case setup slack is 1.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1647771599184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1647771599184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.294         0.000 CLK  " "    1.294         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1647771599184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1647771599184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1647771599187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1647771599187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLK  " "    0.215         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1647771599187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1647771599187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1647771599192 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1647771599198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1647771599205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1647771599205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 CLK  " "    0.000         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1647771599205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1647771599205 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1647771599235 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1647771599260 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1647771599260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4553 " "Peak virtual memory: 4553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1647771599336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 20 12:19:59 2022 " "Processing ended: Sun Mar 20 12:19:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1647771599336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1647771599336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1647771599336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1647771599336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1647771600300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1647771600301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 20 12:20:00 2022 " "Processing started: Sun Mar 20 12:20:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1647771600301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1647771600301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Question1 -c Question1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Question1 -c Question1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1647771600301 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Question1.vo\", \"Question1_fast.vo Question1_v.sdo Question1_v_fast.sdo C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/simulation/modelsim/ simulation " "Generated files \"Question1.vo\", \"Question1_fast.vo\", \"Question1_v.sdo\" and \"Question1_v_fast.sdo\" in directory \"C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise3/Question1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1647771600777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4521 " "Peak virtual memory: 4521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1647771600839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 20 12:20:00 2022 " "Processing ended: Sun Mar 20 12:20:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1647771600839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1647771600839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1647771600839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1647771600839 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Quartus II Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1647771601492 ""}
