#
# File created on Fri Sep 14 23:31:47 CDT 2018
#

Startpoint,Endpoint,DelayType,Slack,#Levels,#LUTs
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[24],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[25],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[26],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[27],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[28],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[29],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[30],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[31],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[32],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[33],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[34],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[35],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[36],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[37],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[38],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[39],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[40],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[41],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[42],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[43],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[44],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[45],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[46],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[47],max,2.324,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[24],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[25],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[26],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[27],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[28],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[29],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[30],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[31],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[32],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[33],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[34],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[35],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[36],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[37],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[38],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[39],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[40],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[41],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[42],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[43],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[44],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[45],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[46],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[47],max,2.361,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[10],max,2.457,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_code_dd_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[11],max,2.457,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/fifo_out_delay/REGISTER_STAGES[2].din_delay_reg[46]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/pe_buffer/wr_data_reg[14]/D,min,0.021,1,1
accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].outbuf_owidth/fifo_buffer/fifo_count_reg[0]/C,accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].outbuf_owidth/fifo_buffer/fifo_count_reg[4]/D,min,0.028,1,1
accelerator/u_controller/result_write_addr_reg[2]/C,accelerator/PU_GEN[0].u_PU/pu_ctrl_delay/din_delay_reg[10]/D,min,0.031,1,1
accelerator/u_controller/THREAD_LOGIC[3].tid_reg[3][14]/C,accelerator/u_controller/THREAD_LOGIC[3].mask_reg[3]/D,min,0.031,2,1
accelerator/mem_ctrl_top/u_mem_ctrl/rd_req_size_reg[2]/C,accelerator/mem_ctrl_top/u_read_info/read_info_fifo/mem_reg_0_31_0_5/RAME/I,min,0.032,0,0
accelerator/u_controller/layer_params_reg[76]/C,accelerator/u_controller/param_ic_minus_1_reg[4]/D,min,0.033,2,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[3].u_PE/fifo_out_delay/REGISTER_STAGES[2].din_delay_reg[40]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[3].u_PE/ReLU/activation_data_reg[8]/D,min,0.033,1,1
accelerator/mem_ctrl_top/packer/data_reg[38]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_0/DINBDIN[6],min,0.035,0,0
accelerator/mem_ctrl_top/packer/data_reg[20]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_0/DINADIN[20],min,0.035,0,0
accelerator/PU_GEN[0].u_PU/wb_bias_data_reg[14]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[6].u_PE/MACC_pe/op_add_d_reg[14]/D,min,0.035,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[6].u_PE/pe_buffer/wr_data_reg[2]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[6].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[2],min,0.036,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/fifo_out_delay/REGISTER_STAGES[2].din_delay_reg[40]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/wr_data_reg[8]/D,min,0.036,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/wr_data_reg[12]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[12],min,0.037,0,0
accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/shift_reg[20]/C,accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/shift_reg[4]/D,min,0.037,0,0
accelerator/PU_GEN[0].u_PU/pool_DUT/shifter_data_reg[37]/C,accelerator/PU_GEN[0].u_PU/pool_DUT/shifter_data_reg[5]/D,min,0.037,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/fifo_out_delay/REGISTER_STAGES[2].din_delay_reg[37]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/pe_buffer/wr_data_reg[5]/D,min,0.037,1,1
accelerator/mem_ctrl_top/packer/data_reg[99]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_1/DINADIN[27],min,0.038,0,0
accelerator/vecgen/padded_data_reg[16522]/C,accelerator/vecgen/out_data_reg[10]/D,min,0.038,1,1
accelerator/vecgen/padded_data_nextrow_reg[16760]/C,accelerator/vecgen/padded_data_reg[16760]/D,min,0.038,1,1
accelerator/mem_ctrl_top/packer/data_reg[120]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_1/DINBDIN[16],min,0.039,0,0
accelerator/mem_ctrl_top/packer/data_reg[115]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_1/DINBDIN[11],min,0.039,0,0
accelerator/mem_ctrl_top/STREAM_PU_GEN[0].stream_pu/fifo_count_reg[4]/C,accelerator/mem_ctrl_top/stream_pu_full_reg/D,min,0.039,1,1
accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].d_unpacker/data_reg[48]/C,accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].outbuf_owidth/fifo_buffer/mem_reg/DINBDIN[16],min,0.039,0,0
accelerator/PU_GEN[0].u_PU/pool_DUT/sipo_output/shift_reg[107]/C,accelerator/PU_GEN[0].u_PU/pool_DUT/sipo_output/shift_reg[91]/D,min,0.040,0,0
accelerator/vecgen/out_data_reg[202]/C,accelerator/vecgen/out_data_reg[186]/D,min,0.040,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/wr_data_reg[4]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[4],min,0.040,0,0
accelerator/PU_GEN[0].u_PU/packer/data_reg[50]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[3].u_PE/pe_buffer/wr_data_reg[2]/D,min,0.040,1,1
accelerator/PU_GEN_r_4/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/macc_en_delay/REGISTER_STAGES[2].din_delay_reg[2]_rep__0/D,min,0.040,1,1
accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].d_unpacker/data_reg[36]/C,accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].outbuf_owidth/fifo_buffer/mem_reg/DINBDIN[4],min,0.040,0,0
accelerator/vecgen/padded_data_nextrow_reg[16650]/C,accelerator/vecgen/padded_data_reg[16650]/D,min,0.040,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/fifo_out_delay/REGISTER_STAGES[2].din_delay_reg[42]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/ReLU/activation_data_reg[10]/D,min,0.040,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/fifo_out_delay/din_delay_reg[4]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/fifo_out_delay/REGISTER_STAGES[1].din_delay_reg[20]/D,min,0.041,0,0
accelerator/PU_GEN[0].u_PU/packer/data_reg[40]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/pe_buffer/wr_data_reg[8]/D,min,0.041,1,1
accelerator/u_controller/pool_ih_counter/COUNT_reg[0]/C,accelerator/u_controller/pool_ih_counter/COUNT_reg[1]/D,min,0.041,1,1
accelerator/vecgen/out_data_reg[254]/C,accelerator/vecgen/out_data_reg[238]/D,min,0.041,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[6].u_PE/pe_buffer/wr_data_reg[5]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[6].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[5],min,0.041,0,0
accelerator/PU_GEN[0].u_PU/packer/data_reg[14]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/wr_data_reg[14]/D,min,0.041,1,1
accelerator/PU_GEN[0].u_PU/pool_DUT/pool_fifo/fifo_count_reg[2]/C,accelerator/PU_GEN[0].u_PU/pool_DUT/pool_fifo/fifo_count_reg[5]/D,min,0.042,1,1
accelerator/vecgen/padded_data_nextrow_reg[16541]/C,accelerator/vecgen/padded_data_reg[16541]/D,min,0.042,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_add_d_reg[3]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/op_add_dd_reg[3]/D,min,0.042,0,0
accelerator/vecgen/write_data_reg[28]/C,accelerator/PU_GEN[0].u_PU/pu_vg_data_delay/din_delay_reg[28]/D,min,0.042,0,0
accelerator/vecgen/padded_data_reg[16688]/C,accelerator/vecgen/out_data_reg[176]/D,min,0.042,1,1
accelerator/PU_GEN_r_4/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/macc_en_delay/REGISTER_STAGES[2].din_delay_reg[2]/D,min,0.042,1,1
accelerator/u_controller/pool_iw_counter/COUNT_reg[6]/C,accelerator/u_controller/pool_iw_counter/COUNT_reg[7]/D,min,0.042,1,1
accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/write_buf/dout_valid_reg/C,accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/dout_valid_reg/D,min,0.042,1,1
accelerator/u_controller/result_read_addr_reg[6]/C,accelerator/PU_GEN[0].u_PU/pu_ctrl_delay/din_delay_reg[24]/D,min,0.042,1,1
accelerator/PU_GEN[0].u_PU/pool_DUT/kw2_delay2/din_delay_reg[15]/C,accelerator/PU_GEN[0].u_PU/pool_DUT/row_fifo_in_reg[15]/D,min,0.043,1,1
accelerator/vecgen/padded_data_nextrow_reg[16669]/C,accelerator/vecgen/padded_data_reg[16669]/D,min,0.043,1,1
accelerator/vecgen/padded_data_nextrow_reg[16708]/C,accelerator/vecgen/padded_data_reg[16708]/D,min,0.043,1,1
accelerator/vecgen/padded_data_nextrow_reg[16663]/C,accelerator/vecgen/padded_data_reg[16663]/D,min,0.043,1,1
