ARM GAS  /tmp/ccVvUPSK.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_GPIO_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccVvUPSK.s 			page 2


  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c ****      PA8   ------> S_TIM1_CH1
  42:Core/Src/gpio.c **** */
  43:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  44:Core/Src/gpio.c **** {
  27              		.loc 1 44 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 24
  34              		.cfi_offset 4, -24
  35              		.cfi_offset 5, -20
  36              		.cfi_offset 6, -16
  37              		.cfi_offset 7, -12
  38              		.cfi_offset 8, -8
  39              		.cfi_offset 14, -4
  40 0004 88B0     		sub	sp, sp, #32
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 56
  45:Core/Src/gpio.c **** 
  46:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 46 3 view .LVU1
  44              		.loc 1 46 20 is_stmt 0 view .LVU2
  45 0006 0024     		movs	r4, #0
  46 0008 0494     		str	r4, [sp, #16]
  47 000a 0594     		str	r4, [sp, #20]
  48 000c 0694     		str	r4, [sp, #24]
  49 000e 0794     		str	r4, [sp, #28]
  47:Core/Src/gpio.c **** 
  48:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  50              		.loc 1 49 3 is_stmt 1 view .LVU3
  51              	.LBB2:
  52              		.loc 1 49 3 view .LVU4
  53              		.loc 1 49 3 view .LVU5
  54 0010 354B     		ldr	r3, .L3
  55 0012 9A69     		ldr	r2, [r3, #24]
  56 0014 42F01002 		orr	r2, r2, #16
  57 0018 9A61     		str	r2, [r3, #24]
  58              		.loc 1 49 3 view .LVU6
  59 001a 9A69     		ldr	r2, [r3, #24]
  60 001c 02F01002 		and	r2, r2, #16
  61 0020 0092     		str	r2, [sp]
  62              		.loc 1 49 3 view .LVU7
  63 0022 009A     		ldr	r2, [sp]
  64              	.LBE2:
  65              		.loc 1 49 3 view .LVU8
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
ARM GAS  /tmp/ccVvUPSK.s 			page 3


  66              		.loc 1 50 3 view .LVU9
  67              	.LBB3:
  68              		.loc 1 50 3 view .LVU10
  69              		.loc 1 50 3 view .LVU11
  70 0024 9A69     		ldr	r2, [r3, #24]
  71 0026 42F02002 		orr	r2, r2, #32
  72 002a 9A61     		str	r2, [r3, #24]
  73              		.loc 1 50 3 view .LVU12
  74 002c 9A69     		ldr	r2, [r3, #24]
  75 002e 02F02002 		and	r2, r2, #32
  76 0032 0192     		str	r2, [sp, #4]
  77              		.loc 1 50 3 view .LVU13
  78 0034 019A     		ldr	r2, [sp, #4]
  79              	.LBE3:
  80              		.loc 1 50 3 view .LVU14
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  81              		.loc 1 51 3 view .LVU15
  82              	.LBB4:
  83              		.loc 1 51 3 view .LVU16
  84              		.loc 1 51 3 view .LVU17
  85 0036 9A69     		ldr	r2, [r3, #24]
  86 0038 42F00402 		orr	r2, r2, #4
  87 003c 9A61     		str	r2, [r3, #24]
  88              		.loc 1 51 3 view .LVU18
  89 003e 9A69     		ldr	r2, [r3, #24]
  90 0040 02F00402 		and	r2, r2, #4
  91 0044 0292     		str	r2, [sp, #8]
  92              		.loc 1 51 3 view .LVU19
  93 0046 029A     		ldr	r2, [sp, #8]
  94              	.LBE4:
  95              		.loc 1 51 3 view .LVU20
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  96              		.loc 1 52 3 view .LVU21
  97              	.LBB5:
  98              		.loc 1 52 3 view .LVU22
  99              		.loc 1 52 3 view .LVU23
 100 0048 9A69     		ldr	r2, [r3, #24]
 101 004a 42F00802 		orr	r2, r2, #8
 102 004e 9A61     		str	r2, [r3, #24]
 103              		.loc 1 52 3 view .LVU24
 104 0050 9B69     		ldr	r3, [r3, #24]
 105 0052 03F00803 		and	r3, r3, #8
 106 0056 0393     		str	r3, [sp, #12]
 107              		.loc 1 52 3 view .LVU25
 108 0058 039B     		ldr	r3, [sp, #12]
 109              	.LBE5:
 110              		.loc 1 52 3 view .LVU26
  53:Core/Src/gpio.c **** 
  54:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  55:Core/Src/gpio.c ****   HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 111              		.loc 1 55 3 view .LVU27
 112 005a DFF89080 		ldr	r8, .L3+4
 113 005e 2246     		mov	r2, r4
 114 0060 4FF40051 		mov	r1, #8192
 115 0064 4046     		mov	r0, r8
 116 0066 FFF7FEFF 		bl	HAL_GPIO_WritePin
 117              	.LVL0:
ARM GAS  /tmp/ccVvUPSK.s 			page 4


  56:Core/Src/gpio.c **** 
  57:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  58:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOA, ENA_DRV_L_Pin|DIR_DRV_R_Pin|DIR_DRV_L_Pin, GPIO_PIN_RESET);
 118              		.loc 1 58 3 view .LVU28
 119 006a 214E     		ldr	r6, .L3+8
 120 006c 2246     		mov	r2, r4
 121 006e 40F20261 		movw	r1, #1538
 122 0072 3046     		mov	r0, r6
 123 0074 FFF7FEFF 		bl	HAL_GPIO_WritePin
 124              	.LVL1:
  59:Core/Src/gpio.c **** 
  60:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  61:Core/Src/gpio.c ****   HAL_GPIO_WritePin(ENA_DRV_R_GPIO_Port, ENA_DRV_R_Pin, GPIO_PIN_RESET);
 125              		.loc 1 61 3 view .LVU29
 126 0078 1E4F     		ldr	r7, .L3+12
 127 007a 2246     		mov	r2, r4
 128 007c 4FF40061 		mov	r1, #2048
 129 0080 3846     		mov	r0, r7
 130 0082 FFF7FEFF 		bl	HAL_GPIO_WritePin
 131              	.LVL2:
  62:Core/Src/gpio.c **** 
  63:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LED_Pin;
 132              		.loc 1 64 3 view .LVU30
 133              		.loc 1 64 23 is_stmt 0 view .LVU31
 134 0086 4FF40053 		mov	r3, #8192
 135 008a 0493     		str	r3, [sp, #16]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 136              		.loc 1 65 3 is_stmt 1 view .LVU32
 137              		.loc 1 65 24 is_stmt 0 view .LVU33
 138 008c 0123     		movs	r3, #1
 139 008e 0593     		str	r3, [sp, #20]
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 140              		.loc 1 66 3 is_stmt 1 view .LVU34
 141              		.loc 1 66 24 is_stmt 0 view .LVU35
 142 0090 0694     		str	r4, [sp, #24]
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 143              		.loc 1 67 3 is_stmt 1 view .LVU36
 144              		.loc 1 67 25 is_stmt 0 view .LVU37
 145 0092 0225     		movs	r5, #2
 146 0094 0795     		str	r5, [sp, #28]
  68:Core/Src/gpio.c ****   HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 147              		.loc 1 68 3 is_stmt 1 view .LVU38
 148 0096 04A9     		add	r1, sp, #16
 149 0098 4046     		mov	r0, r8
 150 009a FFF7FEFF 		bl	HAL_GPIO_Init
 151              	.LVL3:
  69:Core/Src/gpio.c **** 
  70:Core/Src/gpio.c ****   /*Configure GPIO pins : PAPin PAPin PAPin */
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = ENA_DRV_L_Pin|DIR_DRV_R_Pin|DIR_DRV_L_Pin;
 152              		.loc 1 71 3 view .LVU39
 153              		.loc 1 71 23 is_stmt 0 view .LVU40
 154 009e 40F20263 		movw	r3, #1538
 155 00a2 0493     		str	r3, [sp, #16]
  72:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 156              		.loc 1 72 3 is_stmt 1 view .LVU41
 157              		.loc 1 72 24 is_stmt 0 view .LVU42
ARM GAS  /tmp/ccVvUPSK.s 			page 5


 158 00a4 4FF01108 		mov	r8, #17
 159 00a8 CDF81480 		str	r8, [sp, #20]
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 160              		.loc 1 73 3 is_stmt 1 view .LVU43
 161              		.loc 1 73 24 is_stmt 0 view .LVU44
 162 00ac 0694     		str	r4, [sp, #24]
  74:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 163              		.loc 1 74 3 is_stmt 1 view .LVU45
 164              		.loc 1 74 25 is_stmt 0 view .LVU46
 165 00ae 0795     		str	r5, [sp, #28]
  75:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 166              		.loc 1 75 3 is_stmt 1 view .LVU47
 167 00b0 04A9     		add	r1, sp, #16
 168 00b2 3046     		mov	r0, r6
 169 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 170              	.LVL4:
  76:Core/Src/gpio.c **** 
  77:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  78:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = ENA_DRV_R_Pin;
 171              		.loc 1 78 3 view .LVU48
 172              		.loc 1 78 23 is_stmt 0 view .LVU49
 173 00b8 4FF40063 		mov	r3, #2048
 174 00bc 0493     		str	r3, [sp, #16]
  79:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 175              		.loc 1 79 3 is_stmt 1 view .LVU50
 176              		.loc 1 79 24 is_stmt 0 view .LVU51
 177 00be CDF81480 		str	r8, [sp, #20]
  80:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 178              		.loc 1 80 3 is_stmt 1 view .LVU52
 179              		.loc 1 80 24 is_stmt 0 view .LVU53
 180 00c2 0694     		str	r4, [sp, #24]
  81:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 181              		.loc 1 81 3 is_stmt 1 view .LVU54
 182              		.loc 1 81 25 is_stmt 0 view .LVU55
 183 00c4 0795     		str	r5, [sp, #28]
  82:Core/Src/gpio.c ****   HAL_GPIO_Init(ENA_DRV_R_GPIO_Port, &GPIO_InitStruct);
 184              		.loc 1 82 3 is_stmt 1 view .LVU56
 185 00c6 04A9     		add	r1, sp, #16
 186 00c8 3846     		mov	r0, r7
 187 00ca FFF7FEFF 		bl	HAL_GPIO_Init
 188              	.LVL5:
  83:Core/Src/gpio.c **** 
  84:Core/Src/gpio.c ****   /*Configure GPIO pin : PA8 */
  85:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8;
 189              		.loc 1 85 3 view .LVU57
 190              		.loc 1 85 23 is_stmt 0 view .LVU58
 191 00ce 4FF48073 		mov	r3, #256
 192 00d2 0493     		str	r3, [sp, #16]
  86:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 193              		.loc 1 86 3 is_stmt 1 view .LVU59
 194              		.loc 1 86 24 is_stmt 0 view .LVU60
 195 00d4 0595     		str	r5, [sp, #20]
  87:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 196              		.loc 1 87 3 is_stmt 1 view .LVU61
 197              		.loc 1 87 25 is_stmt 0 view .LVU62
 198 00d6 0795     		str	r5, [sp, #28]
  88:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/ccVvUPSK.s 			page 6


 199              		.loc 1 88 3 is_stmt 1 view .LVU63
 200 00d8 04A9     		add	r1, sp, #16
 201 00da 3046     		mov	r0, r6
 202 00dc FFF7FEFF 		bl	HAL_GPIO_Init
 203              	.LVL6:
  89:Core/Src/gpio.c **** 
  90:Core/Src/gpio.c **** }
 204              		.loc 1 90 1 is_stmt 0 view .LVU64
 205 00e0 08B0     		add	sp, sp, #32
 206              	.LCFI2:
 207              		.cfi_def_cfa_offset 24
 208              		@ sp needed
 209 00e2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 210              	.L4:
 211 00e6 00BF     		.align	2
 212              	.L3:
 213 00e8 00100240 		.word	1073876992
 214 00ec 00100140 		.word	1073811456
 215 00f0 00080140 		.word	1073809408
 216 00f4 000C0140 		.word	1073810432
 217              		.cfi_endproc
 218              	.LFE65:
 220              		.text
 221              	.Letext0:
 222              		.file 2 "/home/mark/toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_defau
 223              		.file 3 "/home/mark/toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 224              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 225              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
ARM GAS  /tmp/ccVvUPSK.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccVvUPSK.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccVvUPSK.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccVvUPSK.s:213    .text.MX_GPIO_Init:00000000000000e8 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
