# ğŸ–¼ï¸ FPGA Line Buffer Image Scaler

<div align="center">

![Language](https://img.shields.io/badge/Language-Verilog_HDL-007ACC?style=for-the-badge&logo=verilog&logoColor=white)
![Tool](https://img.shields.io/badge/Tool-Vivado-FF5252?style=for-the-badge&logo=xilinx&logoColor=white)
![Algorithm](https://img.shields.io/badge/Algorithm-Bilinear_Interpolation-blue?style=for-the-badge)
![Hardware](https://img.shields.io/badge/H%2FW-Line_Buffer_Architecture-orange?style=for-the-badge)

<br>

> **Memory-Efficient Real-time Image Scaling Hardware Design**
>
> ì™¸ë¶€ ë©”ëª¨ë¦¬(DDR) ì—†ì´ FPGA ë‚´ë¶€ì˜ ë¼ì¸ ë²„í¼(BRAM)ë§Œì„ í™œìš©í•˜ì—¬ ìŠ¤íŠ¸ë¦¼ ë°ì´í„°ë¥¼ ì‹¤ì‹œê°„ìœ¼ë¡œ í™•ëŒ€/ì¶•ì†Œí•˜ëŠ” í•˜ë“œì›¨ì–´ ê°€ì†ê¸°

</div>

---

## ğŸ“– 1. í”„ë¡œì íŠ¸ ê°œìš” (Overview)

ì´ í”„ë¡œì íŠ¸ëŠ” **FPGA** ìƒì—ì„œ ì…ë ¥ë˜ëŠ” ì˜ìƒ ìŠ¤íŠ¸ë¦¼ì„ ì‹¤ì‹œê°„ìœ¼ë¡œ ìŠ¤ì¼€ì¼ë§(Scaling, í•´ìƒë„ ë³€í™˜)í•˜ëŠ” í•˜ë“œì›¨ì–´ ì„¤ê³„ì…ë‹ˆë‹¤.
ì´ë¯¸ì§€ ì²˜ë¦¬ì—ì„œ ìŠ¤ì¼€ì¼ë§ì„ ìˆ˜í–‰í•˜ë ¤ë©´ ìˆ˜ì§ ë°©í–¥ì˜ í”½ì…€ ë°ì´í„°ê°€ í•„ìš”í•˜ê¸° ë•Œë¬¸ì—, ì¼ë°˜ì ìœ¼ë¡œ í”„ë ˆì„ ë²„í¼ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤. í•˜ì§€ë§Œ ì´ í”„ë¡œì íŠ¸ëŠ” **ë¼ì¸ ë²„í¼(Line Buffer)** ì•„í‚¤í…ì²˜ë¥¼ ë„ì…í•˜ì—¬ ì „ì²´ í”„ë ˆì„ì„ ì €ì¥í•˜ì§€ ì•Šê³ ë„ **ì ì€ ë©”ëª¨ë¦¬ ìì›(BRAM)ìœ¼ë¡œ ê³ ì† ì—°ì‚°**ì„ ìˆ˜í–‰í•˜ëŠ” ë° ì¤‘ì ì„ ë‘ì—ˆìŠµë‹ˆë‹¤.

### âœ¨ í•µì‹¬ ì„¤ê³„ íŠ¹ì§• (Key Features)
* **Line Buffer Architecture:** FIFO ë˜ëŠ” BRAMì„ í™œìš©í•˜ì—¬ Nê°œì˜ í–‰(Row) ë°ì´í„°ë¥¼ ì„ì‹œ ì €ì¥, ìœˆë„ìš°(Window) ë‹¨ìœ„ì˜ ì—°ì‚° í™˜ê²½ ì œê³µ.
* **Real-time Processing:** í”½ì…€ í´ëŸ­ì— ë™ê¸°í™”ë˜ì–´ ì…ë ¥ë˜ëŠ” í”½ì…€ì„ ì§€ì—° ì—†ì´ ì²˜ë¦¬í•˜ëŠ” íŒŒì´í”„ë¼ì¸(Pipeline) êµ¬ì¡°.
* **Interpolation Logic:**
    * **Nearest Neighbor:** ê°€ì¥ ê°€ê¹Œìš´ í”½ì…€ ê°’ì„ ê°€ì ¸ì˜¤ëŠ” ë‹¨ìˆœ í™•ëŒ€ ë°©ì‹.
    * **Bilinear Interpolation:** ì¸ì ‘í•œ 4ê°œì˜ í”½ì…€($2 \times 2$)ì— ê°€ì¤‘ì¹˜ë¥¼ ì ìš©í•˜ì—¬ ë¶€ë“œëŸ¬ìš´ ì´ë¯¸ì§€ë¥¼ ìƒì„±í•˜ëŠ” ì„ í˜• ë³´ê°„ë²• êµ¬í˜„.
* **Resource Optimization:** ì™¸ë¶€ ë©”ëª¨ë¦¬ ì¸í„°í˜ì´ìŠ¤(DDR)ë¥¼ ì œê±°í•˜ì—¬ ì‹œìŠ¤í…œ ë³µì¡ë„ì™€ ì „ë ¥ ì†Œëª¨ ìµœì†Œí™”.

---

## ğŸ—ï¸ 2. í•˜ë“œì›¨ì–´ ì•„í‚¤í…ì²˜ (H/W Architecture)

### 2.1 System Block Diagram
ì…ë ¥ë˜ëŠ” í”½ì…€ ë°ì´í„°ëŠ” ë¼ì¸ ë²„í¼ì— ìˆœì°¨ì ìœ¼ë¡œ ì €ì¥ë˜ë©°, ìŠ¤ì¼€ì¼ëŸ¬ ë¡œì§ì€ ë²„í¼ì—ì„œ í•„ìš”í•œ í”½ì…€ ìœˆë„ìš°ë¥¼ ì¶”ì¶œí•˜ì—¬ ë³´ê°„ ì—°ì‚°ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.

```mermaid
graph LR
    Input[Video Input Stream] --> LB[Line Buffer Controller]
    
    subgraph "Line Buffer Memory (BRAM)"
        LB -->|Write Line 0| RAM0[Row Buffer 0]
        LB -->|Write Line 1| RAM1[Row Buffer 1]
        RAM0 -->|Read Window| CALC
        RAM1 -->|Read Window| CALC
    end
    
    subgraph "Scaling Engine"
        CALC[Interpolation Logic] -->|Horizontal| X_CALC[X-Scale]
        X_CALC -->|Vertical| Y_CALC[Y-Scale]
    end
    
    Y_CALC --> Output[Resized Video Output]
````

### 2.2 Line Buffer Mechanism

ìŠ¤ì¼€ì¼ë§(íŠ¹íˆ Bilinear)ì„ ìœ„í•´ì„œëŠ” í˜„ì¬ í”½ì…€ì˜ ìœ„/ì•„ë˜ ë°ì´í„°ê°€ ë™ì‹œì— í•„ìš”í•©ë‹ˆë‹¤. ì´ë¥¼ ìœ„í•´ **Shift Register** í˜¹ì€ **Dual-port RAM**ì„ ì‚¬ìš©í•˜ì—¬ ë°ì´í„° íë¦„ì„ ì œì–´í•©ë‹ˆë‹¤.

  * **Write Operation:** ë“¤ì–´ì˜¤ëŠ” í”½ì…€ì„ í˜„ì¬ ë¼ì¸ ë²„í¼ì— ì”€.
  * **Read Operation:** ì´ì „ ë¼ì¸ ë²„í¼ì™€ í˜„ì¬ ë¼ì¸ ë²„í¼ì—ì„œ ë™ì‹œì— ë°ì´í„°ë¥¼ ì½ì–´ $2 \times 2$ í”½ì…€ ë§¤íŠ¸ë¦­ìŠ¤ í˜•ì„±.
  * **Coordinate Calculation:** ì¶œë ¥ í•´ìƒë„ ì¢Œí‘œë¥¼ ì…ë ¥ í•´ìƒë„ ì¢Œí‘œë¡œ ë§¤í•‘(Inverse Mapping)í•˜ì—¬ ë³´ê°„ ê³„ìˆ˜($dx, dy$) ê³„ì‚°.

-----

## ğŸ“‚ 3. í”„ë¡œì íŠ¸ ë°œí‘œ ìë£Œ (Presentation)

ë¼ì¸ ë²„í¼ ì„¤ê³„ ì›ë¦¬, ë³´ê°„ ìˆ˜ì‹ì˜ í•˜ë“œì›¨ì–´ êµ¬í˜„ ë°©ë²• ë° ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ëŠ” ì•„ë˜ ë³´ê³ ì„œë¥¼ í†µí•´ í™•ì¸í•˜ì‹¤ ìˆ˜ ìˆìŠµë‹ˆë‹¤.

[![PDF Report](https://img.shields.io/badge/ğŸ“„_PDF_Report-View_Document-FF0000?style=for-the-badge&logo=adobeacrobatreader&logoColor=white)](https://github.com/seokhyun-hwang/files/blob/main/LineBuffer_Scaler.pdf)

<br>

-----

## ğŸ“‚ 4. í´ë” êµ¬ì¡° (Directory Structure)

```bash
ğŸ“¦ LineBuffer_Scaler
 â”œâ”€â”€ ğŸ“‚ src                    # RTL Source Codes
 â”‚   â”œâ”€â”€ ğŸ“œ scaler_top.v       # [Top] Scaler Module Wrapper
 â”‚   â”œâ”€â”€ ğŸ“œ line_buffer.v      # Line Memory Controller (FIFO/BRAM)
 â”‚   â”œâ”€â”€ ğŸ“œ bilinear_core.v    # Bilinear Interpolation Arithmetic Logic
 â”‚   â”œâ”€â”€ ğŸ“œ coord_gen.v        # Coordinate Mapping Logic
 â”‚   â””â”€â”€ ğŸ“œ sync_gen.v         # Video Timing Generator (H/V Sync)
 â”œâ”€â”€ ğŸ“‚ sim                    # Simulation Files
 â”‚   â”œâ”€â”€ ğŸ“œ tb_scaler.v        # Testbench for Scaler Verification
 â”‚   â””â”€â”€ ğŸ“œ image_data.hex     # Test Input Image Data
 â”œâ”€â”€ ğŸ“‚ docs                   # Documents
 â”‚   â””â”€â”€ ğŸ“œ LineBuffer_Scaler.pdf
 â””â”€â”€ ğŸ“œ README.md
```

-----

## ğŸš€ 5. ì‹œë®¬ë ˆì´ì…˜ ë° ê²€ì¦ (Simulation)

ì´ ëª¨ë“ˆì€ ì´ë¯¸ì§€ ë°ì´í„°ë¥¼ Hex íŒŒì¼ë¡œ ë³€í™˜í•˜ì—¬ Testbenchì— ì¸ê°€í•˜ëŠ” ë°©ì‹ìœ¼ë¡œ ê²€ì¦ë˜ì—ˆìŠµë‹ˆë‹¤.

1.  **Image to Hex:** Python ìŠ¤í¬ë¦½íŠ¸ ë“±ì„ ì´ìš©í•´ ì›ë³¸ ì´ë¯¸ì§€ë¥¼ í…ìŠ¤íŠ¸(Hex) ë°ì´í„°ë¡œ ë³€í™˜.
2.  **Run Simulation:** Vivado Simulatorì—ì„œ `tb_scaler.v` ì‹¤í–‰.
3.  **Output Analysis:** ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ë¡œ ì¶œë ¥ëœ í…ìŠ¤íŠ¸ ë°ì´í„°ë¥¼ ë‹¤ì‹œ ì´ë¯¸ì§€ë¡œ ë³€í™˜í•˜ì—¬ ë¦¬ì‚¬ì´ì§• í’ˆì§ˆ(Quality) í™•ì¸.

> **Verification Point:** ë¼ì¸ ë²„í¼ì˜ Read/Write íƒ€ì´ë°ì´ ì–´ê¸‹ë‚˜ì§€ ì•ŠëŠ”ì§€, ë³´ê°„ëœ í”½ì…€ ê°’ì´ ì†Œí”„íŠ¸ì›¨ì–´(Matlab/Python) ê²°ê³¼ì™€ ì¼ì¹˜í•˜ëŠ”ì§€ í™•ì¸.

-----

Copyright â“’ 2025. SEOKHYUN HWANG. All rights reserved.

```
```
