{
    "code": "module TopModule(\n    input logic clock,\n    input logic a,\n    output logic p,\n    output logic q\n);\n\n    // Sequential logic for output p\n    always @(posedge clock) begin\n        if (a) begin\n            p <= 1'b1;\n        end else begin\n            p <= 1'b0;\n        end\n    end\n\n    // Sequential logic for output q\n    always @(negedge clock) begin\n        q <= p;\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 138,
        "passfail": "R"
    }
}