{"vcs1":{"timestamp_begin":1713399285.975856031, "rt":1.16, "ut":0.50, "st":0.37}}
{"vcselab":{"timestamp_begin":1713399287.298650447, "rt":1.17, "ut":0.57, "st":0.25}}
{"link":{"timestamp_begin":1713399288.609008191, "rt":0.49, "ut":0.16, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713399285.190270597}
{"VCS_COMP_START_TIME": 1713399285.190270597}
{"VCS_COMP_END_TIME": 1713399289.260483907}
{"VCS_USER_OPTIONS": "-sverilog -debug mylibrary.sv task2.sv"}
{"vcs1": {"peak_mem": 338832}}
{"stitch_vcselab": {"peak_mem": 238996}}
