

================================================================
== Vitis HLS Report for 'SHA1Digest_32u_s'
================================================================
* Date:           Thu Oct 26 14:39:24 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Dedup
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.368 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      808|      808|  8.080 us|  8.080 us|  808|  808|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                     |                                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                       Instance                                      |                                  Module                                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_SHA1Digest_32u_Pipeline_LOOP_SHA1_DIGEST_NBLK_LOOP_SHA1_UPDATE_80_ROUNDS_fu_129  |SHA1Digest_32u_Pipeline_LOOP_SHA1_DIGEST_NBLK_LOOP_SHA1_UPDATE_80_ROUNDS  |      803|      803|  8.030 us|  8.030 us|  803|  803|       no|
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_SHA1_MAIN  |      807|      807|       807|          -|          -|     1|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     404|    1439|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      99|    -|
|Register         |        -|     -|     239|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     643|    1544|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                       Instance                                      |                                  Module                                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_SHA1Digest_32u_Pipeline_LOOP_SHA1_DIGEST_NBLK_LOOP_SHA1_UPDATE_80_ROUNDS_fu_129  |SHA1Digest_32u_Pipeline_LOOP_SHA1_DIGEST_NBLK_LOOP_SHA1_UPDATE_80_ROUNDS  |        0|   0|  404|  1393|    0|
    |mul_64ns_8ns_71_1_1_U603                                                             |mul_64ns_8ns_71_1_1                                                       |        0|   3|    0|    46|    0|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                                |                                                                          |        0|   3|  404|  1439|    0|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   6|           3|           3|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_done                  |   9|          2|    1|          2|
    |end_nblk_strm29_blk_n    |   9|          2|    1|          2|
    |nblk_strm27_blk_n        |   9|          2|    1|          2|
    |sha1_digest88_blk_n      |   9|          2|    1|          2|
    |sha1_end_digest89_blk_n  |   9|          2|    1|          2|
    |sha1_end_digest89_din    |  14|          3|    1|          3|
    |w_strm10_read            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         21|    8|         21|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                               | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln186_1_loc_fu_84                                                                             |  32|   0|   32|          0|
    |add_ln186_2_loc_fu_80                                                                             |  32|   0|   32|          0|
    |add_ln186_3_loc_fu_76                                                                             |  32|   0|   32|          0|
    |add_ln186_4_loc_fu_72                                                                             |  32|   0|   32|          0|
    |add_ln186_loc_fu_88                                                                               |  32|   0|   32|          0|
    |ap_CS_fsm                                                                                         |   5|   0|    5|          0|
    |ap_done_reg                                                                                       |   1|   0|    1|          0|
    |end_3_reg_120                                                                                     |   1|   0|    1|          0|
    |grp_SHA1Digest_32u_Pipeline_LOOP_SHA1_DIGEST_NBLK_LOOP_SHA1_UPDATE_80_ROUNDS_fu_129_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln475_reg_416                                                                                 |  71|   0|   71|          0|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                             | 239|   0|  239|          0|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|    SHA1Digest<32u>|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|    SHA1Digest<32u>|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|    SHA1Digest<32u>|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|    SHA1Digest<32u>|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|    SHA1Digest<32u>|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|    SHA1Digest<32u>|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|    SHA1Digest<32u>|  return value|
|w_strm10_dout                   |   in|   32|     ap_fifo|           w_strm10|       pointer|
|w_strm10_num_data_valid         |   in|   10|     ap_fifo|           w_strm10|       pointer|
|w_strm10_fifo_cap               |   in|   10|     ap_fifo|           w_strm10|       pointer|
|w_strm10_empty_n                |   in|    1|     ap_fifo|           w_strm10|       pointer|
|w_strm10_read                   |  out|    1|     ap_fifo|           w_strm10|       pointer|
|nblk_strm27_dout                |   in|   64|     ap_fifo|        nblk_strm27|       pointer|
|nblk_strm27_num_data_valid      |   in|    3|     ap_fifo|        nblk_strm27|       pointer|
|nblk_strm27_fifo_cap            |   in|    3|     ap_fifo|        nblk_strm27|       pointer|
|nblk_strm27_empty_n             |   in|    1|     ap_fifo|        nblk_strm27|       pointer|
|nblk_strm27_read                |  out|    1|     ap_fifo|        nblk_strm27|       pointer|
|end_nblk_strm29_dout            |   in|    1|     ap_fifo|    end_nblk_strm29|       pointer|
|end_nblk_strm29_num_data_valid  |   in|    3|     ap_fifo|    end_nblk_strm29|       pointer|
|end_nblk_strm29_fifo_cap        |   in|    3|     ap_fifo|    end_nblk_strm29|       pointer|
|end_nblk_strm29_empty_n         |   in|    1|     ap_fifo|    end_nblk_strm29|       pointer|
|end_nblk_strm29_read            |  out|    1|     ap_fifo|    end_nblk_strm29|       pointer|
|sha1_digest88_din               |  out|  160|     ap_fifo|      sha1_digest88|       pointer|
|sha1_digest88_full_n            |   in|    1|     ap_fifo|      sha1_digest88|       pointer|
|sha1_digest88_write             |  out|    1|     ap_fifo|      sha1_digest88|       pointer|
|sha1_end_digest89_din           |  out|    1|     ap_fifo|  sha1_end_digest89|       pointer|
|sha1_end_digest89_full_n        |   in|    1|     ap_fifo|  sha1_end_digest89|       pointer|
|sha1_end_digest89_write         |  out|    1|     ap_fifo|  sha1_end_digest89|       pointer|
+--------------------------------+-----+-----+------------+-------------------+--------------+

