vendor_name = ModelSim
source_file = 1, D:/20_FPGA_Demo/08_Tuto_Pack_Conf/Waveform_buffer.vwf
source_file = 1, D:/20_FPGA_Demo/08_Tuto_Pack_Conf/ParametrizedFIFO.vhd
source_file = 1, D:/20_FPGA_Demo/08_Tuto_Pack_Conf/tb_ParametrizedFIFO.vhd
source_file = 1, D:/20_FPGA_Demo/08_Tuto_Pack_Conf/ParametrizedALU.vhd
source_file = 1, D:/20_FPGA_Demo/08_Tuto_Pack_Conf/ConfigurableModule.vhd
source_file = 1, D:/20_FPGA_Demo/08_Tuto_Pack_Conf/config.txt
source_file = 1, D:/20_FPGA_Demo/08_Tuto_Pack_Conf/ConfigurableModule_tb.vhd
source_file = 1, D:/20_FPGA_Demo/08_Tuto_Pack_Conf/fulladder.bdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/20_FPGA_Demo/08_Tuto_Pack_Conf/db/Top.cbx.xml
design_name = hard_block
design_name = fulladder
instance = comp, \Sum~output\, Sum~output, fulladder, 1
instance = comp, \C_out~output\, C_out~output, fulladder, 1
instance = comp, \B~input\, B~input, fulladder, 1
instance = comp, \C_in~input\, C_in~input, fulladder, 1
instance = comp, \A~input\, A~input, fulladder, 1
instance = comp, \inst1~0\, inst1~0, fulladder, 1
instance = comp, \inst4~0\, inst4~0, fulladder, 1
