static inline void F_1 ( T_1 V_1 , T_1 V_2 , T_2 V_3 , T_2 V_4 )\r\n{\r\nstruct {\r\nT_2 V_3 ;\r\nT_2 V_4 ;\r\nT_1 V_1 ;\r\nT_1 V_2 ;\r\n} V_5 V_6 = { V_3 , V_4 , V_1 , V_2 } ;\r\nF_2 ( & V_6 , sizeof( V_6 ) ) ;\r\n}\r\nstatic inline T_1 F_3 ( T_2 V_3 , struct V_7 * V_8 , T_1 * V_2 )\r\n{\r\nT_1 V_1 ;\r\nasm volatile (\r\n" .insn rxy,0xe300000000d0,%[req],%[fib]\n"\r\n" ipm %[cc]\n"\r\n" srl %[cc],28\n"\r\n: [cc] "=d" (cc), [req] "+d" (req), [fib] "+Q" (*fib)\r\n: : "cc");\r\n* V_2 = V_3 >> 24 & 0xff ;\r\nreturn V_1 ;\r\n}\r\nT_1 F_4 ( T_2 V_3 , struct V_7 * V_8 , T_1 * V_2 )\r\n{\r\nT_1 V_1 ;\r\ndo {\r\nV_1 = F_3 ( V_3 , V_8 , V_2 ) ;\r\nif ( V_1 == 2 )\r\nF_5 ( V_9 ) ;\r\n} while ( V_1 == 2 );\r\nif ( V_1 )\r\nF_1 ( V_1 , * V_2 , V_3 , 0 ) ;\r\nreturn V_1 ;\r\n}\r\nstatic inline T_1 F_6 ( T_2 V_10 , T_2 V_11 , T_2 V_12 , T_1 * V_2 )\r\n{\r\nregister T_2 T_3 V_13 ( L_1 ) = V_11 ;\r\nregister T_2 T_4 V_13 ( L_2 ) = V_12 ;\r\nT_1 V_1 ;\r\nasm volatile (\r\n" .insn rre,0xb9d30000,%[fn],%[addr]\n"\r\n" ipm %[cc]\n"\r\n" srl %[cc],28\n"\r\n: [cc] "=d" (cc), [fn] "+d" (fn)\r\n: [addr] "d" (__addr), "d" (__range)\r\n: "cc");\r\n* V_2 = V_10 >> 24 & 0xff ;\r\nreturn V_1 ;\r\n}\r\nint F_7 ( T_2 V_10 , T_2 V_11 , T_2 V_12 )\r\n{\r\nT_1 V_1 , V_2 ;\r\ndo {\r\nV_1 = F_6 ( V_10 , V_11 , V_12 , & V_2 ) ;\r\nif ( V_1 == 2 )\r\nF_8 ( V_9 ) ;\r\n} while ( V_1 == 2 );\r\nif ( V_1 )\r\nF_1 ( V_1 , V_2 , V_11 , V_12 ) ;\r\nreturn ( V_1 ) ? - V_14 : 0 ;\r\n}\r\nvoid F_9 ( T_5 V_15 , char * V_16 , T_1 V_17 )\r\n{\r\nasm volatile (\r\n" .insn rsy,0xeb00000000d1,%[ctl],%[isc],%[u]\n"\r\n: : [ctl] "d" (ctl), [isc] "d" (isc << 27), [u] "Q" (*unused));\r\n}\r\nstatic inline int F_10 ( T_2 * V_6 , T_2 V_3 , T_2 V_4 , T_1 * V_2 )\r\n{\r\nregister T_2 T_6 V_13 ( L_1 ) = V_3 ;\r\nregister T_2 T_7 V_13 ( L_2 ) = V_4 ;\r\nint V_1 = - V_18 ;\r\nT_2 V_19 ;\r\nasm volatile (\r\n" .insn rre,0xb9d20000,%[data],%[req]\n"\r\n"0: ipm %[cc]\n"\r\n" srl %[cc],28\n"\r\n"1:\n"\r\nEX_TABLE(0b, 1b)\r\n: [cc] "+d" (cc), [data] "=d" (__data), [req] "+d" (__req)\r\n: "d" (__offset)\r\n: "cc");\r\n* V_2 = T_6 >> 24 & 0xff ;\r\n* V_6 = V_19 ;\r\nreturn V_1 ;\r\n}\r\nstatic inline int F_11 ( T_2 * V_6 , T_2 V_3 , T_2 V_4 , T_1 * V_2 )\r\n{\r\nT_2 V_19 ;\r\nint V_1 ;\r\nV_1 = F_10 ( & V_19 , V_3 , V_4 , V_2 ) ;\r\nif ( ! V_1 )\r\n* V_6 = V_19 ;\r\nreturn V_1 ;\r\n}\r\nint F_12 ( T_2 * V_6 , T_2 V_3 , T_2 V_4 )\r\n{\r\nT_1 V_2 ;\r\nint V_1 ;\r\ndo {\r\nV_1 = F_11 ( V_6 , V_3 , V_4 , & V_2 ) ;\r\nif ( V_1 == 2 )\r\nF_8 ( V_9 ) ;\r\n} while ( V_1 == 2 );\r\nif ( V_1 )\r\nF_1 ( V_1 , V_2 , V_3 , V_4 ) ;\r\nreturn ( V_1 > 0 ) ? - V_14 : V_1 ;\r\n}\r\nstatic inline int F_13 ( T_2 V_6 , T_2 V_3 , T_2 V_4 , T_1 * V_2 )\r\n{\r\nregister T_2 T_6 V_13 ( L_1 ) = V_3 ;\r\nregister T_2 T_7 V_13 ( L_2 ) = V_4 ;\r\nint V_1 = - V_18 ;\r\nasm volatile (\r\n" .insn rre,0xb9d00000,%[data],%[req]\n"\r\n"0: ipm %[cc]\n"\r\n" srl %[cc],28\n"\r\n"1:\n"\r\nEX_TABLE(0b, 1b)\r\n: [cc] "+d" (cc), [req] "+d" (__req)\r\n: "d" (__offset), [data] "d" (data)\r\n: "cc");\r\n* V_2 = T_6 >> 24 & 0xff ;\r\nreturn V_1 ;\r\n}\r\nint F_14 ( T_2 V_6 , T_2 V_3 , T_2 V_4 )\r\n{\r\nT_1 V_2 ;\r\nint V_1 ;\r\ndo {\r\nV_1 = F_13 ( V_6 , V_3 , V_4 , & V_2 ) ;\r\nif ( V_1 == 2 )\r\nF_8 ( V_9 ) ;\r\n} while ( V_1 == 2 );\r\nif ( V_1 )\r\nF_1 ( V_1 , V_2 , V_3 , V_4 ) ;\r\nreturn ( V_1 > 0 ) ? - V_14 : V_1 ;\r\n}\r\nstatic inline int F_15 ( const T_2 * V_6 , T_2 V_3 , T_2 V_4 , T_1 * V_2 )\r\n{\r\nint V_1 = - V_18 ;\r\nasm volatile (\r\n" .insn rsy,0xeb00000000d0,%[req],%[offset],%[data]\n"\r\n"0: ipm %[cc]\n"\r\n" srl %[cc],28\n"\r\n"1:\n"\r\nEX_TABLE(0b, 1b)\r\n: [cc] "+d" (cc), [req] "+d" (req)\r\n: [offset] "d" (offset), [data] "Q" (*data)\r\n: "cc");\r\n* V_2 = V_3 >> 24 & 0xff ;\r\nreturn V_1 ;\r\n}\r\nint F_16 ( const T_2 * V_6 , T_2 V_3 , T_2 V_4 )\r\n{\r\nT_1 V_2 ;\r\nint V_1 ;\r\ndo {\r\nV_1 = F_15 ( V_6 , V_3 , V_4 , & V_2 ) ;\r\nif ( V_1 == 2 )\r\nF_8 ( V_9 ) ;\r\n} while ( V_1 == 2 );\r\nif ( V_1 )\r\nF_1 ( V_1 , V_2 , V_3 , V_4 ) ;\r\nreturn ( V_1 > 0 ) ? - V_14 : V_1 ;\r\n}
