Classic Timing Analyzer report for counter
Sat Dec 14 02:23:57 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'p1justwon'
  7. Clock Setup: 'CLK'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To   ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+------+------------+-----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 7.749 ns                                       ; inst2 ; b1   ; p1justwon  ; --        ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; inst  ; inst ; CLK        ; CLK       ; 0            ;
; Clock Setup: 'p1justwon'     ; N/A   ; None          ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; inst  ; inst ; p1justwon  ; p1justwon ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;      ;            ;           ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+------+------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T100C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; p1justwon       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'p1justwon'                                                                                                                                                            ;
+-------+------------------------------------------------+-------+-------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; inst  ; inst  ; p1justwon  ; p1justwon ; None                        ; None                      ; 0.644 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; inst2 ; inst2 ; p1justwon  ; p1justwon ; None                        ; None                      ; 0.640 ns                ;
+-------+------------------------------------------------+-------+-------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                 ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; inst  ; inst  ; CLK        ; CLK      ; None                        ; None                      ; 0.644 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; inst2 ; inst2 ; CLK        ; CLK      ; None                        ; None                      ; 0.640 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 7.749 ns   ; inst2 ; b1 ; p1justwon  ;
; N/A   ; None         ; 7.327 ns   ; inst2 ; b1 ; CLK        ;
; N/A   ; None         ; 6.625 ns   ; inst  ; b0 ; p1justwon  ;
; N/A   ; None         ; 6.203 ns   ; inst  ; b0 ; CLK        ;
+-------+--------------+------------+-------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Dec 14 02:23:57 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "p1justwon" is an undefined clock
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst5" as buffer
    Info: Detected ripple clock "inst" as buffer
Info: Clock "p1justwon" Internal fmax is restricted to 405.19 MHz between source register "inst" and destination register "inst"
    Info: fmax restricted to Clock High delay (1.234 ns) plus Clock Low delay (1.234 ns) : restricted to 2.468 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.644 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y5_N0; Fanout = 3; REG Node = 'inst'
            Info: 2: + IC(0.406 ns) + CELL(0.238 ns) = 0.644 ns; Loc. = LC_X1_Y5_N0; Fanout = 3; REG Node = 'inst'
            Info: Total cell delay = 0.238 ns ( 36.96 % )
            Info: Total interconnect delay = 0.406 ns ( 63.04 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "p1justwon" to destination register is 3.608 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_4; Fanout = 1; CLK Node = 'p1justwon'
                Info: 2: + IC(1.494 ns) + CELL(0.088 ns) = 2.712 ns; Loc. = LC_X1_Y5_N2; Fanout = 1; COMB Node = 'inst5'
                Info: 3: + IC(0.349 ns) + CELL(0.547 ns) = 3.608 ns; Loc. = LC_X1_Y5_N0; Fanout = 3; REG Node = 'inst'
                Info: Total cell delay = 1.765 ns ( 48.92 % )
                Info: Total interconnect delay = 1.843 ns ( 51.08 % )
            Info: - Longest clock path from clock "p1justwon" to source register is 3.608 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_4; Fanout = 1; CLK Node = 'p1justwon'
                Info: 2: + IC(1.494 ns) + CELL(0.088 ns) = 2.712 ns; Loc. = LC_X1_Y5_N2; Fanout = 1; COMB Node = 'inst5'
                Info: 3: + IC(0.349 ns) + CELL(0.547 ns) = 3.608 ns; Loc. = LC_X1_Y5_N0; Fanout = 3; REG Node = 'inst'
                Info: Total cell delay = 1.765 ns ( 48.92 % )
                Info: Total interconnect delay = 1.843 ns ( 51.08 % )
        Info: + Micro clock to output delay of source is 0.173 ns
        Info: + Micro setup delay of destination is 0.029 ns
Info: Clock "CLK" Internal fmax is restricted to 405.19 MHz between source register "inst" and destination register "inst"
    Info: fmax restricted to Clock High delay (1.234 ns) plus Clock Low delay (1.234 ns) : restricted to 2.468 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.644 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y5_N0; Fanout = 3; REG Node = 'inst'
            Info: 2: + IC(0.406 ns) + CELL(0.238 ns) = 0.644 ns; Loc. = LC_X1_Y5_N0; Fanout = 3; REG Node = 'inst'
            Info: Total cell delay = 0.238 ns ( 36.96 % )
            Info: Total interconnect delay = 0.406 ns ( 63.04 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 3.186 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.935 ns) + CELL(0.225 ns) = 2.290 ns; Loc. = LC_X1_Y5_N2; Fanout = 1; COMB Node = 'inst5'
                Info: 3: + IC(0.349 ns) + CELL(0.547 ns) = 3.186 ns; Loc. = LC_X1_Y5_N0; Fanout = 3; REG Node = 'inst'
                Info: Total cell delay = 1.902 ns ( 59.70 % )
                Info: Total interconnect delay = 1.284 ns ( 40.30 % )
            Info: - Longest clock path from clock "CLK" to source register is 3.186 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.935 ns) + CELL(0.225 ns) = 2.290 ns; Loc. = LC_X1_Y5_N2; Fanout = 1; COMB Node = 'inst5'
                Info: 3: + IC(0.349 ns) + CELL(0.547 ns) = 3.186 ns; Loc. = LC_X1_Y5_N0; Fanout = 3; REG Node = 'inst'
                Info: Total cell delay = 1.902 ns ( 59.70 % )
                Info: Total interconnect delay = 1.284 ns ( 40.30 % )
        Info: + Micro clock to output delay of source is 0.173 ns
        Info: + Micro setup delay of destination is 0.029 ns
Info: tco from clock "p1justwon" to destination pin "b1" through register "inst2" is 7.749 ns
    Info: + Longest clock path from clock "p1justwon" to source register is 4.770 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_4; Fanout = 1; CLK Node = 'p1justwon'
        Info: 2: + IC(1.494 ns) + CELL(0.088 ns) = 2.712 ns; Loc. = LC_X1_Y5_N2; Fanout = 1; COMB Node = 'inst5'
        Info: 3: + IC(0.349 ns) + CELL(0.720 ns) = 3.781 ns; Loc. = LC_X1_Y5_N0; Fanout = 3; REG Node = 'inst'
        Info: 4: + IC(0.442 ns) + CELL(0.547 ns) = 4.770 ns; Loc. = LC_X1_Y5_N5; Fanout = 2; REG Node = 'inst2'
        Info: Total cell delay = 2.485 ns ( 52.10 % )
        Info: Total interconnect delay = 2.285 ns ( 47.90 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Longest register to pin delay is 2.806 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y5_N5; Fanout = 2; REG Node = 'inst2'
        Info: 2: + IC(1.172 ns) + CELL(1.634 ns) = 2.806 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'b1'
        Info: Total cell delay = 1.634 ns ( 58.23 % )
        Info: Total interconnect delay = 1.172 ns ( 41.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 186 megabytes
    Info: Processing ended: Sat Dec 14 02:23:57 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:02


