{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608837106909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608837106910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 16:11:46 2020 " "Processing started: Thu Dec 24 16:11:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608837106910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837106910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RS_232 -c RS_232 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RS_232 -c RS_232" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837106910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608837107045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608837107046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-behav " "Found design unit 1: UART_RX-behav" {  } { { "../UART_RX/UART_RX.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118148 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../UART_RX/UART_RX.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx-behav " "Found design unit 1: rx-behav" {  } { { "../Receptor/rx.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/rx.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118151 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "../Receptor/rx.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/mod_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/mod_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod_7seg-behav " "Found design unit 1: mod_7seg-behav" {  } { { "../Receptor/mod_7seg.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/mod_7seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118152 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod_7seg " "Found entity 1: mod_7seg" {  } { { "../Receptor/mod_7seg.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/mod_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Punto_B/Punto_B.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Punto_B/Punto_B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Punto_B-behav " "Found design unit 1: Punto_B-behav" {  } { { "../Parte_B/Punto_B/Punto_B.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Punto_B/Punto_B.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118153 ""} { "Info" "ISGN_ENTITY_NAME" "1 Punto_B " "Found entity 1: Punto_B" {  } { { "../Parte_B/Punto_B/Punto_B.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Punto_B/Punto_B.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Memoria_ROM/pkg_rom.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Memoria_ROM/pkg_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_rom " "Found design unit 1: pkg_rom" {  } { { "../Parte_B/Memoria_ROM/pkg_rom.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Memoria_ROM/pkg_rom.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118153 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg_rom-body " "Found design unit 2: pkg_rom-body" {  } { { "../Parte_B/Memoria_ROM/pkg_rom.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Memoria_ROM/pkg_rom.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Memoria_ROM/Memoria_ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Memoria_ROM/Memoria_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memoria_ROM-behav " "Found design unit 1: Memoria_ROM-behav" {  } { { "../Parte_B/Memoria_ROM/Memoria_ROM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Memoria_ROM/Memoria_ROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118154 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoria_ROM " "Found entity 1: Memoria_ROM" {  } { { "../Parte_B/Memoria_ROM/Memoria_ROM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Memoria_ROM/Memoria_ROM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Memoria-behav " "Found design unit 1: FSM_Memoria-behav" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118155 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Memoria " "Found entity 1: FSM_Memoria" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_memoria-behav " "Found design unit 1: Contador_memoria-behav" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118155 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_memoria " "Found entity 1: Contador_memoria" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Punto_A/Punto_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Punto_A/Punto_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Punto_A-behav " "Found design unit 1: Punto_A-behav" {  } { { "../Parte_A/Punto_A/Punto_A.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Punto_A/Punto_A.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118156 ""} { "Info" "ISGN_ENTITY_NAME" "1 Punto_A " "Found entity 1: Punto_A" {  } { { "../Parte_A/Punto_A/Punto_A.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Punto_A/Punto_A.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Reg_despl/Reg_Despl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Reg_despl/Reg_Despl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Despl-behav " "Found design unit 1: Reg_Despl-behav" {  } { { "../Parte_A/Reg_despl/Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Reg_despl/Reg_Despl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118156 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Despl " "Found entity 1: Reg_Despl" {  } { { "../Parte_A/Reg_despl/Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Reg_despl/Reg_Despl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Reg_Despl-behav " "Found design unit 1: FSM_Reg_Despl-behav" {  } { { "../Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118157 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Reg_Despl " "Found entity 1: FSM_Reg_Despl" {  } { { "../Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-behav " "Found design unit 1: FFD-behav" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118157 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/cont_bin/cont_bin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/cont_bin/cont_bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_bin-behav " "Found design unit 1: cont_bin-behav" {  } { { "../Parte_A/cont_bin/cont_bin.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/cont_bin/cont_bin.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118158 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_bin " "Found entity 1: cont_bin" {  } { { "../Parte_A/cont_bin/cont_bin.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/cont_bin/cont_bin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/cont_bin_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/cont_bin_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_bin_lcd-behav " "Found design unit 1: cont_bin_lcd-behav" {  } { { "../LCD/cont_bin_lcd.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/cont_bin_lcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118159 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_bin_lcd " "Found entity 1: cont_bin_lcd" {  } { { "../LCD/cont_bin_lcd.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/cont_bin_lcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/LCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/LCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-behav " "Found design unit 1: LCD-behav" {  } { { "../LCD/LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/LCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118159 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "../LCD/LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/LCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_LCD-behav " "Found design unit 1: FSM_LCD-behav" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118160 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_LCD " "Found entity 1: FSM_LCD" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS_232.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RS_232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS_232-behav " "Found design unit 1: RS_232-behav" {  } { { "RS_232.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118161 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS_232 " "Found entity 1: RS_232" {  } { { "RS_232.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_RS_232.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_RS_232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_RS_232-behav " "Found design unit 1: tb_RS_232-behav" {  } { { "tb_RS_232.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/tb_RS_232.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118161 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_RS_232 " "Found entity 1: tb_RS_232" {  } { { "tb_RS_232.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/tb_RS_232.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118161 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux componentes/Mux_habilitacion.vhd " "Entity \"Mux\" obtained from \"componentes/Mux_habilitacion.vhd\" instead of from Quartus Prime megafunction library" {  } { { "componentes/Mux_habilitacion.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/Mux_habilitacion.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1608837118162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/Mux_habilitacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/Mux_habilitacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-behav " "Found design unit 1: Mux-behav" {  } { { "componentes/Mux_habilitacion.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/Mux_habilitacion.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118162 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "componentes/Mux_habilitacion.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/Mux_habilitacion.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/sincronizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/sincronizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincronizador-behav " "Found design unit 1: sincronizador-behav" {  } { { "componentes/sincronizador.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/sincronizador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118162 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincronizador " "Found entity 1: sincronizador" {  } { { "componentes/sincronizador.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/sincronizador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/divisores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/divisores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisores-behav " "Found design unit 1: divisores-behav" {  } { { "componentes/divisores.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/divisores.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118163 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisores " "Found entity 1: divisores" {  } { { "componentes/divisores.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/divisores.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/antirrebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/antirrebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antirrebote-behav " "Found design unit 1: antirrebote-behav" {  } { { "componentes/antirrebote.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/antirrebote.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118163 ""} { "Info" "ISGN_ENTITY_NAME" "1 antirrebote " "Found entity 1: antirrebote" {  } { { "componentes/antirrebote.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/antirrebote.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608837118163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RS_232 " "Elaborating entity \"RS_232\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608837118223 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "direccion RS_232.vhd(165) " "Verilog HDL or VHDL warning at RS_232.vhd(165): object \"direccion\" assigned a value but never read" {  } { { "RS_232.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608837118225 "|RS_232"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enviadoXcont RS_232.vhd(166) " "Verilog HDL or VHDL warning at RS_232.vhd(166): object \"enviadoXcont\" assigned a value but never read" {  } { { "RS_232.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608837118225 "|RS_232"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "antirrebote antirrebote:\\antirrebotes:0:antirreb " "Elaborating entity \"antirrebote\" for hierarchy \"antirrebote:\\antirrebotes:0:antirreb\"" {  } { { "RS_232.vhd" "\\antirrebotes:0:antirreb" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizador sincronizador:\\sincronizadores:0:sinc " "Elaborating entity \"sincronizador\" for hierarchy \"sincronizador:\\sincronizadores:0:sinc\"" {  } { { "RS_232.vhd" "\\sincronizadores:0:sinc" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Punto_A Punto_A:Parte_A " "Elaborating entity \"Punto_A\" for hierarchy \"Punto_A:Parte_A\"" {  } { { "RS_232.vhd" "Parte_A" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_bin Punto_A:Parte_A\|cont_bin:Cont " "Elaborating entity \"cont_bin\" for hierarchy \"Punto_A:Parte_A\|cont_bin:Cont\"" {  } { { "../Parte_A/Punto_A/Punto_A.vhd" "Cont" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Punto_A/Punto_A.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Despl Punto_A:Parte_A\|Reg_Despl:Reg " "Elaborating entity \"Reg_Despl\" for hierarchy \"Punto_A:Parte_A\|Reg_Despl:Reg\"" {  } { { "../Parte_A/Punto_A/Punto_A.vhd" "Reg" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Punto_A/Punto_A.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:0:primero:priff " "Elaborating entity \"FFD\" for hierarchy \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:0:primero:priff\"" {  } { { "../Parte_A/Reg_despl/Reg_Despl.vhd" "\\reg_despl:0:primero:priff" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Reg_despl/Reg_Despl.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Reg_Despl Punto_A:Parte_A\|FSM_Reg_Despl:FSM " "Elaborating entity \"FSM_Reg_Despl\" for hierarchy \"Punto_A:Parte_A\|FSM_Reg_Despl:FSM\"" {  } { { "../Parte_A/Punto_A/Punto_A.vhd" "FSM" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/Punto_A/Punto_A.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118240 ""}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "o FSM_Reg_Despl.vhd(20) " "VHDL warning at FSM_Reg_Despl.vhd(20): used 'X' for unrecognized character 'o' in enumerated type" {  } { { "../Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 20 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837118241 "|RS_232|Punto_A:Parte_A|FSM_Reg_Despl:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "n FSM_Reg_Despl.vhd(20) " "VHDL warning at FSM_Reg_Despl.vhd(20): used 'X' for unrecognized character 'n' in enumerated type" {  } { { "../Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 20 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837118241 "|RS_232|Punto_A:Parte_A|FSM_Reg_Despl:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "e FSM_Reg_Despl.vhd(20) " "VHDL warning at FSM_Reg_Despl.vhd(20): used 'X' for unrecognized character 'e' in enumerated type" {  } { { "../Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 20 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837118241 "|RS_232|Punto_A:Parte_A|FSM_Reg_Despl:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "t FSM_Reg_Despl.vhd(20) " "VHDL warning at FSM_Reg_Despl.vhd(20): used 'X' for unrecognized character 't' in enumerated type" {  } { { "../Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 20 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837118241 "|RS_232|Punto_A:Parte_A|FSM_Reg_Despl:FSM"}
{ "Warning" "WVRFX_VHDL_INVALID_ENUM_ENCODING" "FSM_states FSM_Reg_Despl.vhd(20) " "VHDL Attribute warning in FSM_Reg_Despl.vhd(20): ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"FSM_states\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" {  } { { "../Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd" 20 0 0 } }  } 0 10336 "VHDL Attribute warning in %2!s!: ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"%1!s!\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" 0 0 "Analysis & Synthesis" 0 -1 1608837118241 "|RS_232|Punto_A:Parte_A|FSM_Reg_Despl:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Punto_B Punto_B:Parte_B " "Elaborating entity \"Punto_B\" for hierarchy \"Punto_B:Parte_B\"" {  } { { "RS_232.vhd" "Parte_B" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria_ROM Punto_B:Parte_B\|Memoria_ROM:Memoria " "Elaborating entity \"Memoria_ROM\" for hierarchy \"Punto_B:Parte_B\|Memoria_ROM:Memoria\"" {  } { { "../Parte_B/Punto_B/Punto_B.vhd" "Memoria" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Punto_B/Punto_B.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Memoria Punto_B:Parte_B\|FSM_Memoria:FSM " "Elaborating entity \"FSM_Memoria\" for hierarchy \"Punto_B:Parte_B\|FSM_Memoria:FSM\"" {  } { { "../Parte_B/Punto_B/Punto_B.vhd" "FSM" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Punto_B/Punto_B.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118243 ""}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "o FSM_Memoria.vhd(23) " "VHDL warning at FSM_Memoria.vhd(23): used 'X' for unrecognized character 'o' in enumerated type" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 23 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837118243 "|RS_232|Punto_B:Parte_B|FSM_Memoria:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "n FSM_Memoria.vhd(23) " "VHDL warning at FSM_Memoria.vhd(23): used 'X' for unrecognized character 'n' in enumerated type" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 23 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837118243 "|RS_232|Punto_B:Parte_B|FSM_Memoria:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "e FSM_Memoria.vhd(23) " "VHDL warning at FSM_Memoria.vhd(23): used 'X' for unrecognized character 'e' in enumerated type" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 23 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837118243 "|RS_232|Punto_B:Parte_B|FSM_Memoria:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "_ FSM_Memoria.vhd(23) " "VHDL warning at FSM_Memoria.vhd(23): used 'X' for unrecognized character '_' in enumerated type" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 23 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837118243 "|RS_232|Punto_B:Parte_B|FSM_Memoria:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "t FSM_Memoria.vhd(23) " "VHDL warning at FSM_Memoria.vhd(23): used 'X' for unrecognized character 't' in enumerated type" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 23 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837118243 "|RS_232|Punto_B:Parte_B|FSM_Memoria:FSM"}
{ "Warning" "WVRFX_VHDL_INVALID_ENUM_ENCODING" "FSM_states FSM_Memoria.vhd(23) " "VHDL Attribute warning in FSM_Memoria.vhd(23): ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"FSM_states\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 23 0 0 } }  } 0 10336 "VHDL Attribute warning in %2!s!: ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"%1!s!\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" 0 0 "Analysis & Synthesis" 0 -1 1608837118243 "|RS_232|Punto_B:Parte_B|FSM_Memoria:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_memoria Punto_B:Parte_B\|Contador_memoria:Contador " "Elaborating entity \"Contador_memoria\" for hierarchy \"Punto_B:Parte_B\|Contador_memoria:Contador\"" {  } { { "../Parte_B/Punto_B/Punto_B.vhd" "Contador" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Punto_B/Punto_B.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118244 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcion\[4\] Contador_memoria.vhd(35) " "Inferred latch for \"opcion\[4\]\" at Contador_memoria.vhd(35)" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118245 "|RS_232|Punto_B:Parte_B|Contador_memoria:Contador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcion\[3\] Contador_memoria.vhd(35) " "Inferred latch for \"opcion\[3\]\" at Contador_memoria.vhd(35)" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118245 "|RS_232|Punto_B:Parte_B|Contador_memoria:Contador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcion\[2\] Contador_memoria.vhd(35) " "Inferred latch for \"opcion\[2\]\" at Contador_memoria.vhd(35)" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118245 "|RS_232|Punto_B:Parte_B|Contador_memoria:Contador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcion\[1\] Contador_memoria.vhd(35) " "Inferred latch for \"opcion\[1\]\" at Contador_memoria.vhd(35)" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118245 "|RS_232|Punto_B:Parte_B|Contador_memoria:Contador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcion\[0\] Contador_memoria.vhd(35) " "Inferred latch for \"opcion\[0\]\" at Contador_memoria.vhd(35)" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118245 "|RS_232|Punto_B:Parte_B|Contador_memoria:Contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisores divisores:Clock " "Elaborating entity \"divisores\" for hierarchy \"divisores:Clock\"" {  } { { "RS_232.vhd" "Clock" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:Multiplexer " "Elaborating entity \"Mux\" for hierarchy \"Mux:Multiplexer\"" {  } { { "RS_232.vhd" "Multiplexer" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:mod_lcd " "Elaborating entity \"LCD\" for hierarchy \"LCD:mod_lcd\"" {  } { { "RS_232.vhd" "mod_lcd" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_LCD LCD:mod_lcd\|FSM_LCD:fsm " "Elaborating entity \"FSM_LCD\" for hierarchy \"LCD:mod_lcd\|FSM_LCD:fsm\"" {  } { { "../LCD/LCD.vhd" "fsm" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/LCD.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118247 ""}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "o FSM_LCD.vhd(22) " "VHDL warning at FSM_LCD.vhd(22): used 'X' for unrecognized character 'o' in enumerated type" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 22 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837118249 "|RS_232|LCD:mod_lcd|FSM_LCD:fsm"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "n FSM_LCD.vhd(22) " "VHDL warning at FSM_LCD.vhd(22): used 'X' for unrecognized character 'n' in enumerated type" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 22 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837118249 "|RS_232|LCD:mod_lcd|FSM_LCD:fsm"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "e FSM_LCD.vhd(22) " "VHDL warning at FSM_LCD.vhd(22): used 'X' for unrecognized character 'e' in enumerated type" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 22 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837118249 "|RS_232|LCD:mod_lcd|FSM_LCD:fsm"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "t FSM_LCD.vhd(22) " "VHDL warning at FSM_LCD.vhd(22): used 'X' for unrecognized character 't' in enumerated type" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 22 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837118249 "|RS_232|LCD:mod_lcd|FSM_LCD:fsm"}
{ "Warning" "WVRFX_VHDL_INVALID_ENUM_ENCODING" "FSM_states FSM_LCD.vhd(22) " "VHDL Attribute warning in FSM_LCD.vhd(22): ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"FSM_states\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 22 0 0 } }  } 0 10336 "VHDL Attribute warning in %2!s!: ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"%1!s!\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" 0 0 "Analysis & Synthesis" 0 -1 1608837118249 "|RS_232|LCD:mod_lcd|FSM_LCD:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_low FSM_LCD.vhd(53) " "VHDL Process Statement warning at FSM_LCD.vhd(53): signal \"reset_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608837118249 "|RS_232|LCD:mod_lcd|FSM_LCD:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag FSM_LCD.vhd(61) " "VHDL Process Statement warning at FSM_LCD.vhd(61): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608837118249 "|RS_232|LCD:mod_lcd|FSM_LCD:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_proc:flag FSM_LCD.vhd(61) " "Inferred latch for \"nx_proc:flag\" at FSM_LCD.vhd(61)" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837118249 "|RS_232|LCD:mod_lcd|FSM_LCD:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_bin_lcd LCD:mod_lcd\|cont_bin_lcd:cont " "Elaborating entity \"cont_bin_lcd\" for hierarchy \"LCD:mod_lcd\|cont_bin_lcd:cont\"" {  } { { "../LCD/LCD.vhd" "cont" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/LCD.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx rx:Receptor " "Elaborating entity \"rx\" for hierarchy \"rx:Receptor\"" {  } { { "RS_232.vhd" "Receptor" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX rx:Receptor\|UART_RX:uart " "Elaborating entity \"UART_RX\" for hierarchy \"rx:Receptor\|UART_RX:uart\"" {  } { { "../Receptor/rx.vhd" "uart" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/rx.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118256 ""}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "o UART_RX.vhd(19) " "VHDL warning at UART_RX.vhd(19): used 'X' for unrecognized character 'o' in enumerated type" {  } { { "../UART_RX/UART_RX.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd" 19 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837118257 "|RS_232|rx:Receptor|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "n UART_RX.vhd(19) " "VHDL warning at UART_RX.vhd(19): used 'X' for unrecognized character 'n' in enumerated type" {  } { { "../UART_RX/UART_RX.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd" 19 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837118257 "|RS_232|rx:Receptor|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "e UART_RX.vhd(19) " "VHDL warning at UART_RX.vhd(19): used 'X' for unrecognized character 'e' in enumerated type" {  } { { "../UART_RX/UART_RX.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd" 19 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837118257 "|RS_232|rx:Receptor|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "t UART_RX.vhd(19) " "VHDL warning at UART_RX.vhd(19): used 'X' for unrecognized character 't' in enumerated type" {  } { { "../UART_RX/UART_RX.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd" 19 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1608837118257 "|RS_232|rx:Receptor|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_INVALID_ENUM_ENCODING" "FSM_states UART_RX.vhd(19) " "VHDL Attribute warning in UART_RX.vhd(19): ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"FSM_states\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" {  } { { "../UART_RX/UART_RX.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/UART_RX/UART_RX.vhd" 19 0 0 } }  } 0 10336 "VHDL Attribute warning in %2!s!: ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"%1!s!\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" 0 0 "Analysis & Synthesis" 0 -1 1608837118257 "|RS_232|rx:Receptor|UART_RX:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_7seg rx:Receptor\|mod_7seg:seg " "Elaborating entity \"mod_7seg\" for hierarchy \"rx:Receptor\|mod_7seg:seg\"" {  } { { "../Receptor/rx.vhd" "seg" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/rx.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837118257 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux:Multiplexer\|Mux0 " "Found clock multiplexer Mux:Multiplexer\|Mux0" {  } { { "componentes/Mux_habilitacion.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/Mux_habilitacion.vhd" 16 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1608837118439 "|RS_232|Mux:Multiplexer|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1608837118439 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rx:Receptor\|comb~synth " "Converted tri-state buffer \"rx:Receptor\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837118442 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rx:Receptor\|comb~synth " "Converted tri-state buffer \"rx:Receptor\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837118442 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rx:Receptor\|comb~synth " "Converted tri-state buffer \"rx:Receptor\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837118442 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rx:Receptor\|comb~synth " "Converted tri-state buffer \"rx:Receptor\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837118442 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rx:Receptor\|comb~synth " "Converted tri-state buffer \"rx:Receptor\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837118442 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rx:Receptor\|comb~synth " "Converted tri-state buffer \"rx:Receptor\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837118442 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rx:Receptor\|comb~synth " "Converted tri-state buffer \"rx:Receptor\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837118442 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rx:Receptor\|comb~synth " "Converted tri-state buffer \"rx:Receptor\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837118442 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[0\] " "Converted tri-state buffer \"Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[0\]\" feeding internal logic into a wire" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837118442 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[1\] " "Converted tri-state buffer \"Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[1\]\" feeding internal logic into a wire" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837118442 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[2\] " "Converted tri-state buffer \"Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[2\]\" feeding internal logic into a wire" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837118442 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[3\] " "Converted tri-state buffer \"Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[3\]\" feeding internal logic into a wire" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837118442 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[4\] " "Converted tri-state buffer \"Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[4\]\" feeding internal logic into a wire" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837118442 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[5\] " "Converted tri-state buffer \"Punto_B:Parte_B\|Contador_memoria:Contador\|address_out\[5\]\" feeding internal logic into a wire" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1608837118442 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1608837118442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD:mod_lcd\|FSM_LCD:fsm\|\\nx_proc:flag " "Latch LCD:mod_lcd\|FSM_LCD:fsm\|\\nx_proc:flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sincronizador:\\sincronizadores:0:sinc\|syncin " "Ports D and ENA on the latch are fed by the same signal sincronizador:\\sincronizadores:0:sinc\|syncin" {  } { { "componentes/sincronizador.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/sincronizador.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608837118802 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608837118802 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Parte_B/Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/Contador_memoria/Contador_memoria.vhd" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1608837118803 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1608837118803 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837118804 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:eg_despl:10:ultimo:ultff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:9:medios:medff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:9:medios:medff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:9:medios:medff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:9:medios:medff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837118804 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:eg_despl:9:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:8:medios:medff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:8:medios:medff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:8:medios:medff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:8:medios:medff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837118804 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:eg_despl:8:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:7:medios:medff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:7:medios:medff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:7:medios:medff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:7:medios:medff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837118804 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:eg_despl:7:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:6:medios:medff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:6:medios:medff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:6:medios:medff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:6:medios:medff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837118804 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:eg_despl:6:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:5:medios:medff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:5:medios:medff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:5:medios:medff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:5:medios:medff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837118804 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:eg_despl:5:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:4:medios:medff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:4:medios:medff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:4:medios:medff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:4:medios:medff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837118804 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:eg_despl:4:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:3:medios:medff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:3:medios:medff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:3:medios:medff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:3:medios:medff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837118804 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:eg_despl:3:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:2:medios:medff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:2:medios:medff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:2:medios:medff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:2:medios:medff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837118804 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:eg_despl:2:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:1:medios:medff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:1:medios:medff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:1:medios:medff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:1:medios:medff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837118804 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:eg_despl:1:medios:medff|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:0:primero:priff\|q Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:0:primero:priff\|q~_emulated Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1 " "Register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:0:primero:priff\|q\" is converted into an equivalent circuit using register \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:0:primero:priff\|q~_emulated\" and latch \"Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~1\"" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608837118804 "|RS_232|Punto_A:Parte_A|Reg_Despl:Reg|FFD:eg_despl:0:primero:priff|q"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1608837118804 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "RS_232.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608837118953 "|RS_232|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608837118953 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608837119051 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608837119841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608837119953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608837119953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "572 " "Implemented 572 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608837120030 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608837120030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "539 " "Implemented 539 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608837120030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608837120030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "949 " "Peak virtual memory: 949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608837120041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 24 16:12:00 2020 " "Processing ended: Thu Dec 24 16:12:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608837120041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608837120041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608837120041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608837120041 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1608837120936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608837120937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 16:12:00 2020 " "Processing started: Thu Dec 24 16:12:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608837120937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1608837120937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RS_232 -c RS_232 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RS_232 -c RS_232" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1608837120937 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1608837120979 ""}
{ "Info" "0" "" "Project  = RS_232" {  } {  } 0 0 "Project  = RS_232" 0 0 "Fitter" 0 0 1608837120980 ""}
{ "Info" "0" "" "Revision = RS_232" {  } {  } 0 0 "Revision = RS_232" 0 0 "Fitter" 0 0 1608837120980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1608837121037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1608837121037 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "RS_232 EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design RS_232" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1608837121195 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1608837121261 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1608837121261 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1608837121391 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1608837121396 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608837121458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608837121458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608837121458 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1608837121458 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 1198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608837121463 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 1200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608837121463 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 1202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608837121463 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 1204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608837121463 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 1206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608837121463 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1608837121463 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1608837121464 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 33 " "No exact pin location assignment(s) for 33 pins of 33 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1608837121807 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1608837122068 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RS_232.sdc " "Synopsys Design Constraints File file not found: 'RS_232.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1608837122069 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1608837122070 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Multiplexer\|Mux0  from: datac  to: combout " "Cell: Multiplexer\|Mux0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608837122076 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Multiplexer\|Mux0~0  from: datac  to: combout " "Cell: Multiplexer\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608837122076 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1608837122076 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1608837122079 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1608837122080 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1608837122080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisores:Clock\|clk_state_0 " "Destination node divisores:Clock\|clk_state_0" {  } { { "componentes/divisores.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/divisores.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisores:Clock\|clk_state_1 " "Destination node divisores:Clock\|clk_state_1" {  } { { "componentes/divisores.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/divisores.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisores:Clock\|clk_state_2 " "Destination node divisores:Clock\|clk_state_2" {  } { { "componentes/divisores.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/divisores.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisores:Clock\|clk_state_3 " "Destination node divisores:Clock\|clk_state_3" {  } { { "componentes/divisores.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/divisores.vhd" 98 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608837122160 ""}  } { { "RS_232.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 1186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608837122160 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux:Multiplexer\|Mux0  " "Automatically promoted node Mux:Multiplexer\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronizador:\\sincronizadores:0:sinc\|syncin " "Destination node sincronizador:\\sincronizadores:0:sinc\|syncin" {  } { { "componentes/sincronizador.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/sincronizador.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronizador:\\sincronizadores:1:sinc\|syncin " "Destination node sincronizador:\\sincronizadores:1:sinc\|syncin" {  } { { "componentes/sincronizador.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/sincronizador.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronizador:\\sincronizadores:2:sinc\|syncin " "Destination node sincronizador:\\sincronizadores:2:sinc\|syncin" {  } { { "componentes/sincronizador.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/sincronizador.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronizador:\\sincronizadores:3:sinc\|syncin " "Destination node sincronizador:\\sincronizadores:3:sinc\|syncin" {  } { { "componentes/sincronizador.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/sincronizador.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincronizador:\\sincronizadores:4:sinc\|syncin " "Destination node sincronizador:\\sincronizadores:4:sinc\|syncin" {  } { { "componentes/sincronizador.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/sincronizador.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608837122160 ""}  } { { "componentes/Mux_habilitacion.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/componentes/Mux_habilitacion.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608837122160 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD:mod_lcd\|FSM_LCD:fsm\|e  " "Automatically promoted node LCD:mod_lcd\|FSM_LCD:fsm\|e " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ReturnHome4 " "Destination node LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ReturnHome4" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:mod_lcd\|FSM_LCD:fsm\|e~0 " "Destination node LCD:mod_lcd\|FSM_LCD:fsm\|e~0" {  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e~output " "Destination node e~output" {  } { { "RS_232.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 1175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608837122160 ""}  } { { "../LCD/FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608837122160 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador  " "Automatically promoted node Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria " "Destination node Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608837122160 ""}  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608837122160 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria  " "Automatically promoted node Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.start " "Destination node Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.start" {  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608837122160 ""}  } { { "../Parte_B/FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_B/FSM_Memoria/FSM_Memoria.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608837122160 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_low~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) " "Automatically promoted node reset_low~input (placed in PIN 89 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~2 " "Destination node Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~2" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~0 " "Destination node Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~0" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~7 " "Destination node Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:10:ultimo:ultff\|q~7" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:9:medios:medff\|q~0 " "Destination node Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:9:medios:medff\|q~0" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:8:medios:medff\|q~0 " "Destination node Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:8:medios:medff\|q~0" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:7:medios:medff\|q~0 " "Destination node Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:7:medios:medff\|q~0" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:6:medios:medff\|q~0 " "Destination node Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:6:medios:medff\|q~0" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:5:medios:medff\|q~0 " "Destination node Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:5:medios:medff\|q~0" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:4:medios:medff\|q~0 " "Destination node Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:4:medios:medff\|q~0" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:3:medios:medff\|q~0 " "Destination node Punto_A:Parte_A\|Reg_Despl:Reg\|FFD:\\reg_despl:3:medios:medff\|q~0" {  } { { "../Parte_A/FFD/FFD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Parte_A/FFD/FFD.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608837122160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1608837122160 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608837122160 ""}  } { { "RS_232.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/RS_232.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 0 { 0 ""} 0 1184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608837122160 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1608837122432 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608837122434 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608837122434 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608837122436 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608837122438 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1608837122440 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1608837122440 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1608837122441 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1608837122476 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1608837122477 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1608837122477 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 2.5V 8 23 0 " "Number of I/O pins in group: 31 (unused VREF, 2.5V VCCIO, 8 input, 23 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1608837122479 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1608837122479 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1608837122479 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608837122480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608837122480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608837122480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608837122480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608837122480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608837122480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608837122480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608837122480 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1608837122480 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1608837122480 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608837122517 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1608837122521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1608837123095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608837123251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1608837123267 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1608837124439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608837124439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1608837124688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1608837125391 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1608837125391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1608837126529 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1608837126529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608837126530 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1608837126679 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608837126688 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608837126926 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608837126927 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608837127123 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608837127656 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/output_files/RS_232.fit.smsg " "Generated suppressed messages file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/output_files/RS_232.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1608837128046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1231 " "Peak virtual memory: 1231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608837128366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 24 16:12:08 2020 " "Processing ended: Thu Dec 24 16:12:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608837128366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608837128366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608837128366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1608837128366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1608837129289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608837129304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 16:12:09 2020 " "Processing started: Thu Dec 24 16:12:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608837129304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1608837129304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RS_232 -c RS_232 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RS_232 -c RS_232" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1608837129304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1608837129481 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1608837129754 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1608837129765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "789 " "Peak virtual memory: 789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608837129833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 24 16:12:09 2020 " "Processing ended: Thu Dec 24 16:12:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608837129833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608837129833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608837129833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1608837129833 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1608837129919 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1608837130487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608837130488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 16:12:10 2020 " "Processing started: Thu Dec 24 16:12:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608837130488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608837130488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RS_232 -c RS_232 " "Command: quartus_sta RS_232 -c RS_232" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608837130488 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1608837130530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608837130604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608837130604 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1608837130679 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1608837130679 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1608837130846 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RS_232.sdc " "Synopsys Design Constraints File file not found: 'RS_232.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1608837130861 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608837130861 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608837130864 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD:mod_lcd\|FSM_LCD:fsm\|e LCD:mod_lcd\|FSM_LCD:fsm\|e " "create_clock -period 1.000 -name LCD:mod_lcd\|FSM_LCD:fsm\|e LCD:mod_lcd\|FSM_LCD:fsm\|e" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608837130864 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_select\[0\] clk_select\[0\] " "create_clock -period 1.000 -name clk_select\[0\] clk_select\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608837130864 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador " "create_clock -period 1.000 -name Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608837130864 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2 " "create_clock -period 1.000 -name LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608837130864 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria " "create_clock -period 1.000 -name Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608837130864 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608837130864 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Multiplexer\|Mux0  from: datab  to: combout " "Cell: Multiplexer\|Mux0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608837130866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Multiplexer\|Mux0~0  from: datad  to: combout " "Cell: Multiplexer\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608837130866 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608837130866 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1608837130867 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608837130868 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608837130869 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608837130873 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608837130893 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608837130893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.023 " "Worst-case setup slack is -5.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.023              -5.023 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2  " "   -5.023              -5.023 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.184            -230.328 clk  " "   -4.184            -230.328 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.436             -22.847 LCD:mod_lcd\|FSM_LCD:fsm\|e  " "   -3.436             -22.847 LCD:mod_lcd\|FSM_LCD:fsm\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.550             -17.037 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria  " "   -2.550             -17.037 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.389             -27.675 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador  " "   -2.389             -27.675 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.797             -42.097 clk_select\[0\]  " "   -1.797             -42.097 clk_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608837130894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.087 " "Worst-case hold slack is -0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -0.087 clk_select\[0\]  " "   -0.087              -0.087 clk_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 LCD:mod_lcd\|FSM_LCD:fsm\|e  " "    0.224               0.000 LCD:mod_lcd\|FSM_LCD:fsm\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clk  " "    0.343               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586               0.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador  " "    0.586               0.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.524               0.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria  " "    1.524               0.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.334               0.000 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2  " "    2.334               0.000 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608837130897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.415 " "Worst-case recovery slack is -3.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.415             -43.043 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador  " "   -3.415             -43.043 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.272             -32.889 clk  " "   -1.272             -32.889 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.097             -12.162 clk_select\[0\]  " "   -1.097             -12.162 clk_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608837130899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.876 " "Worst-case removal slack is 0.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.876               0.000 clk_select\[0\]  " "    0.876               0.000 clk_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.245               0.000 clk  " "    1.245               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.391               0.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador  " "    3.391               0.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608837130901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -145.000 clk  " "   -3.000            -145.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -69.000 clk_select\[0\]  " "   -3.000             -69.000 clk_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -53.000 LCD:mod_lcd\|FSM_LCD:fsm\|e  " "   -1.000             -53.000 LCD:mod_lcd\|FSM_LCD:fsm\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador  " "   -1.000             -13.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria  " "   -1.000              -8.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2  " "    0.421               0.000 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837130903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608837130903 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608837130987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608837131007 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608837131370 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Multiplexer\|Mux0  from: datab  to: combout " "Cell: Multiplexer\|Mux0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608837131417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Multiplexer\|Mux0~0  from: datad  to: combout " "Cell: Multiplexer\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608837131417 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608837131417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608837131418 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608837131427 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608837131427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.539 " "Worst-case setup slack is -4.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.539              -4.539 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2  " "   -4.539              -4.539 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.650            -192.397 clk  " "   -3.650            -192.397 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.066             -18.293 LCD:mod_lcd\|FSM_LCD:fsm\|e  " "   -3.066             -18.293 LCD:mod_lcd\|FSM_LCD:fsm\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.175             -14.606 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria  " "   -2.175             -14.606 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.041             -23.428 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador  " "   -2.041             -23.428 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.486             -31.393 clk_select\[0\]  " "   -1.486             -31.393 clk_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608837131430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.011 " "Worst-case hold slack is -0.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.011 clk_select\[0\]  " "   -0.011              -0.011 clk_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 LCD:mod_lcd\|FSM_LCD:fsm\|e  " "    0.216               0.000 LCD:mod_lcd\|FSM_LCD:fsm\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clk  " "    0.297               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador  " "    0.523               0.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.386               0.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria  " "    1.386               0.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.217               0.000 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2  " "    2.217               0.000 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608837131435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.040 " "Worst-case recovery slack is -3.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.040             -38.322 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador  " "   -3.040             -38.322 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.026             -26.085 clk  " "   -1.026             -26.085 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.898              -9.320 clk_select\[0\]  " "   -0.898              -9.320 clk_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608837131439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.787 " "Worst-case removal slack is 0.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.787               0.000 clk_select\[0\]  " "    0.787               0.000 clk_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.080               0.000 clk  " "    1.080               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.113               0.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador  " "    3.113               0.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608837131442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -145.000 clk  " "   -3.000            -145.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -69.000 clk_select\[0\]  " "   -3.000             -69.000 clk_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -53.000 LCD:mod_lcd\|FSM_LCD:fsm\|e  " "   -1.000             -53.000 LCD:mod_lcd\|FSM_LCD:fsm\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador  " "   -1.000             -13.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria  " "   -1.000              -8.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2  " "    0.462               0.000 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608837131446 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608837131571 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Multiplexer\|Mux0  from: datab  to: combout " "Cell: Multiplexer\|Mux0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608837131650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Multiplexer\|Mux0~0  from: datad  to: combout " "Cell: Multiplexer\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608837131650 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608837131650 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608837131651 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608837131653 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608837131653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.631 " "Worst-case setup slack is -2.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.631              -2.631 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2  " "   -2.631              -2.631 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.948             -67.629 clk  " "   -1.948             -67.629 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.507              -6.918 LCD:mod_lcd\|FSM_LCD:fsm\|e  " "   -1.507              -6.918 LCD:mod_lcd\|FSM_LCD:fsm\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.028              -6.248 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria  " "   -1.028              -6.248 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.888              -9.819 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador  " "   -0.888              -9.819 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598              -3.441 clk_select\[0\]  " "   -0.598              -3.441 clk_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608837131660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.172 " "Worst-case hold slack is -0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -0.182 clk_select\[0\]  " "   -0.172              -0.182 clk_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 LCD:mod_lcd\|FSM_LCD:fsm\|e  " "    0.093               0.000 LCD:mod_lcd\|FSM_LCD:fsm\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador  " "    0.314               0.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.817               0.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria  " "    0.817               0.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2  " "    1.500               0.000 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608837131669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.529 " "Worst-case recovery slack is -1.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.529             -19.091 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador  " "   -1.529             -19.091 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293              -6.323 clk  " "   -0.293              -6.323 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167              -1.166 clk_select\[0\]  " "   -0.167              -1.166 clk_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608837131676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.479 " "Worst-case removal slack is 0.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 clk_select\[0\]  " "    0.479               0.000 clk_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.661               0.000 clk  " "    0.661               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.916               0.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador  " "    1.916               0.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608837131684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -155.216 clk  " "   -3.000            -155.216 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -73.918 clk_select\[0\]  " "   -3.000             -73.918 clk_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -53.000 LCD:mod_lcd\|FSM_LCD:fsm\|e  " "   -1.000             -53.000 LCD:mod_lcd\|FSM_LCD:fsm\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador  " "   -1.000             -13.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria  " "   -1.000              -8.000 Punto_B:Parte_B\|FSM_Memoria:FSM\|current_state.memoria " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2  " "    0.412               0.000 LCD:mod_lcd\|FSM_LCD:fsm\|current_state.ClearDisplay2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608837131690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608837131690 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608837132347 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608837132348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "799 " "Peak virtual memory: 799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608837132447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 24 16:12:12 2020 " "Processing ended: Thu Dec 24 16:12:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608837132447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608837132447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608837132447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608837132447 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1608837133411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608837133412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 16:12:13 2020 " "Processing started: Thu Dec 24 16:12:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608837133412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1608837133412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RS_232 -c RS_232 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RS_232 -c RS_232" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1608837133412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1608837133674 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RS_232_6_1200mv_85c_slow.vho /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/simulation/modelsim/ simulation " "Generated file RS_232_6_1200mv_85c_slow.vho in folder \"/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1608837133876 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RS_232_6_1200mv_0c_slow.vho /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/simulation/modelsim/ simulation " "Generated file RS_232_6_1200mv_0c_slow.vho in folder \"/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1608837133959 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RS_232_min_1200mv_0c_fast.vho /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/simulation/modelsim/ simulation " "Generated file RS_232_min_1200mv_0c_fast.vho in folder \"/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1608837134056 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RS_232.vho /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/simulation/modelsim/ simulation " "Generated file RS_232.vho in folder \"/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1608837134146 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RS_232_6_1200mv_85c_vhd_slow.sdo /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/simulation/modelsim/ simulation " "Generated file RS_232_6_1200mv_85c_vhd_slow.sdo in folder \"/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1608837134255 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RS_232_6_1200mv_0c_vhd_slow.sdo /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/simulation/modelsim/ simulation " "Generated file RS_232_6_1200mv_0c_vhd_slow.sdo in folder \"/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1608837134345 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RS_232_min_1200mv_0c_vhd_fast.sdo /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/simulation/modelsim/ simulation " "Generated file RS_232_min_1200mv_0c_vhd_fast.sdo in folder \"/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1608837134420 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RS_232_vhd.sdo /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/simulation/modelsim/ simulation " "Generated file RS_232_vhd.sdo in folder \"/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/RS_232/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1608837134489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1031 " "Peak virtual memory: 1031 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608837134520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 24 16:12:14 2020 " "Processing ended: Thu Dec 24 16:12:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608837134520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608837134520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608837134520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1608837134520 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 74 s " "Quartus Prime Full Compilation was successful. 0 errors, 74 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1608837134643 ""}
