(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param15 = (|({(8'ha8)} ? ({(8'h9d)} >> (+(8'ha5))) : (((8'hae) <= (8'ha7)) - {(8'ha9)}))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h4f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire3;
  input wire signed [(3'h5):(1'h0)] wire2;
  input wire signed [(3'h5):(1'h0)] wire1;
  input wire [(2'h2):(1'h0)] wire0;
  wire signed [(3'h5):(1'h0)] wire14;
  wire signed [(4'hb):(1'h0)] wire9;
  wire signed [(3'h5):(1'h0)] wire8;
  wire [(2'h2):(1'h0)] wire7;
  wire [(4'hb):(1'h0)] wire6;
  wire [(4'h8):(1'h0)] wire5;
  wire signed [(3'h7):(1'h0)] wire4;
  reg signed [(4'h8):(1'h0)] reg13 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg12 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg11 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg10 = (1'h0);
  assign y = {wire14,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 (1'h0)};
  assign wire4 = (+($unsigned($signed(wire1)) * $signed($unsigned(wire0))));
  assign wire5 = (|wire1);
  assign wire6 = $unsigned(($signed((wire2 ?
                     (8'hac) : wire1)) >= wire2[(1'h0):(1'h0)]));
  assign wire7 = $unsigned(($signed($signed(wire2)) ?
                     (8'ha4) : $signed($unsigned(wire5))));
  assign wire8 = $unsigned(((~|(wire4 ?
                     wire3 : wire5)) < {((8'ha9) <<< wire4)}));
  assign wire9 = (8'ha7);
  always
    @(posedge clk) begin
      reg10 <= (wire4 ~^ (wire3[(2'h2):(1'h1)] ?
          wire1[(2'h3):(1'h0)] : $unsigned(wire5)));
      if (wire7[(1'h0):(1'h0)])
        begin
          if (wire2[(1'h0):(1'h0)])
            begin
              reg11 <= $signed((8'ha8));
            end
          else
            begin
              reg11 <= (($unsigned(wire7[(2'h2):(2'h2)]) ^ wire2[(2'h2):(2'h2)]) <<< wire3);
              reg12 <= (-wire0[(2'h2):(1'h1)]);
            end
        end
      else
        begin
          reg11 <= (+wire4[(1'h1):(1'h0)]);
          reg12 <= ((wire3[(3'h4):(3'h4)] ~^ (!$unsigned(wire7))) ?
              wire6[(1'h1):(1'h1)] : ({((8'haa) ? wire3 : wire3)} != ((reg11 ?
                      (8'ha7) : wire2) ?
                  wire1 : (reg11 != reg12))));
          reg13 <= $signed(reg11[(4'h8):(2'h3)]);
        end
    end
  assign wire14 = reg12[(1'h0):(1'h0)];
endmodule