// Seed: 232351993
module module_0 (
    output supply0 id_0,
    input tri0 id_1
);
  reg id_3;
  ;
  assign id_0 = -1;
  wire id_4;
  always id_3 = id_1;
endmodule
macromodule module_1 (
    input wire id_0
    , id_13,
    input uwire id_1,
    input wor id_2,
    output tri id_3,
    output uwire id_4,
    output wand id_5,
    input supply0 id_6,
    inout wire id_7,
    input tri0 id_8,
    input supply0 id_9,
    input wand id_10,
    input wire id_11
);
  assign id_4 = -1;
  module_0 modCall_1 (
      id_7,
      id_11
  );
  assign modCall_1.id_1 = 0;
  always begin : LABEL_0
    @(-1 or 1);
  end
endmodule
