// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module master_fix_dense1_fix_Pipeline_Dense1_Loop215 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_0_address0,
        m_0_ce0,
        m_0_q0,
        m_0_address1,
        m_0_ce1,
        m_0_q1,
        num_V_896_out,
        num_V_896_out_ap_vld,
        grp_fu_1872_p_din0,
        grp_fu_1872_p_din1,
        grp_fu_1872_p_dout0,
        grp_fu_1872_p_ce,
        grp_fu_1868_p_din0,
        grp_fu_1868_p_din1,
        grp_fu_1868_p_dout0,
        grp_fu_1868_p_ce,
        grp_fu_1896_p_din0,
        grp_fu_1896_p_din1,
        grp_fu_1896_p_dout0,
        grp_fu_1896_p_ce,
        grp_fu_1892_p_din0,
        grp_fu_1892_p_din1,
        grp_fu_1892_p_dout0,
        grp_fu_1892_p_ce,
        grp_fu_1876_p_din0,
        grp_fu_1876_p_din1,
        grp_fu_1876_p_dout0,
        grp_fu_1876_p_ce,
        grp_fu_1880_p_din0,
        grp_fu_1880_p_din1,
        grp_fu_1880_p_dout0,
        grp_fu_1880_p_ce,
        grp_fu_1884_p_din0,
        grp_fu_1884_p_din1,
        grp_fu_1884_p_dout0,
        grp_fu_1884_p_ce,
        grp_fu_1888_p_din0,
        grp_fu_1888_p_din1,
        grp_fu_1888_p_dout0,
        grp_fu_1888_p_ce,
        grp_fu_1916_p_din0,
        grp_fu_1916_p_din1,
        grp_fu_1916_p_dout0,
        grp_fu_1916_p_ce,
        grp_fu_1972_p_din0,
        grp_fu_1972_p_din1,
        grp_fu_1972_p_dout0,
        grp_fu_1972_p_ce,
        grp_fu_2004_p_din0,
        grp_fu_2004_p_din1,
        grp_fu_2004_p_dout0,
        grp_fu_2004_p_ce,
        grp_fu_2008_p_din0,
        grp_fu_2008_p_din1,
        grp_fu_2008_p_dout0,
        grp_fu_2008_p_ce,
        grp_fu_2012_p_din0,
        grp_fu_2012_p_din1,
        grp_fu_2012_p_dout0,
        grp_fu_2012_p_ce,
        grp_fu_1900_p_din0,
        grp_fu_1900_p_din1,
        grp_fu_1900_p_dout0,
        grp_fu_1900_p_ce,
        grp_fu_1908_p_din0,
        grp_fu_1908_p_din1,
        grp_fu_1908_p_dout0,
        grp_fu_1908_p_ce,
        grp_fu_2016_p_din0,
        grp_fu_2016_p_din1,
        grp_fu_2016_p_dout0,
        grp_fu_2016_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 15'd1;
parameter    ap_ST_fsm_pp0_stage1 = 15'd2;
parameter    ap_ST_fsm_pp0_stage2 = 15'd4;
parameter    ap_ST_fsm_pp0_stage3 = 15'd8;
parameter    ap_ST_fsm_pp0_stage4 = 15'd16;
parameter    ap_ST_fsm_pp0_stage5 = 15'd32;
parameter    ap_ST_fsm_pp0_stage6 = 15'd64;
parameter    ap_ST_fsm_pp0_stage7 = 15'd128;
parameter    ap_ST_fsm_pp0_stage8 = 15'd256;
parameter    ap_ST_fsm_pp0_stage9 = 15'd512;
parameter    ap_ST_fsm_pp0_stage10 = 15'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 15'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 15'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 15'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] m_0_address0;
output   m_0_ce0;
input  [34:0] m_0_q0;
output  [7:0] m_0_address1;
output   m_0_ce1;
input  [34:0] m_0_q1;
output  [35:0] num_V_896_out;
output   num_V_896_out_ap_vld;
output  [17:0] grp_fu_1872_p_din0;
output  [34:0] grp_fu_1872_p_din1;
input  [52:0] grp_fu_1872_p_dout0;
output   grp_fu_1872_p_ce;
output  [19:0] grp_fu_1868_p_din0;
output  [34:0] grp_fu_1868_p_din1;
input  [53:0] grp_fu_1868_p_dout0;
output   grp_fu_1868_p_ce;
output  [19:0] grp_fu_1896_p_din0;
output  [34:0] grp_fu_1896_p_din1;
input  [54:0] grp_fu_1896_p_dout0;
output   grp_fu_1896_p_ce;
output  [17:0] grp_fu_1892_p_din0;
output  [34:0] grp_fu_1892_p_din1;
input  [52:0] grp_fu_1892_p_dout0;
output   grp_fu_1892_p_ce;
output  [18:0] grp_fu_1876_p_din0;
output  [34:0] grp_fu_1876_p_din1;
input  [53:0] grp_fu_1876_p_dout0;
output   grp_fu_1876_p_ce;
output  [18:0] grp_fu_1880_p_din0;
output  [34:0] grp_fu_1880_p_din1;
input  [53:0] grp_fu_1880_p_dout0;
output   grp_fu_1880_p_ce;
output  [18:0] grp_fu_1884_p_din0;
output  [34:0] grp_fu_1884_p_din1;
input  [53:0] grp_fu_1884_p_dout0;
output   grp_fu_1884_p_ce;
output  [18:0] grp_fu_1888_p_din0;
output  [34:0] grp_fu_1888_p_din1;
input  [53:0] grp_fu_1888_p_dout0;
output   grp_fu_1888_p_ce;
output  [18:0] grp_fu_1916_p_din0;
output  [34:0] grp_fu_1916_p_din1;
input  [53:0] grp_fu_1916_p_dout0;
output   grp_fu_1916_p_ce;
output  [18:0] grp_fu_1972_p_din0;
output  [34:0] grp_fu_1972_p_din1;
input  [53:0] grp_fu_1972_p_dout0;
output   grp_fu_1972_p_ce;
output  [18:0] grp_fu_2004_p_din0;
output  [34:0] grp_fu_2004_p_din1;
input  [53:0] grp_fu_2004_p_dout0;
output   grp_fu_2004_p_ce;
output  [18:0] grp_fu_2008_p_din0;
output  [34:0] grp_fu_2008_p_din1;
input  [53:0] grp_fu_2008_p_dout0;
output   grp_fu_2008_p_ce;
output  [18:0] grp_fu_2012_p_din0;
output  [34:0] grp_fu_2012_p_din1;
input  [53:0] grp_fu_2012_p_dout0;
output   grp_fu_2012_p_ce;
output  [17:0] grp_fu_1900_p_din0;
output  [34:0] grp_fu_1900_p_din1;
input  [52:0] grp_fu_1900_p_dout0;
output   grp_fu_1900_p_ce;
output  [17:0] grp_fu_1908_p_din0;
output  [34:0] grp_fu_1908_p_din1;
input  [52:0] grp_fu_1908_p_dout0;
output   grp_fu_1908_p_ce;
output  [18:0] grp_fu_2016_p_din0;
output  [34:0] grp_fu_2016_p_din1;
input  [53:0] grp_fu_2016_p_dout0;
output   grp_fu_2016_p_ce;

reg ap_idle;
reg[7:0] m_0_address0;
reg m_0_ce0;
reg[7:0] m_0_address1;
reg m_0_ce1;
reg num_V_896_out_ap_vld;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state20_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
reg   [0:0] icmp_ln285_reg_2134;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_subdone;
wire   [3:0] firstDense_f_V_11_0_address0;
reg    firstDense_f_V_11_0_ce0;
wire   [17:0] firstDense_f_V_11_0_q0;
wire   [3:0] firstDense_f_V_11_1_address0;
reg    firstDense_f_V_11_1_ce0;
wire   [18:0] firstDense_f_V_11_1_q0;
wire   [3:0] firstDense_f_V_11_2_address0;
reg    firstDense_f_V_11_2_ce0;
wire   [19:0] firstDense_f_V_11_2_q0;
wire   [3:0] firstDense_f_V_11_3_address0;
reg    firstDense_f_V_11_3_ce0;
wire   [17:0] firstDense_f_V_11_3_q0;
wire   [3:0] firstDense_f_V_11_4_address0;
reg    firstDense_f_V_11_4_ce0;
wire   [18:0] firstDense_f_V_11_4_q0;
wire   [3:0] firstDense_f_V_11_5_address0;
reg    firstDense_f_V_11_5_ce0;
wire   [18:0] firstDense_f_V_11_5_q0;
wire   [3:0] firstDense_f_V_11_6_address0;
reg    firstDense_f_V_11_6_ce0;
wire   [18:0] firstDense_f_V_11_6_q0;
wire   [3:0] firstDense_f_V_11_7_address0;
reg    firstDense_f_V_11_7_ce0;
wire   [18:0] firstDense_f_V_11_7_q0;
wire   [3:0] firstDense_f_V_11_8_address0;
reg    firstDense_f_V_11_8_ce0;
wire   [18:0] firstDense_f_V_11_8_q0;
wire   [3:0] firstDense_f_V_11_9_address0;
reg    firstDense_f_V_11_9_ce0;
wire   [18:0] firstDense_f_V_11_9_q0;
wire   [3:0] firstDense_f_V_11_10_address0;
reg    firstDense_f_V_11_10_ce0;
wire   [18:0] firstDense_f_V_11_10_q0;
wire   [3:0] firstDense_f_V_11_11_address0;
reg    firstDense_f_V_11_11_ce0;
wire   [18:0] firstDense_f_V_11_11_q0;
wire   [3:0] firstDense_f_V_11_12_address0;
reg    firstDense_f_V_11_12_ce0;
wire   [18:0] firstDense_f_V_11_12_q0;
wire   [3:0] firstDense_f_V_11_13_address0;
reg    firstDense_f_V_11_13_ce0;
wire   [17:0] firstDense_f_V_11_13_q0;
wire   [3:0] firstDense_f_V_11_14_address0;
reg    firstDense_f_V_11_14_ce0;
wire   [17:0] firstDense_f_V_11_14_q0;
wire   [3:0] firstDense_f_V_11_15_address0;
reg    firstDense_f_V_11_15_ce0;
wire   [18:0] firstDense_f_V_11_15_q0;
reg   [34:0] reg_482;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state17_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state18_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state19_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg   [34:0] reg_486;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln285_fu_503_p2;
wire   [7:0] tmp_s_fu_535_p3;
reg   [7:0] tmp_s_reg_2138;
reg   [17:0] aux2_V_reg_2256;
reg   [18:0] aux2_V_138_reg_2261;
reg   [19:0] aux2_V_139_reg_2266;
reg   [17:0] aux2_V_140_reg_2271;
reg   [18:0] aux2_V_141_reg_2276;
reg   [18:0] aux2_V_142_reg_2281;
reg   [18:0] aux2_V_143_reg_2286;
reg   [18:0] aux2_V_144_reg_2291;
reg   [18:0] aux2_V_145_reg_2296;
reg   [18:0] aux2_V_146_reg_2301;
reg   [18:0] aux2_V_147_reg_2306;
reg   [18:0] aux2_V_148_reg_2311;
reg   [18:0] aux2_V_149_reg_2316;
reg   [17:0] aux2_V_150_reg_2321;
reg   [17:0] aux2_V_151_reg_2326;
reg   [18:0] aux2_V_152_reg_2331;
wire   [52:0] zext_ln1168_fu_624_p1;
wire  signed [52:0] sext_ln1171_fu_628_p1;
wire   [53:0] zext_ln1168_108_fu_637_p1;
wire  signed [53:0] sext_ln1171_121_fu_641_p1;
reg  signed [52:0] r_V_reg_2376;
wire   [17:0] trunc_ln727_fu_678_p1;
reg   [17:0] trunc_ln727_reg_2382;
reg  signed [53:0] r_V_446_reg_2387;
wire   [17:0] trunc_ln727_149_fu_682_p1;
reg   [17:0] trunc_ln727_149_reg_2393;
wire   [54:0] zext_ln1168_109_fu_686_p1;
wire  signed [54:0] sext_ln1171_122_fu_690_p1;
wire   [52:0] zext_ln1168_110_fu_699_p1;
wire  signed [52:0] sext_ln1171_123_fu_703_p1;
wire   [35:0] num_V_281_fu_806_p2;
reg   [35:0] num_V_281_reg_2428;
wire   [0:0] r_138_fu_812_p2;
reg   [0:0] r_138_reg_2433;
reg   [54:0] r_V_447_reg_2438;
wire   [17:0] trunc_ln727_150_fu_817_p1;
reg   [17:0] trunc_ln727_150_reg_2443;
reg  signed [52:0] r_V_448_reg_2448;
wire   [17:0] trunc_ln727_151_fu_821_p1;
reg   [17:0] trunc_ln727_151_reg_2454;
wire   [53:0] zext_ln1168_111_fu_825_p1;
wire  signed [53:0] sext_ln1171_124_fu_829_p1;
wire   [53:0] zext_ln1168_112_fu_838_p1;
wire  signed [53:0] sext_ln1171_125_fu_842_p1;
wire   [35:0] num_V_283_fu_935_p2;
reg   [35:0] num_V_283_reg_2489;
wire   [0:0] r_139_fu_941_p2;
reg   [0:0] r_139_reg_2494;
wire   [0:0] r_140_fu_946_p2;
reg   [0:0] r_140_reg_2499;
reg  signed [53:0] r_V_449_reg_2504;
wire   [17:0] trunc_ln727_152_fu_951_p1;
reg   [17:0] trunc_ln727_152_reg_2510;
reg  signed [53:0] r_V_450_reg_2515;
wire   [17:0] trunc_ln727_153_fu_955_p1;
reg   [17:0] trunc_ln727_153_reg_2521;
wire   [53:0] zext_ln1168_113_fu_959_p1;
wire  signed [53:0] sext_ln1171_126_fu_963_p1;
wire   [53:0] zext_ln1168_114_fu_972_p1;
wire  signed [53:0] sext_ln1171_127_fu_976_p1;
wire   [35:0] num_V_285_fu_1066_p2;
reg   [35:0] num_V_285_reg_2556;
wire   [0:0] r_141_fu_1072_p2;
reg   [0:0] r_141_reg_2561;
wire   [0:0] r_142_fu_1077_p2;
reg   [0:0] r_142_reg_2566;
reg  signed [53:0] r_V_451_reg_2571;
wire   [17:0] trunc_ln727_154_fu_1082_p1;
reg   [17:0] trunc_ln727_154_reg_2577;
reg  signed [53:0] r_V_452_reg_2582;
wire   [17:0] trunc_ln727_155_fu_1086_p1;
reg   [17:0] trunc_ln727_155_reg_2588;
wire   [53:0] zext_ln1168_115_fu_1090_p1;
wire  signed [53:0] sext_ln1171_128_fu_1094_p1;
wire   [53:0] zext_ln1168_116_fu_1103_p1;
wire  signed [53:0] sext_ln1171_129_fu_1107_p1;
wire   [35:0] num_V_287_fu_1200_p2;
reg   [35:0] num_V_287_reg_2623;
wire   [0:0] r_143_fu_1206_p2;
reg   [0:0] r_143_reg_2628;
wire   [0:0] r_144_fu_1211_p2;
reg   [0:0] r_144_reg_2633;
reg  signed [53:0] r_V_453_reg_2638;
wire   [17:0] trunc_ln727_156_fu_1216_p1;
reg   [17:0] trunc_ln727_156_reg_2644;
reg  signed [53:0] r_V_454_reg_2649;
wire   [17:0] trunc_ln727_157_fu_1220_p1;
reg   [17:0] trunc_ln727_157_reg_2655;
wire   [53:0] zext_ln1168_117_fu_1224_p1;
wire  signed [53:0] sext_ln1171_130_fu_1228_p1;
wire   [53:0] zext_ln1168_118_fu_1237_p1;
wire  signed [53:0] sext_ln1171_131_fu_1241_p1;
wire   [35:0] num_V_289_fu_1306_p2;
reg   [35:0] num_V_289_reg_2680;
wire   [0:0] r_145_fu_1312_p2;
reg   [0:0] r_145_reg_2685;
wire   [0:0] r_146_fu_1317_p2;
reg   [0:0] r_146_reg_2690;
reg  signed [53:0] r_V_455_reg_2695;
wire   [17:0] trunc_ln727_158_fu_1322_p1;
reg   [17:0] trunc_ln727_158_reg_2701;
reg  signed [53:0] r_V_456_reg_2706;
wire   [17:0] trunc_ln727_159_fu_1326_p1;
reg   [17:0] trunc_ln727_159_reg_2712;
wire   [53:0] zext_ln1168_119_fu_1330_p1;
wire  signed [53:0] sext_ln1171_132_fu_1334_p1;
wire   [52:0] zext_ln1168_120_fu_1343_p1;
wire  signed [52:0] sext_ln1171_133_fu_1347_p1;
wire   [35:0] num_V_291_fu_1412_p2;
reg   [35:0] num_V_291_reg_2737;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] r_147_fu_1418_p2;
reg   [0:0] r_147_reg_2742;
wire   [0:0] r_148_fu_1423_p2;
reg   [0:0] r_148_reg_2747;
reg  signed [53:0] r_V_457_reg_2752;
wire   [17:0] trunc_ln727_160_fu_1428_p1;
reg   [17:0] trunc_ln727_160_reg_2758;
reg  signed [52:0] r_V_458_reg_2763;
wire   [17:0] trunc_ln727_161_fu_1432_p1;
reg   [17:0] trunc_ln727_161_reg_2769;
wire   [52:0] zext_ln1168_121_fu_1436_p1;
wire  signed [52:0] sext_ln1171_134_fu_1440_p1;
wire   [53:0] zext_ln1168_122_fu_1449_p1;
wire  signed [53:0] sext_ln1171_135_fu_1453_p1;
wire   [35:0] num_V_293_fu_1518_p2;
reg   [35:0] num_V_293_reg_2794;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [0:0] r_149_fu_1524_p2;
reg   [0:0] r_149_reg_2799;
wire   [0:0] r_150_fu_1529_p2;
reg   [0:0] r_150_reg_2804;
reg  signed [52:0] r_V_459_reg_2809;
wire   [17:0] trunc_ln727_162_fu_1534_p1;
reg   [17:0] trunc_ln727_162_reg_2815;
reg  signed [53:0] r_V_460_reg_2820;
wire   [17:0] trunc_ln727_163_fu_1538_p1;
reg   [17:0] trunc_ln727_163_reg_2826;
wire   [35:0] num_V_295_fu_1598_p2;
reg   [35:0] num_V_295_reg_2831;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [0:0] r_151_fu_1604_p2;
reg   [0:0] r_151_reg_2836;
wire   [0:0] r_152_fu_1609_p2;
reg   [0:0] r_152_reg_2841;
wire   [35:0] num_V_297_fu_1670_p2;
reg   [35:0] num_V_297_reg_2846;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [35:0] num_V_299_fu_1732_p2;
reg   [35:0] num_V_299_reg_2851;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [35:0] num_V_301_fu_1794_p2;
reg   [35:0] num_V_301_reg_2856;
wire    ap_block_pp0_stage14_11001;
wire   [35:0] num_V_303_fu_1856_p2;
reg   [35:0] num_V_303_reg_2861;
wire   [35:0] num_V_305_fu_1918_p2;
reg   [35:0] num_V_305_reg_2866;
wire   [35:0] num_V_307_fu_1980_p2;
reg   [35:0] num_V_307_reg_2871;
wire   [35:0] num_V_309_fu_2042_p2;
reg   [35:0] num_V_309_reg_2876;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln289_fu_543_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_134_fu_554_p3;
wire   [63:0] i_15_cast_fu_515_p1;
wire   [63:0] tmp_135_fu_573_p3;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_136_fu_587_p3;
wire   [63:0] tmp_137_fu_601_p3;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_138_fu_615_p3;
wire   [63:0] tmp_139_fu_655_p3;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_140_fu_669_p3;
wire   [63:0] tmp_141_fu_720_p3;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_142_fu_734_p3;
wire   [63:0] tmp_143_fu_856_p3;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_144_fu_870_p3;
wire   [63:0] tmp_145_fu_990_p3;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_146_fu_1004_p3;
wire   [63:0] tmp_147_fu_1121_p3;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_148_fu_1135_p3;
reg   [35:0] lhs_fu_122;
wire   [35:0] num_V_fu_2104_p2;
reg   [35:0] ap_sig_allocacmp_lhs_load_10;
wire    ap_loop_init;
reg   [3:0] i_fu_126;
reg   [3:0] ap_sig_allocacmp_i_11;
wire   [3:0] add_ln285_fu_509_p2;
wire    ap_block_pp0_stage4_01001;
wire   [7:0] or_ln289_fu_548_p2;
wire   [7:0] or_ln289_100_fu_568_p2;
wire   [7:0] or_ln289_101_fu_582_p2;
wire   [7:0] or_ln289_102_fu_596_p2;
wire   [7:0] or_ln289_103_fu_610_p2;
wire   [7:0] or_ln289_104_fu_650_p2;
wire   [7:0] or_ln289_105_fu_664_p2;
wire   [7:0] or_ln289_106_fu_715_p2;
wire   [7:0] or_ln289_107_fu_729_p2;
wire   [54:0] lhs_281_fu_743_p3;
wire  signed [54:0] sext_ln1245_fu_751_p1;
wire   [54:0] ret_V_fu_754_p2;
wire   [0:0] p_Result_s_fu_770_p3;
wire   [0:0] r_fu_785_p2;
wire   [0:0] or_ln412_fu_790_p2;
wire   [0:0] p_Result_453_fu_778_p3;
wire   [0:0] and_ln412_fu_796_p2;
wire   [35:0] num_V_280_fu_760_p4;
wire   [35:0] zext_ln415_fu_802_p1;
wire   [7:0] or_ln289_108_fu_851_p2;
wire   [7:0] or_ln289_109_fu_865_p2;
wire   [54:0] lhs_283_fu_879_p3;
wire  signed [54:0] sext_ln1245_85_fu_886_p1;
wire   [54:0] ret_V_136_fu_889_p2;
wire   [0:0] p_Result_424_fu_905_p3;
wire   [0:0] or_ln412_121_fu_920_p2;
wire   [0:0] p_Result_454_fu_913_p3;
wire   [0:0] and_ln412_122_fu_925_p2;
wire   [35:0] num_V_282_fu_895_p4;
wire   [35:0] zext_ln415_121_fu_931_p1;
wire   [7:0] or_ln289_110_fu_985_p2;
wire   [7:0] or_ln289_111_fu_999_p2;
wire   [54:0] lhs_285_fu_1013_p3;
wire   [54:0] ret_V_137_fu_1020_p2;
wire   [0:0] p_Result_426_fu_1035_p3;
wire   [0:0] or_ln412_122_fu_1051_p2;
wire   [0:0] p_Result_455_fu_1043_p3;
wire   [0:0] and_ln412_123_fu_1056_p2;
wire   [35:0] num_V_284_fu_1025_p4;
wire   [35:0] zext_ln415_122_fu_1062_p1;
wire   [7:0] or_ln289_112_fu_1116_p2;
wire   [7:0] or_ln289_113_fu_1130_p2;
wire   [54:0] lhs_287_fu_1144_p3;
wire  signed [54:0] sext_ln1245_86_fu_1151_p1;
wire   [54:0] ret_V_138_fu_1154_p2;
wire   [0:0] p_Result_428_fu_1170_p3;
wire   [0:0] or_ln412_123_fu_1185_p2;
wire   [0:0] p_Result_456_fu_1178_p3;
wire   [0:0] and_ln412_124_fu_1190_p2;
wire   [35:0] num_V_286_fu_1160_p4;
wire   [35:0] zext_ln415_123_fu_1196_p1;
wire    ap_block_pp0_stage8;
wire   [54:0] lhs_289_fu_1250_p3;
wire  signed [54:0] sext_ln1245_87_fu_1257_p1;
wire   [54:0] ret_V_139_fu_1260_p2;
wire   [0:0] p_Result_430_fu_1276_p3;
wire   [0:0] or_ln412_124_fu_1291_p2;
wire   [0:0] p_Result_457_fu_1284_p3;
wire   [0:0] and_ln412_125_fu_1296_p2;
wire   [35:0] num_V_288_fu_1266_p4;
wire   [35:0] zext_ln415_124_fu_1302_p1;
wire    ap_block_pp0_stage9;
wire   [54:0] lhs_291_fu_1356_p3;
wire  signed [54:0] sext_ln1245_88_fu_1363_p1;
wire   [54:0] ret_V_140_fu_1366_p2;
wire   [0:0] p_Result_432_fu_1382_p3;
wire   [0:0] or_ln412_125_fu_1397_p2;
wire   [0:0] p_Result_458_fu_1390_p3;
wire   [0:0] and_ln412_126_fu_1402_p2;
wire   [35:0] num_V_290_fu_1372_p4;
wire   [35:0] zext_ln415_125_fu_1408_p1;
wire    ap_block_pp0_stage10;
wire   [54:0] lhs_293_fu_1462_p3;
wire  signed [54:0] sext_ln1245_89_fu_1469_p1;
wire   [54:0] ret_V_141_fu_1472_p2;
wire   [0:0] p_Result_434_fu_1488_p3;
wire   [0:0] or_ln412_126_fu_1503_p2;
wire   [0:0] p_Result_459_fu_1496_p3;
wire   [0:0] and_ln412_127_fu_1508_p2;
wire   [35:0] num_V_292_fu_1478_p4;
wire   [35:0] zext_ln415_126_fu_1514_p1;
wire    ap_block_pp0_stage11;
wire   [54:0] lhs_295_fu_1542_p3;
wire  signed [54:0] sext_ln1245_90_fu_1549_p1;
wire   [54:0] ret_V_142_fu_1552_p2;
wire   [0:0] p_Result_436_fu_1568_p3;
wire   [0:0] or_ln412_127_fu_1583_p2;
wire   [0:0] p_Result_460_fu_1576_p3;
wire   [0:0] and_ln412_128_fu_1588_p2;
wire   [35:0] num_V_294_fu_1558_p4;
wire   [35:0] zext_ln415_127_fu_1594_p1;
wire    ap_block_pp0_stage12;
wire   [54:0] lhs_297_fu_1614_p3;
wire  signed [54:0] sext_ln1245_91_fu_1621_p1;
wire   [54:0] ret_V_143_fu_1624_p2;
wire   [0:0] p_Result_438_fu_1640_p3;
wire   [0:0] or_ln412_128_fu_1655_p2;
wire   [0:0] p_Result_461_fu_1648_p3;
wire   [0:0] and_ln412_129_fu_1660_p2;
wire   [35:0] num_V_296_fu_1630_p4;
wire   [35:0] zext_ln415_128_fu_1666_p1;
wire    ap_block_pp0_stage13;
wire   [54:0] lhs_299_fu_1676_p3;
wire  signed [54:0] sext_ln1245_92_fu_1683_p1;
wire   [54:0] ret_V_144_fu_1686_p2;
wire   [0:0] p_Result_440_fu_1702_p3;
wire   [0:0] or_ln412_129_fu_1717_p2;
wire   [0:0] p_Result_462_fu_1710_p3;
wire   [0:0] and_ln412_130_fu_1722_p2;
wire   [35:0] num_V_298_fu_1692_p4;
wire   [35:0] zext_ln415_129_fu_1728_p1;
wire    ap_block_pp0_stage14;
wire   [54:0] lhs_301_fu_1738_p3;
wire  signed [54:0] sext_ln1245_93_fu_1745_p1;
wire   [54:0] ret_V_145_fu_1748_p2;
wire   [0:0] p_Result_442_fu_1764_p3;
wire   [0:0] or_ln412_130_fu_1779_p2;
wire   [0:0] p_Result_463_fu_1772_p3;
wire   [0:0] and_ln412_131_fu_1784_p2;
wire   [35:0] num_V_300_fu_1754_p4;
wire   [35:0] zext_ln415_130_fu_1790_p1;
wire   [54:0] lhs_303_fu_1800_p3;
wire  signed [54:0] sext_ln1245_94_fu_1807_p1;
wire   [54:0] ret_V_146_fu_1810_p2;
wire   [0:0] p_Result_444_fu_1826_p3;
wire   [0:0] or_ln412_131_fu_1841_p2;
wire   [0:0] p_Result_464_fu_1834_p3;
wire   [0:0] and_ln412_132_fu_1846_p2;
wire   [35:0] num_V_302_fu_1816_p4;
wire   [35:0] zext_ln415_131_fu_1852_p1;
wire   [54:0] lhs_305_fu_1862_p3;
wire  signed [54:0] sext_ln1245_95_fu_1869_p1;
wire   [54:0] ret_V_147_fu_1872_p2;
wire   [0:0] p_Result_446_fu_1888_p3;
wire   [0:0] or_ln412_132_fu_1903_p2;
wire   [0:0] p_Result_465_fu_1896_p3;
wire   [0:0] and_ln412_133_fu_1908_p2;
wire   [35:0] num_V_304_fu_1878_p4;
wire   [35:0] zext_ln415_132_fu_1914_p1;
wire   [54:0] lhs_307_fu_1924_p3;
wire  signed [54:0] sext_ln1245_96_fu_1931_p1;
wire   [54:0] ret_V_148_fu_1934_p2;
wire   [0:0] p_Result_448_fu_1950_p3;
wire   [0:0] or_ln412_133_fu_1965_p2;
wire   [0:0] p_Result_466_fu_1958_p3;
wire   [0:0] and_ln412_134_fu_1970_p2;
wire   [35:0] num_V_306_fu_1940_p4;
wire   [35:0] zext_ln415_133_fu_1976_p1;
wire   [54:0] lhs_309_fu_1986_p3;
wire  signed [54:0] sext_ln1245_97_fu_1993_p1;
wire   [54:0] ret_V_149_fu_1996_p2;
wire   [0:0] p_Result_450_fu_2012_p3;
wire   [0:0] or_ln412_134_fu_2027_p2;
wire   [0:0] p_Result_467_fu_2020_p3;
wire   [0:0] and_ln412_135_fu_2032_p2;
wire   [35:0] num_V_308_fu_2002_p4;
wire   [35:0] zext_ln415_134_fu_2038_p1;
wire   [54:0] lhs_311_fu_2048_p3;
wire  signed [54:0] sext_ln1245_98_fu_2055_p1;
wire   [54:0] ret_V_150_fu_2058_p2;
wire   [0:0] p_Result_452_fu_2074_p3;
wire   [0:0] or_ln412_135_fu_2089_p2;
wire   [0:0] p_Result_468_fu_2082_p3;
wire   [0:0] and_ln412_136_fu_2094_p2;
wire   [35:0] num_V_310_fu_2064_p4;
wire   [35:0] zext_ln415_135_fu_2100_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [14:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

master_fix_dense1_fix_Pipeline_Dense1_Loop215_firstDense_f_V_11_0 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_11_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_11_0_address0),
    .ce0(firstDense_f_V_11_0_ce0),
    .q0(firstDense_f_V_11_0_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop215_firstDense_f_V_11_1 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_11_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_11_1_address0),
    .ce0(firstDense_f_V_11_1_ce0),
    .q0(firstDense_f_V_11_1_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop215_firstDense_f_V_11_2 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_11_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_11_2_address0),
    .ce0(firstDense_f_V_11_2_ce0),
    .q0(firstDense_f_V_11_2_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop215_firstDense_f_V_11_3 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_11_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_11_3_address0),
    .ce0(firstDense_f_V_11_3_ce0),
    .q0(firstDense_f_V_11_3_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop215_firstDense_f_V_11_4 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_11_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_11_4_address0),
    .ce0(firstDense_f_V_11_4_ce0),
    .q0(firstDense_f_V_11_4_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop215_firstDense_f_V_11_5 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_11_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_11_5_address0),
    .ce0(firstDense_f_V_11_5_ce0),
    .q0(firstDense_f_V_11_5_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop215_firstDense_f_V_11_6 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_11_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_11_6_address0),
    .ce0(firstDense_f_V_11_6_ce0),
    .q0(firstDense_f_V_11_6_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop215_firstDense_f_V_11_7 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_11_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_11_7_address0),
    .ce0(firstDense_f_V_11_7_ce0),
    .q0(firstDense_f_V_11_7_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop215_firstDense_f_V_11_8 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_11_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_11_8_address0),
    .ce0(firstDense_f_V_11_8_ce0),
    .q0(firstDense_f_V_11_8_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop215_firstDense_f_V_11_9 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_11_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_11_9_address0),
    .ce0(firstDense_f_V_11_9_ce0),
    .q0(firstDense_f_V_11_9_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop215_firstDense_f_V_11_10 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_11_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_11_10_address0),
    .ce0(firstDense_f_V_11_10_ce0),
    .q0(firstDense_f_V_11_10_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop215_firstDense_f_V_11_11 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_11_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_11_11_address0),
    .ce0(firstDense_f_V_11_11_ce0),
    .q0(firstDense_f_V_11_11_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop215_firstDense_f_V_11_12 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_11_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_11_12_address0),
    .ce0(firstDense_f_V_11_12_ce0),
    .q0(firstDense_f_V_11_12_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop215_firstDense_f_V_11_13 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_11_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_11_13_address0),
    .ce0(firstDense_f_V_11_13_ce0),
    .q0(firstDense_f_V_11_13_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop215_firstDense_f_V_11_14 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_11_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_11_14_address0),
    .ce0(firstDense_f_V_11_14_ce0),
    .q0(firstDense_f_V_11_14_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop215_firstDense_f_V_11_15 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_11_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_11_15_address0),
    .ce0(firstDense_f_V_11_15_ce0),
    .q0(firstDense_f_V_11_15_q0)
);

master_fix_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln285_fu_503_p2 == 1'd0))) begin
            i_fu_126 <= add_ln285_fu_509_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_126 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_fu_122 <= 36'd68719346613;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        lhs_fu_122 <= num_V_fu_2104_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        aux2_V_138_reg_2261 <= firstDense_f_V_11_1_q0;
        aux2_V_139_reg_2266 <= firstDense_f_V_11_2_q0;
        aux2_V_140_reg_2271 <= firstDense_f_V_11_3_q0;
        aux2_V_141_reg_2276 <= firstDense_f_V_11_4_q0;
        aux2_V_142_reg_2281 <= firstDense_f_V_11_5_q0;
        aux2_V_143_reg_2286 <= firstDense_f_V_11_6_q0;
        aux2_V_144_reg_2291 <= firstDense_f_V_11_7_q0;
        aux2_V_145_reg_2296 <= firstDense_f_V_11_8_q0;
        aux2_V_146_reg_2301 <= firstDense_f_V_11_9_q0;
        aux2_V_147_reg_2306 <= firstDense_f_V_11_10_q0;
        aux2_V_148_reg_2311 <= firstDense_f_V_11_11_q0;
        aux2_V_149_reg_2316 <= firstDense_f_V_11_12_q0;
        aux2_V_150_reg_2321 <= firstDense_f_V_11_13_q0;
        aux2_V_151_reg_2326 <= firstDense_f_V_11_14_q0;
        aux2_V_152_reg_2331 <= firstDense_f_V_11_15_q0;
        aux2_V_reg_2256 <= firstDense_f_V_11_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln285_reg_2134 <= icmp_ln285_fu_503_p2;
        num_V_303_reg_2861 <= num_V_303_fu_1856_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_281_reg_2428 <= num_V_281_fu_806_p2;
        r_138_reg_2433 <= r_138_fu_812_p2;
        r_V_447_reg_2438 <= grp_fu_1896_p_dout0;
        r_V_448_reg_2448 <= grp_fu_1892_p_dout0;
        trunc_ln727_150_reg_2443 <= trunc_ln727_150_fu_817_p1;
        trunc_ln727_151_reg_2454 <= trunc_ln727_151_fu_821_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        num_V_283_reg_2489 <= num_V_283_fu_935_p2;
        r_139_reg_2494 <= r_139_fu_941_p2;
        r_140_reg_2499 <= r_140_fu_946_p2;
        r_V_449_reg_2504 <= grp_fu_1876_p_dout0;
        r_V_450_reg_2515 <= grp_fu_1880_p_dout0;
        trunc_ln727_152_reg_2510 <= trunc_ln727_152_fu_951_p1;
        trunc_ln727_153_reg_2521 <= trunc_ln727_153_fu_955_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        num_V_285_reg_2556 <= num_V_285_fu_1066_p2;
        r_141_reg_2561 <= r_141_fu_1072_p2;
        r_142_reg_2566 <= r_142_fu_1077_p2;
        r_V_451_reg_2571 <= grp_fu_1884_p_dout0;
        r_V_452_reg_2582 <= grp_fu_1888_p_dout0;
        trunc_ln727_154_reg_2577 <= trunc_ln727_154_fu_1082_p1;
        trunc_ln727_155_reg_2588 <= trunc_ln727_155_fu_1086_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        num_V_287_reg_2623 <= num_V_287_fu_1200_p2;
        r_143_reg_2628 <= r_143_fu_1206_p2;
        r_144_reg_2633 <= r_144_fu_1211_p2;
        r_V_453_reg_2638 <= grp_fu_1916_p_dout0;
        r_V_454_reg_2649 <= grp_fu_1972_p_dout0;
        trunc_ln727_156_reg_2644 <= trunc_ln727_156_fu_1216_p1;
        trunc_ln727_157_reg_2655 <= trunc_ln727_157_fu_1220_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        num_V_289_reg_2680 <= num_V_289_fu_1306_p2;
        r_145_reg_2685 <= r_145_fu_1312_p2;
        r_146_reg_2690 <= r_146_fu_1317_p2;
        r_V_455_reg_2695 <= grp_fu_2004_p_dout0;
        r_V_456_reg_2706 <= grp_fu_2008_p_dout0;
        trunc_ln727_158_reg_2701 <= trunc_ln727_158_fu_1322_p1;
        trunc_ln727_159_reg_2712 <= trunc_ln727_159_fu_1326_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        num_V_291_reg_2737 <= num_V_291_fu_1412_p2;
        r_147_reg_2742 <= r_147_fu_1418_p2;
        r_148_reg_2747 <= r_148_fu_1423_p2;
        r_V_457_reg_2752 <= grp_fu_2012_p_dout0;
        r_V_458_reg_2763 <= grp_fu_1900_p_dout0;
        trunc_ln727_160_reg_2758 <= trunc_ln727_160_fu_1428_p1;
        trunc_ln727_161_reg_2769 <= trunc_ln727_161_fu_1432_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        num_V_293_reg_2794 <= num_V_293_fu_1518_p2;
        r_149_reg_2799 <= r_149_fu_1524_p2;
        r_150_reg_2804 <= r_150_fu_1529_p2;
        r_V_459_reg_2809 <= grp_fu_1908_p_dout0;
        r_V_460_reg_2820 <= grp_fu_2016_p_dout0;
        trunc_ln727_162_reg_2815 <= trunc_ln727_162_fu_1534_p1;
        trunc_ln727_163_reg_2826 <= trunc_ln727_163_fu_1538_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        num_V_295_reg_2831 <= num_V_295_fu_1598_p2;
        r_151_reg_2836 <= r_151_fu_1604_p2;
        r_152_reg_2841 <= r_152_fu_1609_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        num_V_297_reg_2846 <= num_V_297_fu_1670_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        num_V_299_reg_2851 <= num_V_299_fu_1732_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        num_V_301_reg_2856 <= num_V_301_fu_1794_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        num_V_305_reg_2866 <= num_V_305_fu_1918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        num_V_307_reg_2871 <= num_V_307_fu_1980_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        num_V_309_reg_2876 <= num_V_309_fu_2042_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        r_V_446_reg_2387 <= grp_fu_1868_p_dout0;
        r_V_reg_2376 <= grp_fu_1872_p_dout0;
        trunc_ln727_149_reg_2393 <= trunc_ln727_149_fu_682_p1;
        trunc_ln727_reg_2382 <= trunc_ln727_fu_678_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln285_reg_2134 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_482 <= m_0_q1;
        reg_486 <= m_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln285_fu_503_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_s_reg_2138[7 : 4] <= tmp_s_fu_535_p3[7 : 4];
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2134 == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_11 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_11 = i_fu_126;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_sig_allocacmp_lhs_load_10 = num_V_fu_2104_p2;
    end else begin
        ap_sig_allocacmp_lhs_load_10 = lhs_fu_122;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_11_0_ce0 = 1'b1;
    end else begin
        firstDense_f_V_11_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_11_10_ce0 = 1'b1;
    end else begin
        firstDense_f_V_11_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_11_11_ce0 = 1'b1;
    end else begin
        firstDense_f_V_11_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_11_12_ce0 = 1'b1;
    end else begin
        firstDense_f_V_11_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_11_13_ce0 = 1'b1;
    end else begin
        firstDense_f_V_11_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_11_14_ce0 = 1'b1;
    end else begin
        firstDense_f_V_11_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_11_15_ce0 = 1'b1;
    end else begin
        firstDense_f_V_11_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_11_1_ce0 = 1'b1;
    end else begin
        firstDense_f_V_11_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_11_2_ce0 = 1'b1;
    end else begin
        firstDense_f_V_11_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_11_3_ce0 = 1'b1;
    end else begin
        firstDense_f_V_11_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_11_4_ce0 = 1'b1;
    end else begin
        firstDense_f_V_11_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_11_5_ce0 = 1'b1;
    end else begin
        firstDense_f_V_11_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_11_6_ce0 = 1'b1;
    end else begin
        firstDense_f_V_11_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_11_7_ce0 = 1'b1;
    end else begin
        firstDense_f_V_11_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_11_8_ce0 = 1'b1;
    end else begin
        firstDense_f_V_11_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_11_9_ce0 = 1'b1;
    end else begin
        firstDense_f_V_11_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address0 = tmp_148_fu_1135_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address0 = tmp_146_fu_1004_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address0 = tmp_144_fu_870_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address0 = tmp_142_fu_734_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address0 = tmp_140_fu_669_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address0 = tmp_138_fu_615_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address0 = tmp_136_fu_587_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address0 = tmp_134_fu_554_p3;
        end else begin
            m_0_address0 = 'bx;
        end
    end else begin
        m_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address1 = tmp_147_fu_1121_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address1 = tmp_145_fu_990_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address1 = tmp_143_fu_856_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address1 = tmp_141_fu_720_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address1 = tmp_139_fu_655_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address1 = tmp_137_fu_601_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address1 = tmp_135_fu_573_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address1 = zext_ln289_fu_543_p1;
        end else begin
            m_0_address1 = 'bx;
        end
    end else begin
        m_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce0 = 1'b1;
    end else begin
        m_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce1 = 1'b1;
    end else begin
        m_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2134 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_896_out_ap_vld = 1'b1;
    end else begin
        num_V_896_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln285_fu_509_p2 = (ap_sig_allocacmp_i_11 + 4'd1);

assign and_ln412_122_fu_925_p2 = (p_Result_454_fu_913_p3 & or_ln412_121_fu_920_p2);

assign and_ln412_123_fu_1056_p2 = (p_Result_455_fu_1043_p3 & or_ln412_122_fu_1051_p2);

assign and_ln412_124_fu_1190_p2 = (p_Result_456_fu_1178_p3 & or_ln412_123_fu_1185_p2);

assign and_ln412_125_fu_1296_p2 = (p_Result_457_fu_1284_p3 & or_ln412_124_fu_1291_p2);

assign and_ln412_126_fu_1402_p2 = (p_Result_458_fu_1390_p3 & or_ln412_125_fu_1397_p2);

assign and_ln412_127_fu_1508_p2 = (p_Result_459_fu_1496_p3 & or_ln412_126_fu_1503_p2);

assign and_ln412_128_fu_1588_p2 = (p_Result_460_fu_1576_p3 & or_ln412_127_fu_1583_p2);

assign and_ln412_129_fu_1660_p2 = (p_Result_461_fu_1648_p3 & or_ln412_128_fu_1655_p2);

assign and_ln412_130_fu_1722_p2 = (p_Result_462_fu_1710_p3 & or_ln412_129_fu_1717_p2);

assign and_ln412_131_fu_1784_p2 = (p_Result_463_fu_1772_p3 & or_ln412_130_fu_1779_p2);

assign and_ln412_132_fu_1846_p2 = (p_Result_464_fu_1834_p3 & or_ln412_131_fu_1841_p2);

assign and_ln412_133_fu_1908_p2 = (p_Result_465_fu_1896_p3 & or_ln412_132_fu_1903_p2);

assign and_ln412_134_fu_1970_p2 = (p_Result_466_fu_1958_p3 & or_ln412_133_fu_1965_p2);

assign and_ln412_135_fu_2032_p2 = (p_Result_467_fu_2020_p3 & or_ln412_134_fu_2027_p2);

assign and_ln412_136_fu_2094_p2 = (p_Result_468_fu_2082_p3 & or_ln412_135_fu_2089_p2);

assign and_ln412_fu_796_p2 = (p_Result_453_fu_778_p3 & or_ln412_fu_790_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign firstDense_f_V_11_0_address0 = i_15_cast_fu_515_p1;

assign firstDense_f_V_11_10_address0 = i_15_cast_fu_515_p1;

assign firstDense_f_V_11_11_address0 = i_15_cast_fu_515_p1;

assign firstDense_f_V_11_12_address0 = i_15_cast_fu_515_p1;

assign firstDense_f_V_11_13_address0 = i_15_cast_fu_515_p1;

assign firstDense_f_V_11_14_address0 = i_15_cast_fu_515_p1;

assign firstDense_f_V_11_15_address0 = i_15_cast_fu_515_p1;

assign firstDense_f_V_11_1_address0 = i_15_cast_fu_515_p1;

assign firstDense_f_V_11_2_address0 = i_15_cast_fu_515_p1;

assign firstDense_f_V_11_3_address0 = i_15_cast_fu_515_p1;

assign firstDense_f_V_11_4_address0 = i_15_cast_fu_515_p1;

assign firstDense_f_V_11_5_address0 = i_15_cast_fu_515_p1;

assign firstDense_f_V_11_6_address0 = i_15_cast_fu_515_p1;

assign firstDense_f_V_11_7_address0 = i_15_cast_fu_515_p1;

assign firstDense_f_V_11_8_address0 = i_15_cast_fu_515_p1;

assign firstDense_f_V_11_9_address0 = i_15_cast_fu_515_p1;

assign grp_fu_1868_p_ce = 1'b1;

assign grp_fu_1868_p_din0 = sext_ln1171_121_fu_641_p1;

assign grp_fu_1868_p_din1 = zext_ln1168_108_fu_637_p1;

assign grp_fu_1872_p_ce = 1'b1;

assign grp_fu_1872_p_din0 = sext_ln1171_fu_628_p1;

assign grp_fu_1872_p_din1 = zext_ln1168_fu_624_p1;

assign grp_fu_1876_p_ce = 1'b1;

assign grp_fu_1876_p_din0 = sext_ln1171_124_fu_829_p1;

assign grp_fu_1876_p_din1 = zext_ln1168_111_fu_825_p1;

assign grp_fu_1880_p_ce = 1'b1;

assign grp_fu_1880_p_din0 = sext_ln1171_125_fu_842_p1;

assign grp_fu_1880_p_din1 = zext_ln1168_112_fu_838_p1;

assign grp_fu_1884_p_ce = 1'b1;

assign grp_fu_1884_p_din0 = sext_ln1171_126_fu_963_p1;

assign grp_fu_1884_p_din1 = zext_ln1168_113_fu_959_p1;

assign grp_fu_1888_p_ce = 1'b1;

assign grp_fu_1888_p_din0 = sext_ln1171_127_fu_976_p1;

assign grp_fu_1888_p_din1 = zext_ln1168_114_fu_972_p1;

assign grp_fu_1892_p_ce = 1'b1;

assign grp_fu_1892_p_din0 = sext_ln1171_123_fu_703_p1;

assign grp_fu_1892_p_din1 = zext_ln1168_110_fu_699_p1;

assign grp_fu_1896_p_ce = 1'b1;

assign grp_fu_1896_p_din0 = sext_ln1171_122_fu_690_p1;

assign grp_fu_1896_p_din1 = zext_ln1168_109_fu_686_p1;

assign grp_fu_1900_p_ce = 1'b1;

assign grp_fu_1900_p_din0 = sext_ln1171_133_fu_1347_p1;

assign grp_fu_1900_p_din1 = zext_ln1168_120_fu_1343_p1;

assign grp_fu_1908_p_ce = 1'b1;

assign grp_fu_1908_p_din0 = sext_ln1171_134_fu_1440_p1;

assign grp_fu_1908_p_din1 = zext_ln1168_121_fu_1436_p1;

assign grp_fu_1916_p_ce = 1'b1;

assign grp_fu_1916_p_din0 = sext_ln1171_128_fu_1094_p1;

assign grp_fu_1916_p_din1 = zext_ln1168_115_fu_1090_p1;

assign grp_fu_1972_p_ce = 1'b1;

assign grp_fu_1972_p_din0 = sext_ln1171_129_fu_1107_p1;

assign grp_fu_1972_p_din1 = zext_ln1168_116_fu_1103_p1;

assign grp_fu_2004_p_ce = 1'b1;

assign grp_fu_2004_p_din0 = sext_ln1171_130_fu_1228_p1;

assign grp_fu_2004_p_din1 = zext_ln1168_117_fu_1224_p1;

assign grp_fu_2008_p_ce = 1'b1;

assign grp_fu_2008_p_din0 = sext_ln1171_131_fu_1241_p1;

assign grp_fu_2008_p_din1 = zext_ln1168_118_fu_1237_p1;

assign grp_fu_2012_p_ce = 1'b1;

assign grp_fu_2012_p_din0 = sext_ln1171_132_fu_1334_p1;

assign grp_fu_2012_p_din1 = zext_ln1168_119_fu_1330_p1;

assign grp_fu_2016_p_ce = 1'b1;

assign grp_fu_2016_p_din0 = sext_ln1171_135_fu_1453_p1;

assign grp_fu_2016_p_din1 = zext_ln1168_122_fu_1449_p1;

assign i_15_cast_fu_515_p1 = ap_sig_allocacmp_i_11;

assign icmp_ln285_fu_503_p2 = ((ap_sig_allocacmp_i_11 == 4'd14) ? 1'b1 : 1'b0);

assign lhs_281_fu_743_p3 = {{ap_sig_allocacmp_lhs_load_10}, {19'd0}};

assign lhs_283_fu_879_p3 = {{num_V_281_reg_2428}, {19'd0}};

assign lhs_285_fu_1013_p3 = {{num_V_283_reg_2489}, {19'd0}};

assign lhs_287_fu_1144_p3 = {{num_V_285_reg_2556}, {19'd0}};

assign lhs_289_fu_1250_p3 = {{num_V_287_reg_2623}, {19'd0}};

assign lhs_291_fu_1356_p3 = {{num_V_289_reg_2680}, {19'd0}};

assign lhs_293_fu_1462_p3 = {{num_V_291_reg_2737}, {19'd0}};

assign lhs_295_fu_1542_p3 = {{num_V_293_reg_2794}, {19'd0}};

assign lhs_297_fu_1614_p3 = {{num_V_295_reg_2831}, {19'd0}};

assign lhs_299_fu_1676_p3 = {{num_V_297_reg_2846}, {19'd0}};

assign lhs_301_fu_1738_p3 = {{num_V_299_reg_2851}, {19'd0}};

assign lhs_303_fu_1800_p3 = {{num_V_301_reg_2856}, {19'd0}};

assign lhs_305_fu_1862_p3 = {{num_V_303_reg_2861}, {19'd0}};

assign lhs_307_fu_1924_p3 = {{num_V_305_reg_2866}, {19'd0}};

assign lhs_309_fu_1986_p3 = {{num_V_307_reg_2871}, {19'd0}};

assign lhs_311_fu_2048_p3 = {{num_V_309_reg_2876}, {19'd0}};

assign num_V_280_fu_760_p4 = {{ret_V_fu_754_p2[54:19]}};

assign num_V_281_fu_806_p2 = (num_V_280_fu_760_p4 + zext_ln415_fu_802_p1);

assign num_V_282_fu_895_p4 = {{ret_V_136_fu_889_p2[54:19]}};

assign num_V_283_fu_935_p2 = (num_V_282_fu_895_p4 + zext_ln415_121_fu_931_p1);

assign num_V_284_fu_1025_p4 = {{ret_V_137_fu_1020_p2[54:19]}};

assign num_V_285_fu_1066_p2 = (num_V_284_fu_1025_p4 + zext_ln415_122_fu_1062_p1);

assign num_V_286_fu_1160_p4 = {{ret_V_138_fu_1154_p2[54:19]}};

assign num_V_287_fu_1200_p2 = (num_V_286_fu_1160_p4 + zext_ln415_123_fu_1196_p1);

assign num_V_288_fu_1266_p4 = {{ret_V_139_fu_1260_p2[54:19]}};

assign num_V_289_fu_1306_p2 = (num_V_288_fu_1266_p4 + zext_ln415_124_fu_1302_p1);

assign num_V_290_fu_1372_p4 = {{ret_V_140_fu_1366_p2[54:19]}};

assign num_V_291_fu_1412_p2 = (num_V_290_fu_1372_p4 + zext_ln415_125_fu_1408_p1);

assign num_V_292_fu_1478_p4 = {{ret_V_141_fu_1472_p2[54:19]}};

assign num_V_293_fu_1518_p2 = (num_V_292_fu_1478_p4 + zext_ln415_126_fu_1514_p1);

assign num_V_294_fu_1558_p4 = {{ret_V_142_fu_1552_p2[54:19]}};

assign num_V_295_fu_1598_p2 = (num_V_294_fu_1558_p4 + zext_ln415_127_fu_1594_p1);

assign num_V_296_fu_1630_p4 = {{ret_V_143_fu_1624_p2[54:19]}};

assign num_V_297_fu_1670_p2 = (num_V_296_fu_1630_p4 + zext_ln415_128_fu_1666_p1);

assign num_V_298_fu_1692_p4 = {{ret_V_144_fu_1686_p2[54:19]}};

assign num_V_299_fu_1732_p2 = (num_V_298_fu_1692_p4 + zext_ln415_129_fu_1728_p1);

assign num_V_300_fu_1754_p4 = {{ret_V_145_fu_1748_p2[54:19]}};

assign num_V_301_fu_1794_p2 = (num_V_300_fu_1754_p4 + zext_ln415_130_fu_1790_p1);

assign num_V_302_fu_1816_p4 = {{ret_V_146_fu_1810_p2[54:19]}};

assign num_V_303_fu_1856_p2 = (num_V_302_fu_1816_p4 + zext_ln415_131_fu_1852_p1);

assign num_V_304_fu_1878_p4 = {{ret_V_147_fu_1872_p2[54:19]}};

assign num_V_305_fu_1918_p2 = (num_V_304_fu_1878_p4 + zext_ln415_132_fu_1914_p1);

assign num_V_306_fu_1940_p4 = {{ret_V_148_fu_1934_p2[54:19]}};

assign num_V_307_fu_1980_p2 = (num_V_306_fu_1940_p4 + zext_ln415_133_fu_1976_p1);

assign num_V_308_fu_2002_p4 = {{ret_V_149_fu_1996_p2[54:19]}};

assign num_V_309_fu_2042_p2 = (num_V_308_fu_2002_p4 + zext_ln415_134_fu_2038_p1);

assign num_V_310_fu_2064_p4 = {{ret_V_150_fu_2058_p2[54:19]}};

assign num_V_896_out = lhs_fu_122;

assign num_V_fu_2104_p2 = (num_V_310_fu_2064_p4 + zext_ln415_135_fu_2100_p1);

assign or_ln289_100_fu_568_p2 = (tmp_s_reg_2138 | 8'd2);

assign or_ln289_101_fu_582_p2 = (tmp_s_reg_2138 | 8'd3);

assign or_ln289_102_fu_596_p2 = (tmp_s_reg_2138 | 8'd4);

assign or_ln289_103_fu_610_p2 = (tmp_s_reg_2138 | 8'd5);

assign or_ln289_104_fu_650_p2 = (tmp_s_reg_2138 | 8'd6);

assign or_ln289_105_fu_664_p2 = (tmp_s_reg_2138 | 8'd7);

assign or_ln289_106_fu_715_p2 = (tmp_s_reg_2138 | 8'd8);

assign or_ln289_107_fu_729_p2 = (tmp_s_reg_2138 | 8'd9);

assign or_ln289_108_fu_851_p2 = (tmp_s_reg_2138 | 8'd10);

assign or_ln289_109_fu_865_p2 = (tmp_s_reg_2138 | 8'd11);

assign or_ln289_110_fu_985_p2 = (tmp_s_reg_2138 | 8'd12);

assign or_ln289_111_fu_999_p2 = (tmp_s_reg_2138 | 8'd13);

assign or_ln289_112_fu_1116_p2 = (tmp_s_reg_2138 | 8'd14);

assign or_ln289_113_fu_1130_p2 = (tmp_s_reg_2138 | 8'd15);

assign or_ln289_fu_548_p2 = (tmp_s_fu_535_p3 | 8'd1);

assign or_ln412_121_fu_920_p2 = (r_138_reg_2433 | p_Result_424_fu_905_p3);

assign or_ln412_122_fu_1051_p2 = (r_139_reg_2494 | p_Result_426_fu_1035_p3);

assign or_ln412_123_fu_1185_p2 = (r_140_reg_2499 | p_Result_428_fu_1170_p3);

assign or_ln412_124_fu_1291_p2 = (r_141_reg_2561 | p_Result_430_fu_1276_p3);

assign or_ln412_125_fu_1397_p2 = (r_142_reg_2566 | p_Result_432_fu_1382_p3);

assign or_ln412_126_fu_1503_p2 = (r_143_reg_2628 | p_Result_434_fu_1488_p3);

assign or_ln412_127_fu_1583_p2 = (r_144_reg_2633 | p_Result_436_fu_1568_p3);

assign or_ln412_128_fu_1655_p2 = (r_145_reg_2685 | p_Result_438_fu_1640_p3);

assign or_ln412_129_fu_1717_p2 = (r_146_reg_2690 | p_Result_440_fu_1702_p3);

assign or_ln412_130_fu_1779_p2 = (r_147_reg_2742 | p_Result_442_fu_1764_p3);

assign or_ln412_131_fu_1841_p2 = (r_148_reg_2747 | p_Result_444_fu_1826_p3);

assign or_ln412_132_fu_1903_p2 = (r_149_reg_2799 | p_Result_446_fu_1888_p3);

assign or_ln412_133_fu_1965_p2 = (r_150_reg_2804 | p_Result_448_fu_1950_p3);

assign or_ln412_134_fu_2027_p2 = (r_151_reg_2836 | p_Result_450_fu_2012_p3);

assign or_ln412_135_fu_2089_p2 = (r_152_reg_2841 | p_Result_452_fu_2074_p3);

assign or_ln412_fu_790_p2 = (r_fu_785_p2 | p_Result_s_fu_770_p3);

assign p_Result_424_fu_905_p3 = ret_V_136_fu_889_p2[32'd19];

assign p_Result_426_fu_1035_p3 = ret_V_137_fu_1020_p2[32'd19];

assign p_Result_428_fu_1170_p3 = ret_V_138_fu_1154_p2[32'd19];

assign p_Result_430_fu_1276_p3 = ret_V_139_fu_1260_p2[32'd19];

assign p_Result_432_fu_1382_p3 = ret_V_140_fu_1366_p2[32'd19];

assign p_Result_434_fu_1488_p3 = ret_V_141_fu_1472_p2[32'd19];

assign p_Result_436_fu_1568_p3 = ret_V_142_fu_1552_p2[32'd19];

assign p_Result_438_fu_1640_p3 = ret_V_143_fu_1624_p2[32'd19];

assign p_Result_440_fu_1702_p3 = ret_V_144_fu_1686_p2[32'd19];

assign p_Result_442_fu_1764_p3 = ret_V_145_fu_1748_p2[32'd19];

assign p_Result_444_fu_1826_p3 = ret_V_146_fu_1810_p2[32'd19];

assign p_Result_446_fu_1888_p3 = ret_V_147_fu_1872_p2[32'd19];

assign p_Result_448_fu_1950_p3 = ret_V_148_fu_1934_p2[32'd19];

assign p_Result_450_fu_2012_p3 = ret_V_149_fu_1996_p2[32'd19];

assign p_Result_452_fu_2074_p3 = ret_V_150_fu_2058_p2[32'd19];

assign p_Result_453_fu_778_p3 = r_V_reg_2376[32'd18];

assign p_Result_454_fu_913_p3 = r_V_446_reg_2387[32'd18];

assign p_Result_455_fu_1043_p3 = ret_V_137_fu_1020_p2[32'd18];

assign p_Result_456_fu_1178_p3 = r_V_448_reg_2448[32'd18];

assign p_Result_457_fu_1284_p3 = r_V_449_reg_2504[32'd18];

assign p_Result_458_fu_1390_p3 = r_V_450_reg_2515[32'd18];

assign p_Result_459_fu_1496_p3 = r_V_451_reg_2571[32'd18];

assign p_Result_460_fu_1576_p3 = r_V_452_reg_2582[32'd18];

assign p_Result_461_fu_1648_p3 = r_V_453_reg_2638[32'd18];

assign p_Result_462_fu_1710_p3 = r_V_454_reg_2649[32'd18];

assign p_Result_463_fu_1772_p3 = r_V_455_reg_2695[32'd18];

assign p_Result_464_fu_1834_p3 = r_V_456_reg_2706[32'd18];

assign p_Result_465_fu_1896_p3 = r_V_457_reg_2752[32'd18];

assign p_Result_466_fu_1958_p3 = r_V_458_reg_2763[32'd18];

assign p_Result_467_fu_2020_p3 = r_V_459_reg_2809[32'd18];

assign p_Result_468_fu_2082_p3 = r_V_460_reg_2820[32'd18];

assign p_Result_s_fu_770_p3 = ret_V_fu_754_p2[32'd19];

assign r_138_fu_812_p2 = ((trunc_ln727_149_reg_2393 != 18'd0) ? 1'b1 : 1'b0);

assign r_139_fu_941_p2 = ((trunc_ln727_150_reg_2443 != 18'd0) ? 1'b1 : 1'b0);

assign r_140_fu_946_p2 = ((trunc_ln727_151_reg_2454 != 18'd0) ? 1'b1 : 1'b0);

assign r_141_fu_1072_p2 = ((trunc_ln727_152_reg_2510 != 18'd0) ? 1'b1 : 1'b0);

assign r_142_fu_1077_p2 = ((trunc_ln727_153_reg_2521 != 18'd0) ? 1'b1 : 1'b0);

assign r_143_fu_1206_p2 = ((trunc_ln727_154_reg_2577 != 18'd0) ? 1'b1 : 1'b0);

assign r_144_fu_1211_p2 = ((trunc_ln727_155_reg_2588 != 18'd0) ? 1'b1 : 1'b0);

assign r_145_fu_1312_p2 = ((trunc_ln727_156_reg_2644 != 18'd0) ? 1'b1 : 1'b0);

assign r_146_fu_1317_p2 = ((trunc_ln727_157_reg_2655 != 18'd0) ? 1'b1 : 1'b0);

assign r_147_fu_1418_p2 = ((trunc_ln727_158_reg_2701 != 18'd0) ? 1'b1 : 1'b0);

assign r_148_fu_1423_p2 = ((trunc_ln727_159_reg_2712 != 18'd0) ? 1'b1 : 1'b0);

assign r_149_fu_1524_p2 = ((trunc_ln727_160_reg_2758 != 18'd0) ? 1'b1 : 1'b0);

assign r_150_fu_1529_p2 = ((trunc_ln727_161_reg_2769 != 18'd0) ? 1'b1 : 1'b0);

assign r_151_fu_1604_p2 = ((trunc_ln727_162_reg_2815 != 18'd0) ? 1'b1 : 1'b0);

assign r_152_fu_1609_p2 = ((trunc_ln727_163_reg_2826 != 18'd0) ? 1'b1 : 1'b0);

assign r_fu_785_p2 = ((trunc_ln727_reg_2382 != 18'd0) ? 1'b1 : 1'b0);

assign ret_V_136_fu_889_p2 = ($signed(lhs_283_fu_879_p3) + $signed(sext_ln1245_85_fu_886_p1));

assign ret_V_137_fu_1020_p2 = (lhs_285_fu_1013_p3 + r_V_447_reg_2438);

assign ret_V_138_fu_1154_p2 = ($signed(lhs_287_fu_1144_p3) + $signed(sext_ln1245_86_fu_1151_p1));

assign ret_V_139_fu_1260_p2 = ($signed(lhs_289_fu_1250_p3) + $signed(sext_ln1245_87_fu_1257_p1));

assign ret_V_140_fu_1366_p2 = ($signed(lhs_291_fu_1356_p3) + $signed(sext_ln1245_88_fu_1363_p1));

assign ret_V_141_fu_1472_p2 = ($signed(lhs_293_fu_1462_p3) + $signed(sext_ln1245_89_fu_1469_p1));

assign ret_V_142_fu_1552_p2 = ($signed(lhs_295_fu_1542_p3) + $signed(sext_ln1245_90_fu_1549_p1));

assign ret_V_143_fu_1624_p2 = ($signed(lhs_297_fu_1614_p3) + $signed(sext_ln1245_91_fu_1621_p1));

assign ret_V_144_fu_1686_p2 = ($signed(lhs_299_fu_1676_p3) + $signed(sext_ln1245_92_fu_1683_p1));

assign ret_V_145_fu_1748_p2 = ($signed(lhs_301_fu_1738_p3) + $signed(sext_ln1245_93_fu_1745_p1));

assign ret_V_146_fu_1810_p2 = ($signed(lhs_303_fu_1800_p3) + $signed(sext_ln1245_94_fu_1807_p1));

assign ret_V_147_fu_1872_p2 = ($signed(lhs_305_fu_1862_p3) + $signed(sext_ln1245_95_fu_1869_p1));

assign ret_V_148_fu_1934_p2 = ($signed(lhs_307_fu_1924_p3) + $signed(sext_ln1245_96_fu_1931_p1));

assign ret_V_149_fu_1996_p2 = ($signed(lhs_309_fu_1986_p3) + $signed(sext_ln1245_97_fu_1993_p1));

assign ret_V_150_fu_2058_p2 = ($signed(lhs_311_fu_2048_p3) + $signed(sext_ln1245_98_fu_2055_p1));

assign ret_V_fu_754_p2 = ($signed(lhs_281_fu_743_p3) + $signed(sext_ln1245_fu_751_p1));

assign sext_ln1171_121_fu_641_p1 = $signed(aux2_V_138_reg_2261);

assign sext_ln1171_122_fu_690_p1 = $signed(aux2_V_139_reg_2266);

assign sext_ln1171_123_fu_703_p1 = $signed(aux2_V_140_reg_2271);

assign sext_ln1171_124_fu_829_p1 = $signed(aux2_V_141_reg_2276);

assign sext_ln1171_125_fu_842_p1 = $signed(aux2_V_142_reg_2281);

assign sext_ln1171_126_fu_963_p1 = $signed(aux2_V_143_reg_2286);

assign sext_ln1171_127_fu_976_p1 = $signed(aux2_V_144_reg_2291);

assign sext_ln1171_128_fu_1094_p1 = $signed(aux2_V_145_reg_2296);

assign sext_ln1171_129_fu_1107_p1 = $signed(aux2_V_146_reg_2301);

assign sext_ln1171_130_fu_1228_p1 = $signed(aux2_V_147_reg_2306);

assign sext_ln1171_131_fu_1241_p1 = $signed(aux2_V_148_reg_2311);

assign sext_ln1171_132_fu_1334_p1 = $signed(aux2_V_149_reg_2316);

assign sext_ln1171_133_fu_1347_p1 = $signed(aux2_V_150_reg_2321);

assign sext_ln1171_134_fu_1440_p1 = $signed(aux2_V_151_reg_2326);

assign sext_ln1171_135_fu_1453_p1 = $signed(aux2_V_152_reg_2331);

assign sext_ln1171_fu_628_p1 = $signed(aux2_V_reg_2256);

assign sext_ln1245_85_fu_886_p1 = r_V_446_reg_2387;

assign sext_ln1245_86_fu_1151_p1 = r_V_448_reg_2448;

assign sext_ln1245_87_fu_1257_p1 = r_V_449_reg_2504;

assign sext_ln1245_88_fu_1363_p1 = r_V_450_reg_2515;

assign sext_ln1245_89_fu_1469_p1 = r_V_451_reg_2571;

assign sext_ln1245_90_fu_1549_p1 = r_V_452_reg_2582;

assign sext_ln1245_91_fu_1621_p1 = r_V_453_reg_2638;

assign sext_ln1245_92_fu_1683_p1 = r_V_454_reg_2649;

assign sext_ln1245_93_fu_1745_p1 = r_V_455_reg_2695;

assign sext_ln1245_94_fu_1807_p1 = r_V_456_reg_2706;

assign sext_ln1245_95_fu_1869_p1 = r_V_457_reg_2752;

assign sext_ln1245_96_fu_1931_p1 = r_V_458_reg_2763;

assign sext_ln1245_97_fu_1993_p1 = r_V_459_reg_2809;

assign sext_ln1245_98_fu_2055_p1 = r_V_460_reg_2820;

assign sext_ln1245_fu_751_p1 = r_V_reg_2376;

assign tmp_134_fu_554_p3 = {{56'd0}, {or_ln289_fu_548_p2}};

assign tmp_135_fu_573_p3 = {{56'd0}, {or_ln289_100_fu_568_p2}};

assign tmp_136_fu_587_p3 = {{56'd0}, {or_ln289_101_fu_582_p2}};

assign tmp_137_fu_601_p3 = {{56'd0}, {or_ln289_102_fu_596_p2}};

assign tmp_138_fu_615_p3 = {{56'd0}, {or_ln289_103_fu_610_p2}};

assign tmp_139_fu_655_p3 = {{56'd0}, {or_ln289_104_fu_650_p2}};

assign tmp_140_fu_669_p3 = {{56'd0}, {or_ln289_105_fu_664_p2}};

assign tmp_141_fu_720_p3 = {{56'd0}, {or_ln289_106_fu_715_p2}};

assign tmp_142_fu_734_p3 = {{56'd0}, {or_ln289_107_fu_729_p2}};

assign tmp_143_fu_856_p3 = {{56'd0}, {or_ln289_108_fu_851_p2}};

assign tmp_144_fu_870_p3 = {{56'd0}, {or_ln289_109_fu_865_p2}};

assign tmp_145_fu_990_p3 = {{56'd0}, {or_ln289_110_fu_985_p2}};

assign tmp_146_fu_1004_p3 = {{56'd0}, {or_ln289_111_fu_999_p2}};

assign tmp_147_fu_1121_p3 = {{56'd0}, {or_ln289_112_fu_1116_p2}};

assign tmp_148_fu_1135_p3 = {{56'd0}, {or_ln289_113_fu_1130_p2}};

assign tmp_s_fu_535_p3 = {{ap_sig_allocacmp_i_11}, {4'd0}};

assign trunc_ln727_149_fu_682_p1 = grp_fu_1868_p_dout0[17:0];

assign trunc_ln727_150_fu_817_p1 = grp_fu_1896_p_dout0[17:0];

assign trunc_ln727_151_fu_821_p1 = grp_fu_1892_p_dout0[17:0];

assign trunc_ln727_152_fu_951_p1 = grp_fu_1876_p_dout0[17:0];

assign trunc_ln727_153_fu_955_p1 = grp_fu_1880_p_dout0[17:0];

assign trunc_ln727_154_fu_1082_p1 = grp_fu_1884_p_dout0[17:0];

assign trunc_ln727_155_fu_1086_p1 = grp_fu_1888_p_dout0[17:0];

assign trunc_ln727_156_fu_1216_p1 = grp_fu_1916_p_dout0[17:0];

assign trunc_ln727_157_fu_1220_p1 = grp_fu_1972_p_dout0[17:0];

assign trunc_ln727_158_fu_1322_p1 = grp_fu_2004_p_dout0[17:0];

assign trunc_ln727_159_fu_1326_p1 = grp_fu_2008_p_dout0[17:0];

assign trunc_ln727_160_fu_1428_p1 = grp_fu_2012_p_dout0[17:0];

assign trunc_ln727_161_fu_1432_p1 = grp_fu_1900_p_dout0[17:0];

assign trunc_ln727_162_fu_1534_p1 = grp_fu_1908_p_dout0[17:0];

assign trunc_ln727_163_fu_1538_p1 = grp_fu_2016_p_dout0[17:0];

assign trunc_ln727_fu_678_p1 = grp_fu_1872_p_dout0[17:0];

assign zext_ln1168_108_fu_637_p1 = reg_486;

assign zext_ln1168_109_fu_686_p1 = reg_482;

assign zext_ln1168_110_fu_699_p1 = reg_486;

assign zext_ln1168_111_fu_825_p1 = reg_482;

assign zext_ln1168_112_fu_838_p1 = reg_486;

assign zext_ln1168_113_fu_959_p1 = reg_482;

assign zext_ln1168_114_fu_972_p1 = reg_486;

assign zext_ln1168_115_fu_1090_p1 = reg_482;

assign zext_ln1168_116_fu_1103_p1 = reg_486;

assign zext_ln1168_117_fu_1224_p1 = reg_482;

assign zext_ln1168_118_fu_1237_p1 = reg_486;

assign zext_ln1168_119_fu_1330_p1 = reg_482;

assign zext_ln1168_120_fu_1343_p1 = reg_486;

assign zext_ln1168_121_fu_1436_p1 = reg_482;

assign zext_ln1168_122_fu_1449_p1 = reg_486;

assign zext_ln1168_fu_624_p1 = reg_482;

assign zext_ln289_fu_543_p1 = tmp_s_fu_535_p3;

assign zext_ln415_121_fu_931_p1 = and_ln412_122_fu_925_p2;

assign zext_ln415_122_fu_1062_p1 = and_ln412_123_fu_1056_p2;

assign zext_ln415_123_fu_1196_p1 = and_ln412_124_fu_1190_p2;

assign zext_ln415_124_fu_1302_p1 = and_ln412_125_fu_1296_p2;

assign zext_ln415_125_fu_1408_p1 = and_ln412_126_fu_1402_p2;

assign zext_ln415_126_fu_1514_p1 = and_ln412_127_fu_1508_p2;

assign zext_ln415_127_fu_1594_p1 = and_ln412_128_fu_1588_p2;

assign zext_ln415_128_fu_1666_p1 = and_ln412_129_fu_1660_p2;

assign zext_ln415_129_fu_1728_p1 = and_ln412_130_fu_1722_p2;

assign zext_ln415_130_fu_1790_p1 = and_ln412_131_fu_1784_p2;

assign zext_ln415_131_fu_1852_p1 = and_ln412_132_fu_1846_p2;

assign zext_ln415_132_fu_1914_p1 = and_ln412_133_fu_1908_p2;

assign zext_ln415_133_fu_1976_p1 = and_ln412_134_fu_1970_p2;

assign zext_ln415_134_fu_2038_p1 = and_ln412_135_fu_2032_p2;

assign zext_ln415_135_fu_2100_p1 = and_ln412_136_fu_2094_p2;

assign zext_ln415_fu_802_p1 = and_ln412_fu_796_p2;

always @ (posedge ap_clk) begin
    tmp_s_reg_2138[3:0] <= 4'b0000;
end

endmodule //master_fix_dense1_fix_Pipeline_Dense1_Loop215
