===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.3168 seconds

  ----Wall Time----  ----Name----
    3.9581 ( 11.2%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.2404 (  9.2%)    Parse modules
    0.6807 (  1.9%)    Verify circuit
   18.5853 ( 52.6%)  'firrtl.circuit' Pipeline
    1.4175 (  4.0%)    'firrtl.module' Pipeline
    1.3252 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0923 (  0.3%)      LowerCHIRRTLPass
    0.1246 (  0.4%)    InferWidths
    0.8503 (  2.4%)    InferResets
    0.0604 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0843 (  0.2%)    WireDFT
    0.0883 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7487 (  2.1%)    LowerFIRRTLTypes
    7.6479 ( 21.7%)    'firrtl.module' Pipeline
    0.8197 (  2.3%)      ExpandWhens
    0.0251 (  0.1%)      RemoveInvalid
    6.3598 ( 18.0%)      Canonicalizer
    0.4432 (  1.3%)      InferReadWrite
    0.5706 (  1.6%)    Inliner
    1.1560 (  3.3%)    IMConstProp
    0.0710 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0706 (  0.2%)    BlackBoxReader
    0.0706 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.8119 ( 13.6%)    'firrtl.module' Pipeline
    4.8119 ( 13.6%)      Canonicalizer
    0.4488 (  1.3%)    RemoveUnusedPorts
    0.0669 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4110 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.7067 ( 10.5%)  LowerFIRRTLToHW
    0.0689 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.1837 ( 11.8%)  'hw.module' Pipeline
    0.9213 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.5871 (  7.3%)    Canonicalizer
    0.6753 (  1.9%)    HWCleanup
    0.8377 (  2.4%)  'hw.module' Pipeline
    0.0785 (  0.2%)    HWLegalizeModules
    0.7592 (  2.1%)    PrettifyVerilog
    3.8326 ( 10.9%)  ExportVerilog
    0.0024 (  0.0%)  Rest
   35.3168 (100.0%)  Total

{
  totalTime: 35.343,
  maxMemory: 742748160
}
