<stg><name>backward_input<4, 2, float></name>


<trans_list>

<trans id="1308" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37 %dL_dy_1_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dL_dy_1_val

]]></Node>
<StgValue><ssdm name="dL_dy_1_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38 %dL_dy_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dL_dy_0_val

]]></Node>
<StgValue><ssdm name="dL_dy_0_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %delta = fmul i32 %dL_dy_0_val_read, i32 0.02

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8">
<![CDATA[
entry:44 %u_index = load i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0

]]></Node>
<StgValue><ssdm name="u_index"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="8">
<![CDATA[
entry:45 %zext_ln112 = zext i8 %u_index

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %LUT_B0_addr = getelementptr i32 %LUT_B0, i64 0, i64 %zext_ln112

]]></Node>
<StgValue><ssdm name="LUT_B0_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="8">
<![CDATA[
entry:47 %LUT_B0_load = load i8 %LUT_B0_addr

]]></Node>
<StgValue><ssdm name="LUT_B0_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:59 %LUT_B1_addr = getelementptr i32 %LUT_B1, i64 0, i64 %zext_ln112

]]></Node>
<StgValue><ssdm name="LUT_B1_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="8">
<![CDATA[
entry:60 %LUT_B1_load = load i8 %LUT_B1_addr

]]></Node>
<StgValue><ssdm name="LUT_B1_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:89 %delta_1 = fmul i32 %dL_dy_1_val_read, i32 0.02

]]></Node>
<StgValue><ssdm name="delta_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8">
<![CDATA[
entry:352 %u_index_7 = load i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3

]]></Node>
<StgValue><ssdm name="u_index_7"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="8">
<![CDATA[
entry:353 %zext_ln112_7 = zext i8 %u_index_7

]]></Node>
<StgValue><ssdm name="zext_ln112_7"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:371 %LUT_B2_addr_10 = getelementptr i32 %LUT_B2, i64 0, i64 %zext_ln112_7

]]></Node>
<StgValue><ssdm name="LUT_B2_addr_10"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="8">
<![CDATA[
entry:372 %LUT_B2_load_10 = load i8 %LUT_B2_addr_10

]]></Node>
<StgValue><ssdm name="LUT_B2_load_10"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:381 %LUT_B3_addr_10 = getelementptr i32 %LUT_B3, i64 0, i64 %zext_ln112_7

]]></Node>
<StgValue><ssdm name="LUT_B3_addr_10"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="8">
<![CDATA[
entry:382 %LUT_B3_load_10 = load i8 %LUT_B3_addr_10

]]></Node>
<StgValue><ssdm name="LUT_B3_load_10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %delta = fmul i32 %dL_dy_0_val_read, i32 0.02

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="8">
<![CDATA[
entry:47 %LUT_B0_load = load i8 %LUT_B0_addr

]]></Node>
<StgValue><ssdm name="LUT_B0_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="8">
<![CDATA[
entry:60 %LUT_B1_load = load i8 %LUT_B1_addr

]]></Node>
<StgValue><ssdm name="LUT_B1_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:89 %delta_1 = fmul i32 %dL_dy_1_val_read, i32 0.02

]]></Node>
<StgValue><ssdm name="delta_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8">
<![CDATA[
entry:268 %u_index_8 = load i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1

]]></Node>
<StgValue><ssdm name="u_index_8"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="8">
<![CDATA[
entry:269 %zext_ln112_1 = zext i8 %u_index_8

]]></Node>
<StgValue><ssdm name="zext_ln112_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:270 %LUT_B0_addr_4 = getelementptr i32 %LUT_B0, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="LUT_B0_addr_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="8">
<![CDATA[
entry:271 %LUT_B0_load_4 = load i8 %LUT_B0_addr_4

]]></Node>
<StgValue><ssdm name="LUT_B0_load_4"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:273 %LUT_B1_addr_4 = getelementptr i32 %LUT_B1, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="LUT_B1_addr_4"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="8">
<![CDATA[
entry:274 %LUT_B1_load_4 = load i8 %LUT_B1_addr_4

]]></Node>
<StgValue><ssdm name="LUT_B1_load_4"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8">
<![CDATA[
entry:338 %u_index_13 = load i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2

]]></Node>
<StgValue><ssdm name="u_index_13"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="8">
<![CDATA[
entry:339 %zext_ln112_6 = zext i8 %u_index_13

]]></Node>
<StgValue><ssdm name="zext_ln112_6"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:346 %LUT_B2_addr_9 = getelementptr i32 %LUT_B2, i64 0, i64 %zext_ln112_6

]]></Node>
<StgValue><ssdm name="LUT_B2_addr_9"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="8">
<![CDATA[
entry:347 %LUT_B2_load_9 = load i8 %LUT_B2_addr_9

]]></Node>
<StgValue><ssdm name="LUT_B2_load_9"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:349 %LUT_B3_addr_9 = getelementptr i32 %LUT_B3, i64 0, i64 %zext_ln112_6

]]></Node>
<StgValue><ssdm name="LUT_B3_addr_9"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="8">
<![CDATA[
entry:350 %LUT_B3_load_9 = load i8 %LUT_B3_addr_9

]]></Node>
<StgValue><ssdm name="LUT_B3_load_9"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="8">
<![CDATA[
entry:372 %LUT_B2_load_10 = load i8 %LUT_B2_addr_10

]]></Node>
<StgValue><ssdm name="LUT_B2_load_10"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="8">
<![CDATA[
entry:382 %LUT_B3_load_10 = load i8 %LUT_B3_addr_10

]]></Node>
<StgValue><ssdm name="LUT_B3_load_10"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %delta = fmul i32 %dL_dy_0_val_read, i32 0.02

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:89 %delta_1 = fmul i32 %dL_dy_1_val_read, i32 0.02

]]></Node>
<StgValue><ssdm name="delta_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="8">
<![CDATA[
entry:271 %LUT_B0_load_4 = load i8 %LUT_B0_addr_4

]]></Node>
<StgValue><ssdm name="LUT_B0_load_4"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="8">
<![CDATA[
entry:274 %LUT_B1_load_4 = load i8 %LUT_B1_addr_4

]]></Node>
<StgValue><ssdm name="LUT_B1_load_4"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8">
<![CDATA[
entry:282 %u_index_9 = load i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2

]]></Node>
<StgValue><ssdm name="u_index_9"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="8">
<![CDATA[
entry:283 %zext_ln112_2 = zext i8 %u_index_9

]]></Node>
<StgValue><ssdm name="zext_ln112_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:284 %LUT_B0_addr_5 = getelementptr i32 %LUT_B0, i64 0, i64 %zext_ln112_2

]]></Node>
<StgValue><ssdm name="LUT_B0_addr_5"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="8">
<![CDATA[
entry:285 %LUT_B0_load_5 = load i8 %LUT_B0_addr_5

]]></Node>
<StgValue><ssdm name="LUT_B0_load_5"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:287 %LUT_B1_addr_5 = getelementptr i32 %LUT_B1, i64 0, i64 %zext_ln112_2

]]></Node>
<StgValue><ssdm name="LUT_B1_addr_5"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="8">
<![CDATA[
entry:288 %LUT_B1_load_5 = load i8 %LUT_B1_addr_5

]]></Node>
<StgValue><ssdm name="LUT_B1_load_5"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8">
<![CDATA[
entry:324 %u_index_12 = load i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1

]]></Node>
<StgValue><ssdm name="u_index_12"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="8">
<![CDATA[
entry:325 %zext_ln112_5 = zext i8 %u_index_12

]]></Node>
<StgValue><ssdm name="zext_ln112_5"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:332 %LUT_B2_addr_8 = getelementptr i32 %LUT_B2, i64 0, i64 %zext_ln112_5

]]></Node>
<StgValue><ssdm name="LUT_B2_addr_8"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="8">
<![CDATA[
entry:333 %LUT_B2_load_8 = load i8 %LUT_B2_addr_8

]]></Node>
<StgValue><ssdm name="LUT_B2_load_8"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:335 %LUT_B3_addr_8 = getelementptr i32 %LUT_B3, i64 0, i64 %zext_ln112_5

]]></Node>
<StgValue><ssdm name="LUT_B3_addr_8"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="8">
<![CDATA[
entry:336 %LUT_B3_load_8 = load i8 %LUT_B3_addr_8

]]></Node>
<StgValue><ssdm name="LUT_B3_load_8"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="8">
<![CDATA[
entry:347 %LUT_B2_load_9 = load i8 %LUT_B2_addr_9

]]></Node>
<StgValue><ssdm name="LUT_B2_load_9"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="8">
<![CDATA[
entry:350 %LUT_B3_load_9 = load i8 %LUT_B3_addr_9

]]></Node>
<StgValue><ssdm name="LUT_B3_load_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %delta = fmul i32 %dL_dy_0_val_read, i32 0.02

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:69 %LUT_B2_addr = getelementptr i32 %LUT_B2, i64 0, i64 %zext_ln112

]]></Node>
<StgValue><ssdm name="LUT_B2_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="8">
<![CDATA[
entry:70 %LUT_B2_load = load i8 %LUT_B2_addr

]]></Node>
<StgValue><ssdm name="LUT_B2_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:79 %LUT_B3_addr = getelementptr i32 %LUT_B3, i64 0, i64 %zext_ln112

]]></Node>
<StgValue><ssdm name="LUT_B3_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="8">
<![CDATA[
entry:80 %LUT_B3_load = load i8 %LUT_B3_addr

]]></Node>
<StgValue><ssdm name="LUT_B3_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:89 %delta_1 = fmul i32 %dL_dy_1_val_read, i32 0.02

]]></Node>
<StgValue><ssdm name="delta_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="8">
<![CDATA[
entry:285 %LUT_B0_load_5 = load i8 %LUT_B0_addr_5

]]></Node>
<StgValue><ssdm name="LUT_B0_load_5"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="8">
<![CDATA[
entry:288 %LUT_B1_load_5 = load i8 %LUT_B1_addr_5

]]></Node>
<StgValue><ssdm name="LUT_B1_load_5"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8">
<![CDATA[
entry:296 %u_index_10 = load i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3

]]></Node>
<StgValue><ssdm name="u_index_10"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="8">
<![CDATA[
entry:297 %zext_ln112_3 = zext i8 %u_index_10

]]></Node>
<StgValue><ssdm name="zext_ln112_3"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:298 %LUT_B0_addr_6 = getelementptr i32 %LUT_B0, i64 0, i64 %zext_ln112_3

]]></Node>
<StgValue><ssdm name="LUT_B0_addr_6"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="8">
<![CDATA[
entry:299 %LUT_B0_load_6 = load i8 %LUT_B0_addr_6

]]></Node>
<StgValue><ssdm name="LUT_B0_load_6"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:301 %LUT_B1_addr_6 = getelementptr i32 %LUT_B1, i64 0, i64 %zext_ln112_3

]]></Node>
<StgValue><ssdm name="LUT_B1_addr_6"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="8">
<![CDATA[
entry:302 %LUT_B1_load_6 = load i8 %LUT_B1_addr_6

]]></Node>
<StgValue><ssdm name="LUT_B1_load_6"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="8">
<![CDATA[
entry:333 %LUT_B2_load_8 = load i8 %LUT_B2_addr_8

]]></Node>
<StgValue><ssdm name="LUT_B2_load_8"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="8">
<![CDATA[
entry:336 %LUT_B3_load_8 = load i8 %LUT_B3_addr_8

]]></Node>
<StgValue><ssdm name="LUT_B3_load_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="87" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %mul = fmul i32 %delta, i32 %LUT_B0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61 %mul4 = fmul i32 %delta, i32 %LUT_B1_load

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="8">
<![CDATA[
entry:70 %LUT_B2_load = load i8 %LUT_B2_addr

]]></Node>
<StgValue><ssdm name="LUT_B2_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71 %mul5 = fmul i32 %delta, i32 %LUT_B2_load

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="8">
<![CDATA[
entry:80 %LUT_B3_load = load i8 %LUT_B3_addr

]]></Node>
<StgValue><ssdm name="LUT_B3_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81 %mul6 = fmul i32 %delta, i32 %LUT_B3_load

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:272 %mul17_s = fmul i32 %delta, i32 %LUT_B0_load_4

]]></Node>
<StgValue><ssdm name="mul17_s"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:275 %mul26_s = fmul i32 %delta, i32 %LUT_B1_load_4

]]></Node>
<StgValue><ssdm name="mul26_s"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:276 %LUT_B2_addr_4 = getelementptr i32 %LUT_B2, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="LUT_B2_addr_4"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="8">
<![CDATA[
entry:277 %LUT_B2_load_4 = load i8 %LUT_B2_addr_4

]]></Node>
<StgValue><ssdm name="LUT_B2_load_4"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:279 %LUT_B3_addr_4 = getelementptr i32 %LUT_B3, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="LUT_B3_addr_4"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="8">
<![CDATA[
entry:280 %LUT_B3_load_4 = load i8 %LUT_B3_addr_4

]]></Node>
<StgValue><ssdm name="LUT_B3_load_4"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:286 %mul17_2 = fmul i32 %delta, i32 %LUT_B0_load_5

]]></Node>
<StgValue><ssdm name="mul17_2"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:289 %mul26_2 = fmul i32 %delta, i32 %LUT_B1_load_5

]]></Node>
<StgValue><ssdm name="mul26_2"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="8">
<![CDATA[
entry:299 %LUT_B0_load_6 = load i8 %LUT_B0_addr_6

]]></Node>
<StgValue><ssdm name="LUT_B0_load_6"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:300 %mul17_3 = fmul i32 %delta, i32 %LUT_B0_load_6

]]></Node>
<StgValue><ssdm name="mul17_3"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="8">
<![CDATA[
entry:302 %LUT_B1_load_6 = load i8 %LUT_B1_addr_6

]]></Node>
<StgValue><ssdm name="LUT_B1_load_6"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:303 %mul26_3 = fmul i32 %delta, i32 %LUT_B1_load_6

]]></Node>
<StgValue><ssdm name="mul26_3"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8">
<![CDATA[
entry:310 %u_index_11 = load i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0

]]></Node>
<StgValue><ssdm name="u_index_11"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="8">
<![CDATA[
entry:311 %zext_ln112_4 = zext i8 %u_index_11

]]></Node>
<StgValue><ssdm name="zext_ln112_4"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:312 %LUT_B0_addr_7 = getelementptr i32 %LUT_B0, i64 0, i64 %zext_ln112_4

]]></Node>
<StgValue><ssdm name="LUT_B0_addr_7"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="8">
<![CDATA[
entry:313 %LUT_B0_load_7 = load i8 %LUT_B0_addr_7

]]></Node>
<StgValue><ssdm name="LUT_B0_load_7"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:315 %LUT_B1_addr_7 = getelementptr i32 %LUT_B1, i64 0, i64 %zext_ln112_4

]]></Node>
<StgValue><ssdm name="LUT_B1_addr_7"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="8">
<![CDATA[
entry:316 %LUT_B1_load_7 = load i8 %LUT_B1_addr_7

]]></Node>
<StgValue><ssdm name="LUT_B1_load_7"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:334 %mul38_1_1 = fmul i32 %delta_1, i32 %LUT_B2_load_8

]]></Node>
<StgValue><ssdm name="mul38_1_1"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:337 %mul50_1_1 = fmul i32 %delta_1, i32 %LUT_B3_load_8

]]></Node>
<StgValue><ssdm name="mul50_1_1"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:348 %mul38_1_2 = fmul i32 %delta_1, i32 %LUT_B2_load_9

]]></Node>
<StgValue><ssdm name="mul38_1_2"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:351 %mul50_1_2 = fmul i32 %delta_1, i32 %LUT_B3_load_9

]]></Node>
<StgValue><ssdm name="mul50_1_2"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:373 %mul38_1_3 = fmul i32 %delta_1, i32 %LUT_B2_load_10

]]></Node>
<StgValue><ssdm name="mul38_1_3"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:383 %mul50_1_3 = fmul i32 %delta_1, i32 %LUT_B3_load_10

]]></Node>
<StgValue><ssdm name="mul50_1_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3">
<![CDATA[
entry:40 %k = load i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="3">
<![CDATA[
entry:41 %trunc_ln108 = trunc i3 %k

]]></Node>
<StgValue><ssdm name="trunc_ln108"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:42 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k, i32 2

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %mul = fmul i32 %delta, i32 %LUT_B0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61 %mul4 = fmul i32 %delta, i32 %LUT_B1_load

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71 %mul5 = fmul i32 %delta, i32 %LUT_B2_load

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81 %mul6 = fmul i32 %delta, i32 %LUT_B3_load

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="3">
<![CDATA[
entry:90 %k_8 = load i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1

]]></Node>
<StgValue><ssdm name="k_8"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="3">
<![CDATA[
entry:91 %trunc_ln108_1 = trunc i3 %k_8

]]></Node>
<StgValue><ssdm name="trunc_ln108_1"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:92 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k_8, i32 2

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="3">
<![CDATA[
entry:119 %k_9 = load i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2

]]></Node>
<StgValue><ssdm name="k_9"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="3">
<![CDATA[
entry:120 %trunc_ln108_2 = trunc i3 %k_9

]]></Node>
<StgValue><ssdm name="trunc_ln108_2"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:121 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k_9, i32 2

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="3">
<![CDATA[
entry:148 %k_10 = load i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3

]]></Node>
<StgValue><ssdm name="k_10"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="3">
<![CDATA[
entry:149 %trunc_ln108_3 = trunc i3 %k_10

]]></Node>
<StgValue><ssdm name="trunc_ln108_3"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:150 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k_10, i32 2

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:272 %mul17_s = fmul i32 %delta, i32 %LUT_B0_load_4

]]></Node>
<StgValue><ssdm name="mul17_s"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:275 %mul26_s = fmul i32 %delta, i32 %LUT_B1_load_4

]]></Node>
<StgValue><ssdm name="mul26_s"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="8">
<![CDATA[
entry:277 %LUT_B2_load_4 = load i8 %LUT_B2_addr_4

]]></Node>
<StgValue><ssdm name="LUT_B2_load_4"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:278 %mul38_s = fmul i32 %delta, i32 %LUT_B2_load_4

]]></Node>
<StgValue><ssdm name="mul38_s"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="8">
<![CDATA[
entry:280 %LUT_B3_load_4 = load i8 %LUT_B3_addr_4

]]></Node>
<StgValue><ssdm name="LUT_B3_load_4"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:281 %mul50_s = fmul i32 %delta, i32 %LUT_B3_load_4

]]></Node>
<StgValue><ssdm name="mul50_s"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:286 %mul17_2 = fmul i32 %delta, i32 %LUT_B0_load_5

]]></Node>
<StgValue><ssdm name="mul17_2"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:289 %mul26_2 = fmul i32 %delta, i32 %LUT_B1_load_5

]]></Node>
<StgValue><ssdm name="mul26_2"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:290 %LUT_B2_addr_5 = getelementptr i32 %LUT_B2, i64 0, i64 %zext_ln112_2

]]></Node>
<StgValue><ssdm name="LUT_B2_addr_5"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="8">
<![CDATA[
entry:291 %LUT_B2_load_5 = load i8 %LUT_B2_addr_5

]]></Node>
<StgValue><ssdm name="LUT_B2_load_5"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:293 %LUT_B3_addr_5 = getelementptr i32 %LUT_B3, i64 0, i64 %zext_ln112_2

]]></Node>
<StgValue><ssdm name="LUT_B3_addr_5"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="8">
<![CDATA[
entry:294 %LUT_B3_load_5 = load i8 %LUT_B3_addr_5

]]></Node>
<StgValue><ssdm name="LUT_B3_load_5"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:300 %mul17_3 = fmul i32 %delta, i32 %LUT_B0_load_6

]]></Node>
<StgValue><ssdm name="mul17_3"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:303 %mul26_3 = fmul i32 %delta, i32 %LUT_B1_load_6

]]></Node>
<StgValue><ssdm name="mul26_3"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="8">
<![CDATA[
entry:313 %LUT_B0_load_7 = load i8 %LUT_B0_addr_7

]]></Node>
<StgValue><ssdm name="LUT_B0_load_7"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:314 %mul17_1 = fmul i32 %delta_1, i32 %LUT_B0_load_7

]]></Node>
<StgValue><ssdm name="mul17_1"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="8">
<![CDATA[
entry:316 %LUT_B1_load_7 = load i8 %LUT_B1_addr_7

]]></Node>
<StgValue><ssdm name="LUT_B1_load_7"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:317 %mul26_1 = fmul i32 %delta_1, i32 %LUT_B1_load_7

]]></Node>
<StgValue><ssdm name="mul26_1"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:326 %LUT_B0_addr_8 = getelementptr i32 %LUT_B0, i64 0, i64 %zext_ln112_5

]]></Node>
<StgValue><ssdm name="LUT_B0_addr_8"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="8">
<![CDATA[
entry:327 %LUT_B0_load_8 = load i8 %LUT_B0_addr_8

]]></Node>
<StgValue><ssdm name="LUT_B0_load_8"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:329 %LUT_B1_addr_8 = getelementptr i32 %LUT_B1, i64 0, i64 %zext_ln112_5

]]></Node>
<StgValue><ssdm name="LUT_B1_addr_8"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="8">
<![CDATA[
entry:330 %LUT_B1_load_8 = load i8 %LUT_B1_addr_8

]]></Node>
<StgValue><ssdm name="LUT_B1_load_8"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:334 %mul38_1_1 = fmul i32 %delta_1, i32 %LUT_B2_load_8

]]></Node>
<StgValue><ssdm name="mul38_1_1"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:337 %mul50_1_1 = fmul i32 %delta_1, i32 %LUT_B3_load_8

]]></Node>
<StgValue><ssdm name="mul50_1_1"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:348 %mul38_1_2 = fmul i32 %delta_1, i32 %LUT_B2_load_9

]]></Node>
<StgValue><ssdm name="mul38_1_2"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:351 %mul50_1_2 = fmul i32 %delta_1, i32 %LUT_B3_load_9

]]></Node>
<StgValue><ssdm name="mul50_1_2"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:373 %mul38_1_3 = fmul i32 %delta_1, i32 %LUT_B2_load_10

]]></Node>
<StgValue><ssdm name="mul38_1_3"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:383 %mul50_1_3 = fmul i32 %delta_1, i32 %LUT_B3_load_10

]]></Node>
<StgValue><ssdm name="mul50_1_3"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
entry:409 %switch_ln112 = switch i2 %trunc_ln108, void %arrayidx582026.case.2, i2 0, void %arrayidx582026.case.3, i2 1, void %arrayidx582026.case.0, i2 2, void %arrayidx582026.case.1

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="1">
<![CDATA[
entry:43 %zext_ln108 = zext i1 %tmp_65

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %mul = fmul i32 %delta, i32 %LUT_B0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %p_ZL1P_0_0_0_addr = getelementptr i32 %p_ZL1P_0_0_0, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_addr"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %p_ZL1P_0_0_1_addr = getelementptr i32 %p_ZL1P_0_0_1, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_addr"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51 %p_ZL1P_0_0_2_addr = getelementptr i32 %p_ZL1P_0_0_2, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_addr"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %p_ZL1P_0_0_3_addr = getelementptr i32 %p_ZL1P_0_0_3, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_addr"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1">
<![CDATA[
entry:53 %p_ZL1P_0_0_0_load = load i1 %p_ZL1P_0_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_load"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1">
<![CDATA[
entry:54 %p_ZL1P_0_0_1_load = load i1 %p_ZL1P_0_0_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_load"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1">
<![CDATA[
entry:55 %p_ZL1P_0_0_2_load = load i1 %p_ZL1P_0_0_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_load"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1">
<![CDATA[
entry:56 %p_ZL1P_0_0_3_load = load i1 %p_ZL1P_0_0_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_load"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61 %mul4 = fmul i32 %delta, i32 %LUT_B1_load

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:62 %add_ln113 = add i3 %k, i3 1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:63 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln113, i32 2

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="1">
<![CDATA[
entry:64 %zext_ln113 = zext i1 %tmp_66

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:65 %p_ZL1P_0_0_0_addr_4 = getelementptr i32 %p_ZL1P_0_0_0, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_addr_4"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:66 %p_ZL1P_0_0_1_addr_4 = getelementptr i32 %p_ZL1P_0_0_1, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_addr_4"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:67 %p_ZL1P_0_0_2_addr_4 = getelementptr i32 %p_ZL1P_0_0_2, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_addr_4"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68 %p_ZL1P_0_0_3_addr_4 = getelementptr i32 %p_ZL1P_0_0_3, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_addr_4"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71 %mul5 = fmul i32 %delta, i32 %LUT_B2_load

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:72 %add_ln114 = add i3 %k, i3 2

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:73 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln114, i32 2

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="1">
<![CDATA[
entry:74 %zext_ln114 = zext i1 %tmp_67

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:75 %p_ZL1P_0_0_0_addr_5 = getelementptr i32 %p_ZL1P_0_0_0, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_addr_5"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %p_ZL1P_0_0_1_addr_5 = getelementptr i32 %p_ZL1P_0_0_1, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_addr_5"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:77 %p_ZL1P_0_0_2_addr_5 = getelementptr i32 %p_ZL1P_0_0_2, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_addr_5"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:78 %p_ZL1P_0_0_3_addr_5 = getelementptr i32 %p_ZL1P_0_0_3, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_addr_5"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81 %mul6 = fmul i32 %delta, i32 %LUT_B3_load

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:82 %add_ln115 = add i3 %k, i3 3

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:83 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln115, i32 2

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="1">
<![CDATA[
entry:84 %zext_ln115 = zext i1 %tmp_68

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:85 %p_ZL1P_0_0_0_addr_6 = getelementptr i32 %p_ZL1P_0_0_0, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_addr_6"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:86 %p_ZL1P_0_0_1_addr_6 = getelementptr i32 %p_ZL1P_0_0_1, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_addr_6"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:87 %p_ZL1P_0_0_2_addr_6 = getelementptr i32 %p_ZL1P_0_0_2, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_addr_6"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:88 %p_ZL1P_0_0_3_addr_6 = getelementptr i32 %p_ZL1P_0_0_3, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_addr_6"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="1">
<![CDATA[
entry:93 %zext_ln108_1 = zext i1 %tmp_69

]]></Node>
<StgValue><ssdm name="zext_ln108_1"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:94 %p_ZL1P_0_1_0_addr = getelementptr i32 %p_ZL1P_0_1_0, i64 0, i64 %zext_ln108_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_addr"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:95 %p_ZL1P_0_1_1_addr = getelementptr i32 %p_ZL1P_0_1_1, i64 0, i64 %zext_ln108_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_addr"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:96 %p_ZL1P_0_1_2_addr = getelementptr i32 %p_ZL1P_0_1_2, i64 0, i64 %zext_ln108_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_addr"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:97 %p_ZL1P_0_1_3_addr = getelementptr i32 %p_ZL1P_0_1_3, i64 0, i64 %zext_ln108_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_addr"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:98 %add_ln113_1 = add i3 %k_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln113_1"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:99 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln113_1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="1">
<![CDATA[
entry:100 %zext_ln113_1 = zext i1 %tmp_70

]]></Node>
<StgValue><ssdm name="zext_ln113_1"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:101 %p_ZL1P_0_1_0_addr_4 = getelementptr i32 %p_ZL1P_0_1_0, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_addr_4"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:102 %p_ZL1P_0_1_1_addr_4 = getelementptr i32 %p_ZL1P_0_1_1, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_addr_4"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:103 %p_ZL1P_0_1_2_addr_4 = getelementptr i32 %p_ZL1P_0_1_2, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_addr_4"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:104 %p_ZL1P_0_1_3_addr_4 = getelementptr i32 %p_ZL1P_0_1_3, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_addr_4"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:105 %add_ln114_1 = add i3 %k_8, i3 2

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:106 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln114_1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:112 %add_ln115_1 = add i3 %k_8, i3 3

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:113 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln115_1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="1">
<![CDATA[
entry:122 %zext_ln108_2 = zext i1 %tmp_73

]]></Node>
<StgValue><ssdm name="zext_ln108_2"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:123 %p_ZL1P_0_2_0_addr = getelementptr i32 %p_ZL1P_0_2_0, i64 0, i64 %zext_ln108_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_addr"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:124 %p_ZL1P_0_2_1_addr = getelementptr i32 %p_ZL1P_0_2_1, i64 0, i64 %zext_ln108_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_addr"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:125 %p_ZL1P_0_2_2_addr = getelementptr i32 %p_ZL1P_0_2_2, i64 0, i64 %zext_ln108_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_addr"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:126 %p_ZL1P_0_2_3_addr = getelementptr i32 %p_ZL1P_0_2_3, i64 0, i64 %zext_ln108_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_addr"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:127 %add_ln113_2 = add i3 %k_9, i3 1

]]></Node>
<StgValue><ssdm name="add_ln113_2"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:128 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln113_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="1">
<![CDATA[
entry:129 %zext_ln113_2 = zext i1 %tmp_74

]]></Node>
<StgValue><ssdm name="zext_ln113_2"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:130 %p_ZL1P_0_2_0_addr_4 = getelementptr i32 %p_ZL1P_0_2_0, i64 0, i64 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_addr_4"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:131 %p_ZL1P_0_2_1_addr_4 = getelementptr i32 %p_ZL1P_0_2_1, i64 0, i64 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_addr_4"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:132 %p_ZL1P_0_2_2_addr_4 = getelementptr i32 %p_ZL1P_0_2_2, i64 0, i64 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_addr_4"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:133 %p_ZL1P_0_2_3_addr_4 = getelementptr i32 %p_ZL1P_0_2_3, i64 0, i64 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_addr_4"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:134 %add_ln114_2 = add i3 %k_9, i3 2

]]></Node>
<StgValue><ssdm name="add_ln114_2"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:135 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln114_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:141 %add_ln115_2 = add i3 %k_9, i3 3

]]></Node>
<StgValue><ssdm name="add_ln115_2"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:142 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln115_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="1">
<![CDATA[
entry:151 %zext_ln108_3 = zext i1 %tmp_77

]]></Node>
<StgValue><ssdm name="zext_ln108_3"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:152 %p_ZL1P_0_3_0_addr = getelementptr i32 %p_ZL1P_0_3_0, i64 0, i64 %zext_ln108_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_addr"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:153 %p_ZL1P_0_3_1_addr = getelementptr i32 %p_ZL1P_0_3_1, i64 0, i64 %zext_ln108_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_addr"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:154 %p_ZL1P_0_3_2_addr = getelementptr i32 %p_ZL1P_0_3_2, i64 0, i64 %zext_ln108_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_addr"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:155 %p_ZL1P_0_3_3_addr = getelementptr i32 %p_ZL1P_0_3_3, i64 0, i64 %zext_ln108_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_addr"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:156 %add_ln113_3 = add i3 %k_10, i3 1

]]></Node>
<StgValue><ssdm name="add_ln113_3"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:157 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln113_3, i32 2

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="1">
<![CDATA[
entry:158 %zext_ln113_3 = zext i1 %tmp_78

]]></Node>
<StgValue><ssdm name="zext_ln113_3"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:159 %p_ZL1P_0_3_0_addr_4 = getelementptr i32 %p_ZL1P_0_3_0, i64 0, i64 %zext_ln113_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_addr_4"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:160 %p_ZL1P_0_3_1_addr_4 = getelementptr i32 %p_ZL1P_0_3_1, i64 0, i64 %zext_ln113_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_addr_4"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:161 %p_ZL1P_0_3_2_addr_4 = getelementptr i32 %p_ZL1P_0_3_2, i64 0, i64 %zext_ln113_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_addr_4"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:162 %p_ZL1P_0_3_3_addr_4 = getelementptr i32 %p_ZL1P_0_3_3, i64 0, i64 %zext_ln113_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_addr_4"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:163 %add_ln114_3 = add i3 %k_10, i3 2

]]></Node>
<StgValue><ssdm name="add_ln114_3"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:164 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln114_3, i32 2

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:170 %add_ln115_3 = add i3 %k_10, i3 3

]]></Node>
<StgValue><ssdm name="add_ln115_3"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:171 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln115_3, i32 2

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="3">
<![CDATA[
entry:177 %k_11 = load i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0

]]></Node>
<StgValue><ssdm name="k_11"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="2" op_0_bw="3">
<![CDATA[
entry:178 %trunc_ln108_4 = trunc i3 %k_11

]]></Node>
<StgValue><ssdm name="trunc_ln108_4"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:179 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k_11, i32 2

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="3">
<![CDATA[
entry:206 %k_12 = load i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1

]]></Node>
<StgValue><ssdm name="k_12"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="2" op_0_bw="3">
<![CDATA[
entry:207 %trunc_ln108_5 = trunc i3 %k_12

]]></Node>
<StgValue><ssdm name="trunc_ln108_5"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:208 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k_12, i32 2

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:214 %add_ln113_5 = add i3 %k_12, i3 1

]]></Node>
<StgValue><ssdm name="add_ln113_5"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:215 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln113_5, i32 2

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:221 %add_ln114_5 = add i3 %k_12, i3 2

]]></Node>
<StgValue><ssdm name="add_ln114_5"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:222 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln114_5, i32 2

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="1">
<![CDATA[
entry:223 %zext_ln114_5 = zext i1 %tmp_87

]]></Node>
<StgValue><ssdm name="zext_ln114_5"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:224 %p_ZL1P_1_1_0_addr_5 = getelementptr i32 %p_ZL1P_1_1_0, i64 0, i64 %zext_ln114_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_addr_5"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:225 %p_ZL1P_1_1_1_addr_5 = getelementptr i32 %p_ZL1P_1_1_1, i64 0, i64 %zext_ln114_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_addr_5"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:226 %p_ZL1P_1_1_2_addr_5 = getelementptr i32 %p_ZL1P_1_1_2, i64 0, i64 %zext_ln114_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_addr_5"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:227 %p_ZL1P_1_1_3_addr_5 = getelementptr i32 %p_ZL1P_1_1_3, i64 0, i64 %zext_ln114_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_addr_5"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:228 %add_ln115_5 = add i3 %k_12, i3 3

]]></Node>
<StgValue><ssdm name="add_ln115_5"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:229 %tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln115_5, i32 2

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="1">
<![CDATA[
entry:230 %zext_ln115_5 = zext i1 %tmp_88

]]></Node>
<StgValue><ssdm name="zext_ln115_5"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:231 %p_ZL1P_1_1_0_addr_6 = getelementptr i32 %p_ZL1P_1_1_0, i64 0, i64 %zext_ln115_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_addr_6"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:232 %p_ZL1P_1_1_1_addr_6 = getelementptr i32 %p_ZL1P_1_1_1, i64 0, i64 %zext_ln115_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_addr_6"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:233 %p_ZL1P_1_1_2_addr_6 = getelementptr i32 %p_ZL1P_1_1_2, i64 0, i64 %zext_ln115_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_addr_6"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:234 %p_ZL1P_1_1_3_addr_6 = getelementptr i32 %p_ZL1P_1_1_3, i64 0, i64 %zext_ln115_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_addr_6"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="3" op_0_bw="3">
<![CDATA[
entry:235 %k_13 = load i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2

]]></Node>
<StgValue><ssdm name="k_13"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="2" op_0_bw="3">
<![CDATA[
entry:236 %trunc_ln108_6 = trunc i3 %k_13

]]></Node>
<StgValue><ssdm name="trunc_ln108_6"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:237 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k_13, i32 2

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:243 %add_ln113_6 = add i3 %k_13, i3 1

]]></Node>
<StgValue><ssdm name="add_ln113_6"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:244 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln113_6, i32 2

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:250 %add_ln114_6 = add i3 %k_13, i3 2

]]></Node>
<StgValue><ssdm name="add_ln114_6"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:251 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln114_6, i32 2

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="1">
<![CDATA[
entry:252 %zext_ln114_6 = zext i1 %tmp_91

]]></Node>
<StgValue><ssdm name="zext_ln114_6"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:253 %p_ZL1P_1_2_0_addr_5 = getelementptr i32 %p_ZL1P_1_2_0, i64 0, i64 %zext_ln114_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_addr_5"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:254 %p_ZL1P_1_2_1_addr_5 = getelementptr i32 %p_ZL1P_1_2_1, i64 0, i64 %zext_ln114_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_addr_5"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:255 %p_ZL1P_1_2_2_addr_5 = getelementptr i32 %p_ZL1P_1_2_2, i64 0, i64 %zext_ln114_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_addr_5"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:256 %p_ZL1P_1_2_3_addr_5 = getelementptr i32 %p_ZL1P_1_2_3, i64 0, i64 %zext_ln114_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_addr_5"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:257 %add_ln115_6 = add i3 %k_13, i3 3

]]></Node>
<StgValue><ssdm name="add_ln115_6"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:258 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln115_6, i32 2

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="1">
<![CDATA[
entry:259 %zext_ln115_6 = zext i1 %tmp_92

]]></Node>
<StgValue><ssdm name="zext_ln115_6"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:260 %p_ZL1P_1_2_0_addr_6 = getelementptr i32 %p_ZL1P_1_2_0, i64 0, i64 %zext_ln115_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_addr_6"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:261 %p_ZL1P_1_2_1_addr_6 = getelementptr i32 %p_ZL1P_1_2_1, i64 0, i64 %zext_ln115_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_addr_6"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:262 %p_ZL1P_1_2_2_addr_6 = getelementptr i32 %p_ZL1P_1_2_2, i64 0, i64 %zext_ln115_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_addr_6"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:263 %p_ZL1P_1_2_3_addr_6 = getelementptr i32 %p_ZL1P_1_2_3, i64 0, i64 %zext_ln115_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_addr_6"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="3">
<![CDATA[
entry:264 %k_7 = load i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="3">
<![CDATA[
entry:265 %trunc_ln108_7 = trunc i3 %k_7

]]></Node>
<StgValue><ssdm name="trunc_ln108_7"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:266 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k_7, i32 2

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:272 %mul17_s = fmul i32 %delta, i32 %LUT_B0_load_4

]]></Node>
<StgValue><ssdm name="mul17_s"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:275 %mul26_s = fmul i32 %delta, i32 %LUT_B1_load_4

]]></Node>
<StgValue><ssdm name="mul26_s"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:278 %mul38_s = fmul i32 %delta, i32 %LUT_B2_load_4

]]></Node>
<StgValue><ssdm name="mul38_s"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:281 %mul50_s = fmul i32 %delta, i32 %LUT_B3_load_4

]]></Node>
<StgValue><ssdm name="mul50_s"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:286 %mul17_2 = fmul i32 %delta, i32 %LUT_B0_load_5

]]></Node>
<StgValue><ssdm name="mul17_2"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:289 %mul26_2 = fmul i32 %delta, i32 %LUT_B1_load_5

]]></Node>
<StgValue><ssdm name="mul26_2"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="8">
<![CDATA[
entry:291 %LUT_B2_load_5 = load i8 %LUT_B2_addr_5

]]></Node>
<StgValue><ssdm name="LUT_B2_load_5"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:292 %mul38_2 = fmul i32 %delta, i32 %LUT_B2_load_5

]]></Node>
<StgValue><ssdm name="mul38_2"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="8">
<![CDATA[
entry:294 %LUT_B3_load_5 = load i8 %LUT_B3_addr_5

]]></Node>
<StgValue><ssdm name="LUT_B3_load_5"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:295 %mul50_2 = fmul i32 %delta, i32 %LUT_B3_load_5

]]></Node>
<StgValue><ssdm name="mul50_2"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:300 %mul17_3 = fmul i32 %delta, i32 %LUT_B0_load_6

]]></Node>
<StgValue><ssdm name="mul17_3"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:303 %mul26_3 = fmul i32 %delta, i32 %LUT_B1_load_6

]]></Node>
<StgValue><ssdm name="mul26_3"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:304 %LUT_B2_addr_6 = getelementptr i32 %LUT_B2, i64 0, i64 %zext_ln112_3

]]></Node>
<StgValue><ssdm name="LUT_B2_addr_6"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="8">
<![CDATA[
entry:305 %LUT_B2_load_6 = load i8 %LUT_B2_addr_6

]]></Node>
<StgValue><ssdm name="LUT_B2_load_6"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:307 %LUT_B3_addr_6 = getelementptr i32 %LUT_B3, i64 0, i64 %zext_ln112_3

]]></Node>
<StgValue><ssdm name="LUT_B3_addr_6"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="8">
<![CDATA[
entry:308 %LUT_B3_load_6 = load i8 %LUT_B3_addr_6

]]></Node>
<StgValue><ssdm name="LUT_B3_load_6"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:314 %mul17_1 = fmul i32 %delta_1, i32 %LUT_B0_load_7

]]></Node>
<StgValue><ssdm name="mul17_1"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:317 %mul26_1 = fmul i32 %delta_1, i32 %LUT_B1_load_7

]]></Node>
<StgValue><ssdm name="mul26_1"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="8">
<![CDATA[
entry:327 %LUT_B0_load_8 = load i8 %LUT_B0_addr_8

]]></Node>
<StgValue><ssdm name="LUT_B0_load_8"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:328 %mul17_1_1 = fmul i32 %delta_1, i32 %LUT_B0_load_8

]]></Node>
<StgValue><ssdm name="mul17_1_1"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="8">
<![CDATA[
entry:330 %LUT_B1_load_8 = load i8 %LUT_B1_addr_8

]]></Node>
<StgValue><ssdm name="LUT_B1_load_8"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:331 %mul26_1_1 = fmul i32 %delta_1, i32 %LUT_B1_load_8

]]></Node>
<StgValue><ssdm name="mul26_1_1"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:334 %mul38_1_1 = fmul i32 %delta_1, i32 %LUT_B2_load_8

]]></Node>
<StgValue><ssdm name="mul38_1_1"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:337 %mul50_1_1 = fmul i32 %delta_1, i32 %LUT_B3_load_8

]]></Node>
<StgValue><ssdm name="mul50_1_1"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:340 %LUT_B0_addr_9 = getelementptr i32 %LUT_B0, i64 0, i64 %zext_ln112_6

]]></Node>
<StgValue><ssdm name="LUT_B0_addr_9"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="8">
<![CDATA[
entry:341 %LUT_B0_load_9 = load i8 %LUT_B0_addr_9

]]></Node>
<StgValue><ssdm name="LUT_B0_load_9"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:343 %LUT_B1_addr_9 = getelementptr i32 %LUT_B1, i64 0, i64 %zext_ln112_6

]]></Node>
<StgValue><ssdm name="LUT_B1_addr_9"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="8">
<![CDATA[
entry:344 %LUT_B1_load_9 = load i8 %LUT_B1_addr_9

]]></Node>
<StgValue><ssdm name="LUT_B1_load_9"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:348 %mul38_1_2 = fmul i32 %delta_1, i32 %LUT_B2_load_9

]]></Node>
<StgValue><ssdm name="mul38_1_2"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:351 %mul50_1_2 = fmul i32 %delta_1, i32 %LUT_B3_load_9

]]></Node>
<StgValue><ssdm name="mul50_1_2"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:364 %add_ln113_7 = add i3 %k_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln113_7"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:365 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln113_7, i32 2

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:373 %mul38_1_3 = fmul i32 %delta_1, i32 %LUT_B2_load_10

]]></Node>
<StgValue><ssdm name="mul38_1_3"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:374 %add_ln114_7 = add i3 %k_7, i3 2

]]></Node>
<StgValue><ssdm name="add_ln114_7"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:375 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln114_7, i32 2

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="1">
<![CDATA[
entry:376 %zext_ln114_7 = zext i1 %tmp_95

]]></Node>
<StgValue><ssdm name="zext_ln114_7"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:377 %p_ZL1P_1_3_0_addr_5 = getelementptr i32 %p_ZL1P_1_3_0, i64 0, i64 %zext_ln114_7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_addr_5"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:378 %p_ZL1P_1_3_1_addr_5 = getelementptr i32 %p_ZL1P_1_3_1, i64 0, i64 %zext_ln114_7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_addr_5"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:379 %p_ZL1P_1_3_2_addr_5 = getelementptr i32 %p_ZL1P_1_3_2, i64 0, i64 %zext_ln114_7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_addr_5"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:380 %p_ZL1P_1_3_3_addr_5 = getelementptr i32 %p_ZL1P_1_3_3, i64 0, i64 %zext_ln114_7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_addr_5"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:383 %mul50_1_3 = fmul i32 %delta_1, i32 %LUT_B3_load_10

]]></Node>
<StgValue><ssdm name="mul50_1_3"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:384 %add_ln115_7 = add i3 %k_7, i3 3

]]></Node>
<StgValue><ssdm name="add_ln115_7"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:385 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln115_7, i32 2

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="1">
<![CDATA[
entry:386 %zext_ln115_7 = zext i1 %tmp_96

]]></Node>
<StgValue><ssdm name="zext_ln115_7"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:387 %p_ZL1P_1_3_0_addr_6 = getelementptr i32 %p_ZL1P_1_3_0, i64 0, i64 %zext_ln115_7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_addr_6"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:388 %p_ZL1P_1_3_1_addr_6 = getelementptr i32 %p_ZL1P_1_3_1, i64 0, i64 %zext_ln115_7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_addr_6"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:389 %p_ZL1P_1_3_2_addr_6 = getelementptr i32 %p_ZL1P_1_3_2, i64 0, i64 %zext_ln115_7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_addr_6"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:390 %p_ZL1P_1_3_3_addr_6 = getelementptr i32 %p_ZL1P_1_3_3, i64 0, i64 %zext_ln115_7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_addr_6"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="1">
<![CDATA[
entry:391 %p_ZL1P_0_0_0_load_4 = load i1 %p_ZL1P_0_0_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_load_4"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="1">
<![CDATA[
entry:392 %p_ZL1P_0_0_1_load_4 = load i1 %p_ZL1P_0_0_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_load_4"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="1">
<![CDATA[
entry:393 %p_ZL1P_0_0_2_load_4 = load i1 %p_ZL1P_0_0_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_load_4"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="1">
<![CDATA[
entry:394 %p_ZL1P_0_0_3_load_4 = load i1 %p_ZL1P_0_0_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_load_4"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="1">
<![CDATA[
entry:397 %p_ZL1P_0_0_0_load_5 = load i1 %p_ZL1P_0_0_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_load_5"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="1">
<![CDATA[
entry:398 %p_ZL1P_0_0_1_load_5 = load i1 %p_ZL1P_0_0_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_load_5"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="1">
<![CDATA[
entry:399 %p_ZL1P_0_0_2_load_5 = load i1 %p_ZL1P_0_0_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_load_5"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="1">
<![CDATA[
entry:400 %p_ZL1P_0_0_3_load_5 = load i1 %p_ZL1P_0_0_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_load_5"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="1">
<![CDATA[
entry:403 %p_ZL1P_0_0_0_load_6 = load i1 %p_ZL1P_0_0_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_load_6"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="1">
<![CDATA[
entry:404 %p_ZL1P_0_0_1_load_6 = load i1 %p_ZL1P_0_0_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_load_6"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="1">
<![CDATA[
entry:405 %p_ZL1P_0_0_2_load_6 = load i1 %p_ZL1P_0_0_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_load_6"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="1">
<![CDATA[
entry:406 %p_ZL1P_0_0_3_load_6 = load i1 %p_ZL1P_0_0_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_load_6"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:0 %p_ZL1P_0_1_0_load = load i1 %p_ZL1P_0_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_load"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:1 %p_ZL1P_0_1_1_load = load i1 %p_ZL1P_0_1_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_load"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:2 %p_ZL1P_0_1_2_load = load i1 %p_ZL1P_0_1_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_load"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:3 %p_ZL1P_0_1_3_load = load i1 %p_ZL1P_0_1_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_load"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:6 %p_ZL1P_0_1_0_load_4 = load i1 %p_ZL1P_0_1_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_load_4"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:7 %p_ZL1P_0_1_1_load_4 = load i1 %p_ZL1P_0_1_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_load_4"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:8 %p_ZL1P_0_1_2_load_4 = load i1 %p_ZL1P_0_1_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_load_4"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:9 %p_ZL1P_0_1_3_load_4 = load i1 %p_ZL1P_0_1_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_load_4"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx582026.exit:24 %switch_ln112 = switch i2 %trunc_ln108_1, void %arrayidx582026.128.case.2, i2 0, void %arrayidx582026.128.case.3, i2 1, void %arrayidx582026.128.case.0, i2 2, void %arrayidx582026.128.case.1

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:0 %p_ZL1P_0_2_0_load = load i1 %p_ZL1P_0_2_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_load"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:1 %p_ZL1P_0_2_1_load = load i1 %p_ZL1P_0_2_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_load"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:2 %p_ZL1P_0_2_2_load = load i1 %p_ZL1P_0_2_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_load"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:3 %p_ZL1P_0_2_3_load = load i1 %p_ZL1P_0_2_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_load"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:6 %p_ZL1P_0_2_0_load_4 = load i1 %p_ZL1P_0_2_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_load_4"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:7 %p_ZL1P_0_2_1_load_4 = load i1 %p_ZL1P_0_2_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_load_4"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:8 %p_ZL1P_0_2_2_load_4 = load i1 %p_ZL1P_0_2_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_load_4"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:9 %p_ZL1P_0_2_3_load_4 = load i1 %p_ZL1P_0_2_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_load_4"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx582026.128.exit:24 %switch_ln112 = switch i2 %trunc_ln108_2, void %arrayidx582026.2.case.2, i2 0, void %arrayidx582026.2.case.3, i2 1, void %arrayidx582026.2.case.0, i2 2, void %arrayidx582026.2.case.1

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:0 %p_ZL1P_0_3_0_load = load i1 %p_ZL1P_0_3_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_load"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:1 %p_ZL1P_0_3_1_load = load i1 %p_ZL1P_0_3_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_load"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:2 %p_ZL1P_0_3_2_load = load i1 %p_ZL1P_0_3_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_load"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:3 %p_ZL1P_0_3_3_load = load i1 %p_ZL1P_0_3_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_load"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:6 %p_ZL1P_0_3_0_load_4 = load i1 %p_ZL1P_0_3_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_load_4"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:7 %p_ZL1P_0_3_1_load_4 = load i1 %p_ZL1P_0_3_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_load_4"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:8 %p_ZL1P_0_3_2_load_4 = load i1 %p_ZL1P_0_3_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_load_4"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:9 %p_ZL1P_0_3_3_load_4 = load i1 %p_ZL1P_0_3_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_load_4"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx582026.2.exit:24 %switch_ln112 = switch i2 %trunc_ln108_3, void %arrayidx582026.3.case.2, i2 0, void %arrayidx582026.3.case.3, i2 1, void %arrayidx582026.3.case.0, i2 2, void %arrayidx582026.3.case.1

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:12 %p_ZL1P_1_1_0_load_5 = load i1 %p_ZL1P_1_1_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_load_5"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:13 %p_ZL1P_1_1_1_load_5 = load i1 %p_ZL1P_1_1_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_load_5"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:14 %p_ZL1P_1_1_2_load_5 = load i1 %p_ZL1P_1_1_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_load_5"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:15 %p_ZL1P_1_1_3_load_5 = load i1 %p_ZL1P_1_1_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_load_5"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:18 %p_ZL1P_1_1_0_load_6 = load i1 %p_ZL1P_1_1_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_load_6"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:19 %p_ZL1P_1_1_1_load_6 = load i1 %p_ZL1P_1_1_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_load_6"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:20 %p_ZL1P_1_1_2_load_6 = load i1 %p_ZL1P_1_1_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_load_6"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:21 %p_ZL1P_1_1_3_load_6 = load i1 %p_ZL1P_1_1_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_load_6"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx582026.1.exit:24 %switch_ln112 = switch i2 %trunc_ln108_5, void %arrayidx582026.1.1.case.2, i2 0, void %arrayidx582026.1.1.case.3, i2 1, void %arrayidx582026.1.1.case.0, i2 2, void %arrayidx582026.1.1.case.1

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:12 %p_ZL1P_1_2_0_load_5 = load i1 %p_ZL1P_1_2_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_load_5"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:13 %p_ZL1P_1_2_1_load_5 = load i1 %p_ZL1P_1_2_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_load_5"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:14 %p_ZL1P_1_2_2_load_5 = load i1 %p_ZL1P_1_2_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_load_5"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:15 %p_ZL1P_1_2_3_load_5 = load i1 %p_ZL1P_1_2_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_load_5"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:18 %p_ZL1P_1_2_0_load_6 = load i1 %p_ZL1P_1_2_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_load_6"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:19 %p_ZL1P_1_2_1_load_6 = load i1 %p_ZL1P_1_2_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_load_6"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:20 %p_ZL1P_1_2_2_load_6 = load i1 %p_ZL1P_1_2_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_load_6"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:21 %p_ZL1P_1_2_3_load_6 = load i1 %p_ZL1P_1_2_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_load_6"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx582026.1.1.exit:24 %switch_ln112 = switch i2 %trunc_ln108_6, void %arrayidx582026.1.2.case.2, i2 0, void %arrayidx582026.1.2.case.3, i2 1, void %arrayidx582026.1.2.case.0, i2 2, void %arrayidx582026.1.2.case.1

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:12 %p_ZL1P_1_3_0_load_5 = load i1 %p_ZL1P_1_3_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_load_5"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:13 %p_ZL1P_1_3_1_load_5 = load i1 %p_ZL1P_1_3_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_load_5"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:14 %p_ZL1P_1_3_2_load_5 = load i1 %p_ZL1P_1_3_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_load_5"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:15 %p_ZL1P_1_3_3_load_5 = load i1 %p_ZL1P_1_3_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_load_5"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:18 %p_ZL1P_1_3_0_load_6 = load i1 %p_ZL1P_1_3_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_load_6"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:19 %p_ZL1P_1_3_1_load_6 = load i1 %p_ZL1P_1_3_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_load_6"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:20 %p_ZL1P_1_3_2_load_6 = load i1 %p_ZL1P_1_3_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_load_6"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:21 %p_ZL1P_1_3_3_load_6 = load i1 %p_ZL1P_1_3_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_load_6"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx582026.1.2.exit:24 %switch_ln112 = switch i2 %trunc_ln108_7, void %arrayidx582026.1.3.case.2, i2 0, void %arrayidx582026.1.3.case.3, i2 1, void %arrayidx582026.1.3.case.0, i2 2, void %arrayidx582026.1.3.case.1

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="402" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %mul = fmul i32 %delta, i32 %LUT_B0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1">
<![CDATA[
entry:53 %p_ZL1P_0_0_0_load = load i1 %p_ZL1P_0_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_load"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1">
<![CDATA[
entry:54 %p_ZL1P_0_0_1_load = load i1 %p_ZL1P_0_0_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_load"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1">
<![CDATA[
entry:55 %p_ZL1P_0_0_2_load = load i1 %p_ZL1P_0_0_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_load"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1">
<![CDATA[
entry:56 %p_ZL1P_0_0_3_load = load i1 %p_ZL1P_0_0_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_load"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
entry:57 %tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %p_ZL1P_0_0_0_load, i2 1, i32 %p_ZL1P_0_0_1_load, i2 2, i32 %p_ZL1P_0_0_2_load, i2 3, i32 %p_ZL1P_0_0_3_load, i32 <undef>, i2 %trunc_ln108

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61 %mul4 = fmul i32 %delta, i32 %LUT_B1_load

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71 %mul5 = fmul i32 %delta, i32 %LUT_B2_load

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81 %mul6 = fmul i32 %delta, i32 %LUT_B3_load

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="1">
<![CDATA[
entry:107 %zext_ln114_1 = zext i1 %tmp_71

]]></Node>
<StgValue><ssdm name="zext_ln114_1"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:108 %p_ZL1P_0_1_0_addr_5 = getelementptr i32 %p_ZL1P_0_1_0, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_addr_5"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:109 %p_ZL1P_0_1_1_addr_5 = getelementptr i32 %p_ZL1P_0_1_1, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_addr_5"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:110 %p_ZL1P_0_1_2_addr_5 = getelementptr i32 %p_ZL1P_0_1_2, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_addr_5"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:111 %p_ZL1P_0_1_3_addr_5 = getelementptr i32 %p_ZL1P_0_1_3, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_addr_5"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="1">
<![CDATA[
entry:114 %zext_ln115_1 = zext i1 %tmp_72

]]></Node>
<StgValue><ssdm name="zext_ln115_1"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:115 %p_ZL1P_0_1_0_addr_6 = getelementptr i32 %p_ZL1P_0_1_0, i64 0, i64 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_addr_6"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:116 %p_ZL1P_0_1_1_addr_6 = getelementptr i32 %p_ZL1P_0_1_1, i64 0, i64 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_addr_6"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:117 %p_ZL1P_0_1_2_addr_6 = getelementptr i32 %p_ZL1P_0_1_2, i64 0, i64 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_addr_6"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:118 %p_ZL1P_0_1_3_addr_6 = getelementptr i32 %p_ZL1P_0_1_3, i64 0, i64 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_addr_6"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="1">
<![CDATA[
entry:180 %zext_ln108_4 = zext i1 %tmp_81

]]></Node>
<StgValue><ssdm name="zext_ln108_4"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:181 %p_ZL1P_1_0_0_addr = getelementptr i32 %p_ZL1P_1_0_0, i64 0, i64 %zext_ln108_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_addr"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:182 %p_ZL1P_1_0_1_addr = getelementptr i32 %p_ZL1P_1_0_1, i64 0, i64 %zext_ln108_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_addr"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:183 %p_ZL1P_1_0_2_addr = getelementptr i32 %p_ZL1P_1_0_2, i64 0, i64 %zext_ln108_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_addr"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:184 %p_ZL1P_1_0_3_addr = getelementptr i32 %p_ZL1P_1_0_3, i64 0, i64 %zext_ln108_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_addr"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:185 %add_ln113_4 = add i3 %k_11, i3 1

]]></Node>
<StgValue><ssdm name="add_ln113_4"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:186 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln113_4, i32 2

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="1">
<![CDATA[
entry:187 %zext_ln113_4 = zext i1 %tmp_82

]]></Node>
<StgValue><ssdm name="zext_ln113_4"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:188 %p_ZL1P_1_0_0_addr_4 = getelementptr i32 %p_ZL1P_1_0_0, i64 0, i64 %zext_ln113_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_addr_4"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:189 %p_ZL1P_1_0_1_addr_4 = getelementptr i32 %p_ZL1P_1_0_1, i64 0, i64 %zext_ln113_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_addr_4"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:190 %p_ZL1P_1_0_2_addr_4 = getelementptr i32 %p_ZL1P_1_0_2, i64 0, i64 %zext_ln113_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_addr_4"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:191 %p_ZL1P_1_0_3_addr_4 = getelementptr i32 %p_ZL1P_1_0_3, i64 0, i64 %zext_ln113_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_addr_4"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:192 %add_ln114_4 = add i3 %k_11, i3 2

]]></Node>
<StgValue><ssdm name="add_ln114_4"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:193 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln114_4, i32 2

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:199 %add_ln115_4 = add i3 %k_11, i3 3

]]></Node>
<StgValue><ssdm name="add_ln115_4"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:200 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln115_4, i32 2

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:272 %mul17_s = fmul i32 %delta, i32 %LUT_B0_load_4

]]></Node>
<StgValue><ssdm name="mul17_s"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:275 %mul26_s = fmul i32 %delta, i32 %LUT_B1_load_4

]]></Node>
<StgValue><ssdm name="mul26_s"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:278 %mul38_s = fmul i32 %delta, i32 %LUT_B2_load_4

]]></Node>
<StgValue><ssdm name="mul38_s"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:281 %mul50_s = fmul i32 %delta, i32 %LUT_B3_load_4

]]></Node>
<StgValue><ssdm name="mul50_s"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:286 %mul17_2 = fmul i32 %delta, i32 %LUT_B0_load_5

]]></Node>
<StgValue><ssdm name="mul17_2"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:289 %mul26_2 = fmul i32 %delta, i32 %LUT_B1_load_5

]]></Node>
<StgValue><ssdm name="mul26_2"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:292 %mul38_2 = fmul i32 %delta, i32 %LUT_B2_load_5

]]></Node>
<StgValue><ssdm name="mul38_2"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:295 %mul50_2 = fmul i32 %delta, i32 %LUT_B3_load_5

]]></Node>
<StgValue><ssdm name="mul50_2"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:300 %mul17_3 = fmul i32 %delta, i32 %LUT_B0_load_6

]]></Node>
<StgValue><ssdm name="mul17_3"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:303 %mul26_3 = fmul i32 %delta, i32 %LUT_B1_load_6

]]></Node>
<StgValue><ssdm name="mul26_3"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="8">
<![CDATA[
entry:305 %LUT_B2_load_6 = load i8 %LUT_B2_addr_6

]]></Node>
<StgValue><ssdm name="LUT_B2_load_6"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:306 %mul38_3 = fmul i32 %delta, i32 %LUT_B2_load_6

]]></Node>
<StgValue><ssdm name="mul38_3"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="8">
<![CDATA[
entry:308 %LUT_B3_load_6 = load i8 %LUT_B3_addr_6

]]></Node>
<StgValue><ssdm name="LUT_B3_load_6"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:309 %mul50_3 = fmul i32 %delta, i32 %LUT_B3_load_6

]]></Node>
<StgValue><ssdm name="mul50_3"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:314 %mul17_1 = fmul i32 %delta_1, i32 %LUT_B0_load_7

]]></Node>
<StgValue><ssdm name="mul17_1"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:317 %mul26_1 = fmul i32 %delta_1, i32 %LUT_B1_load_7

]]></Node>
<StgValue><ssdm name="mul26_1"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:318 %LUT_B2_addr_7 = getelementptr i32 %LUT_B2, i64 0, i64 %zext_ln112_4

]]></Node>
<StgValue><ssdm name="LUT_B2_addr_7"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="8">
<![CDATA[
entry:319 %LUT_B2_load_7 = load i8 %LUT_B2_addr_7

]]></Node>
<StgValue><ssdm name="LUT_B2_load_7"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:321 %LUT_B3_addr_7 = getelementptr i32 %LUT_B3, i64 0, i64 %zext_ln112_4

]]></Node>
<StgValue><ssdm name="LUT_B3_addr_7"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="8">
<![CDATA[
entry:322 %LUT_B3_load_7 = load i8 %LUT_B3_addr_7

]]></Node>
<StgValue><ssdm name="LUT_B3_load_7"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:328 %mul17_1_1 = fmul i32 %delta_1, i32 %LUT_B0_load_8

]]></Node>
<StgValue><ssdm name="mul17_1_1"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:331 %mul26_1_1 = fmul i32 %delta_1, i32 %LUT_B1_load_8

]]></Node>
<StgValue><ssdm name="mul26_1_1"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:334 %mul38_1_1 = fmul i32 %delta_1, i32 %LUT_B2_load_8

]]></Node>
<StgValue><ssdm name="mul38_1_1"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:337 %mul50_1_1 = fmul i32 %delta_1, i32 %LUT_B3_load_8

]]></Node>
<StgValue><ssdm name="mul50_1_1"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="8">
<![CDATA[
entry:341 %LUT_B0_load_9 = load i8 %LUT_B0_addr_9

]]></Node>
<StgValue><ssdm name="LUT_B0_load_9"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:342 %mul17_1_2 = fmul i32 %delta_1, i32 %LUT_B0_load_9

]]></Node>
<StgValue><ssdm name="mul17_1_2"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="8">
<![CDATA[
entry:344 %LUT_B1_load_9 = load i8 %LUT_B1_addr_9

]]></Node>
<StgValue><ssdm name="LUT_B1_load_9"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:345 %mul26_1_2 = fmul i32 %delta_1, i32 %LUT_B1_load_9

]]></Node>
<StgValue><ssdm name="mul26_1_2"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:348 %mul38_1_2 = fmul i32 %delta_1, i32 %LUT_B2_load_9

]]></Node>
<StgValue><ssdm name="mul38_1_2"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:351 %mul50_1_2 = fmul i32 %delta_1, i32 %LUT_B3_load_9

]]></Node>
<StgValue><ssdm name="mul50_1_2"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:354 %LUT_B0_addr_10 = getelementptr i32 %LUT_B0, i64 0, i64 %zext_ln112_7

]]></Node>
<StgValue><ssdm name="LUT_B0_addr_10"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="8">
<![CDATA[
entry:355 %LUT_B0_load_10 = load i8 %LUT_B0_addr_10

]]></Node>
<StgValue><ssdm name="LUT_B0_load_10"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:361 %LUT_B1_addr_10 = getelementptr i32 %LUT_B1, i64 0, i64 %zext_ln112_7

]]></Node>
<StgValue><ssdm name="LUT_B1_addr_10"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="8">
<![CDATA[
entry:362 %LUT_B1_load_10 = load i8 %LUT_B1_addr_10

]]></Node>
<StgValue><ssdm name="LUT_B1_load_10"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:373 %mul38_1_3 = fmul i32 %delta_1, i32 %LUT_B2_load_10

]]></Node>
<StgValue><ssdm name="mul38_1_3"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:383 %mul50_1_3 = fmul i32 %delta_1, i32 %LUT_B3_load_10

]]></Node>
<StgValue><ssdm name="mul50_1_3"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="1">
<![CDATA[
entry:391 %p_ZL1P_0_0_0_load_4 = load i1 %p_ZL1P_0_0_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_load_4"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="1">
<![CDATA[
entry:392 %p_ZL1P_0_0_1_load_4 = load i1 %p_ZL1P_0_0_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_load_4"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="1">
<![CDATA[
entry:393 %p_ZL1P_0_0_2_load_4 = load i1 %p_ZL1P_0_0_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_load_4"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="1">
<![CDATA[
entry:394 %p_ZL1P_0_0_3_load_4 = load i1 %p_ZL1P_0_0_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_load_4"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
entry:395 %tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %p_ZL1P_0_0_0_load_4, i2 0, i32 %p_ZL1P_0_0_1_load_4, i2 1, i32 %p_ZL1P_0_0_2_load_4, i2 2, i32 %p_ZL1P_0_0_3_load_4, i32 <undef>, i2 %trunc_ln108

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="1">
<![CDATA[
entry:397 %p_ZL1P_0_0_0_load_5 = load i1 %p_ZL1P_0_0_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_load_5"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="1">
<![CDATA[
entry:398 %p_ZL1P_0_0_1_load_5 = load i1 %p_ZL1P_0_0_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_load_5"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="1">
<![CDATA[
entry:399 %p_ZL1P_0_0_2_load_5 = load i1 %p_ZL1P_0_0_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_load_5"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="1">
<![CDATA[
entry:400 %p_ZL1P_0_0_3_load_5 = load i1 %p_ZL1P_0_0_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_load_5"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
entry:401 %tmp_35 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %p_ZL1P_0_0_0_load_5, i2 3, i32 %p_ZL1P_0_0_1_load_5, i2 0, i32 %p_ZL1P_0_0_2_load_5, i2 1, i32 %p_ZL1P_0_0_3_load_5, i32 <undef>, i2 %trunc_ln108

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="1">
<![CDATA[
entry:403 %p_ZL1P_0_0_0_load_6 = load i1 %p_ZL1P_0_0_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_0_load_6"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="1">
<![CDATA[
entry:404 %p_ZL1P_0_0_1_load_6 = load i1 %p_ZL1P_0_0_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_1_load_6"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="1">
<![CDATA[
entry:405 %p_ZL1P_0_0_2_load_6 = load i1 %p_ZL1P_0_0_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_2_load_6"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="1">
<![CDATA[
entry:406 %p_ZL1P_0_0_3_load_6 = load i1 %p_ZL1P_0_0_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_0_3_load_6"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
entry:407 %tmp_36 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %p_ZL1P_0_0_0_load_6, i2 2, i32 %p_ZL1P_0_0_1_load_6, i2 3, i32 %p_ZL1P_0_0_2_load_6, i2 0, i32 %p_ZL1P_0_0_3_load_6, i32 <undef>, i2 %trunc_ln108

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:0 %p_ZL1P_0_1_0_load = load i1 %p_ZL1P_0_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_load"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:1 %p_ZL1P_0_1_1_load = load i1 %p_ZL1P_0_1_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_load"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:2 %p_ZL1P_0_1_2_load = load i1 %p_ZL1P_0_1_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_load"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:3 %p_ZL1P_0_1_3_load = load i1 %p_ZL1P_0_1_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_load"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.exit:4 %tmp_37 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %p_ZL1P_0_1_0_load, i2 1, i32 %p_ZL1P_0_1_1_load, i2 2, i32 %p_ZL1P_0_1_2_load, i2 3, i32 %p_ZL1P_0_1_3_load, i32 <undef>, i2 %trunc_ln108_1

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:6 %p_ZL1P_0_1_0_load_4 = load i1 %p_ZL1P_0_1_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_load_4"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:7 %p_ZL1P_0_1_1_load_4 = load i1 %p_ZL1P_0_1_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_load_4"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:8 %p_ZL1P_0_1_2_load_4 = load i1 %p_ZL1P_0_1_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_load_4"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:9 %p_ZL1P_0_1_3_load_4 = load i1 %p_ZL1P_0_1_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_load_4"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.exit:10 %tmp_38 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %p_ZL1P_0_1_0_load_4, i2 0, i32 %p_ZL1P_0_1_1_load_4, i2 1, i32 %p_ZL1P_0_1_2_load_4, i2 2, i32 %p_ZL1P_0_1_3_load_4, i32 <undef>, i2 %trunc_ln108_1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:12 %p_ZL1P_0_1_0_load_5 = load i1 %p_ZL1P_0_1_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_load_5"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:13 %p_ZL1P_0_1_1_load_5 = load i1 %p_ZL1P_0_1_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_load_5"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:14 %p_ZL1P_0_1_2_load_5 = load i1 %p_ZL1P_0_1_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_load_5"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:15 %p_ZL1P_0_1_3_load_5 = load i1 %p_ZL1P_0_1_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_load_5"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:18 %p_ZL1P_0_1_0_load_6 = load i1 %p_ZL1P_0_1_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_load_6"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:19 %p_ZL1P_0_1_1_load_6 = load i1 %p_ZL1P_0_1_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_load_6"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:20 %p_ZL1P_0_1_2_load_6 = load i1 %p_ZL1P_0_1_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_load_6"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:21 %p_ZL1P_0_1_3_load_6 = load i1 %p_ZL1P_0_1_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_load_6"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:0 %p_ZL1P_0_2_0_load = load i1 %p_ZL1P_0_2_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_load"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:1 %p_ZL1P_0_2_1_load = load i1 %p_ZL1P_0_2_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_load"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:2 %p_ZL1P_0_2_2_load = load i1 %p_ZL1P_0_2_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_load"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:3 %p_ZL1P_0_2_3_load = load i1 %p_ZL1P_0_2_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_load"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.128.exit:4 %tmp_41 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %p_ZL1P_0_2_0_load, i2 1, i32 %p_ZL1P_0_2_1_load, i2 2, i32 %p_ZL1P_0_2_2_load, i2 3, i32 %p_ZL1P_0_2_3_load, i32 <undef>, i2 %trunc_ln108_2

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:6 %p_ZL1P_0_2_0_load_4 = load i1 %p_ZL1P_0_2_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_load_4"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:7 %p_ZL1P_0_2_1_load_4 = load i1 %p_ZL1P_0_2_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_load_4"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:8 %p_ZL1P_0_2_2_load_4 = load i1 %p_ZL1P_0_2_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_load_4"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:9 %p_ZL1P_0_2_3_load_4 = load i1 %p_ZL1P_0_2_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_load_4"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.128.exit:10 %tmp_42 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %p_ZL1P_0_2_0_load_4, i2 0, i32 %p_ZL1P_0_2_1_load_4, i2 1, i32 %p_ZL1P_0_2_2_load_4, i2 2, i32 %p_ZL1P_0_2_3_load_4, i32 <undef>, i2 %trunc_ln108_2

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:0 %p_ZL1P_0_3_0_load = load i1 %p_ZL1P_0_3_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_load"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:1 %p_ZL1P_0_3_1_load = load i1 %p_ZL1P_0_3_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_load"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:2 %p_ZL1P_0_3_2_load = load i1 %p_ZL1P_0_3_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_load"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:3 %p_ZL1P_0_3_3_load = load i1 %p_ZL1P_0_3_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_load"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.2.exit:4 %tmp_45 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %p_ZL1P_0_3_0_load, i2 1, i32 %p_ZL1P_0_3_1_load, i2 2, i32 %p_ZL1P_0_3_2_load, i2 3, i32 %p_ZL1P_0_3_3_load, i32 <undef>, i2 %trunc_ln108_3

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:6 %p_ZL1P_0_3_0_load_4 = load i1 %p_ZL1P_0_3_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_load_4"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:7 %p_ZL1P_0_3_1_load_4 = load i1 %p_ZL1P_0_3_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_load_4"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:8 %p_ZL1P_0_3_2_load_4 = load i1 %p_ZL1P_0_3_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_load_4"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:9 %p_ZL1P_0_3_3_load_4 = load i1 %p_ZL1P_0_3_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_load_4"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.2.exit:10 %tmp_46 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %p_ZL1P_0_3_0_load_4, i2 0, i32 %p_ZL1P_0_3_1_load_4, i2 1, i32 %p_ZL1P_0_3_2_load_4, i2 2, i32 %p_ZL1P_0_3_3_load_4, i32 <undef>, i2 %trunc_ln108_3

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:0 %p_ZL1P_1_0_0_load = load i1 %p_ZL1P_1_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_load"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:1 %p_ZL1P_1_0_1_load = load i1 %p_ZL1P_1_0_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_load"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:2 %p_ZL1P_1_0_2_load = load i1 %p_ZL1P_1_0_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_load"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:3 %p_ZL1P_1_0_3_load = load i1 %p_ZL1P_1_0_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_load"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:6 %p_ZL1P_1_0_0_load_4 = load i1 %p_ZL1P_1_0_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_load_4"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:7 %p_ZL1P_1_0_1_load_4 = load i1 %p_ZL1P_1_0_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_load_4"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:8 %p_ZL1P_1_0_2_load_4 = load i1 %p_ZL1P_1_0_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_load_4"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:9 %p_ZL1P_1_0_3_load_4 = load i1 %p_ZL1P_1_0_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_load_4"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx582026.3.exit:24 %switch_ln112 = switch i2 %trunc_ln108_4, void %arrayidx582026.1.case.2, i2 0, void %arrayidx582026.1.case.3, i2 1, void %arrayidx582026.1.case.0, i2 2, void %arrayidx582026.1.case.1

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:12 %p_ZL1P_1_1_0_load_5 = load i1 %p_ZL1P_1_1_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_load_5"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:13 %p_ZL1P_1_1_1_load_5 = load i1 %p_ZL1P_1_1_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_load_5"/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:14 %p_ZL1P_1_1_2_load_5 = load i1 %p_ZL1P_1_1_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_load_5"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:15 %p_ZL1P_1_1_3_load_5 = load i1 %p_ZL1P_1_1_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_load_5"/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.1.exit:16 %tmp_55 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %p_ZL1P_1_1_0_load_5, i2 3, i32 %p_ZL1P_1_1_1_load_5, i2 0, i32 %p_ZL1P_1_1_2_load_5, i2 1, i32 %p_ZL1P_1_1_3_load_5, i32 <undef>, i2 %trunc_ln108_5

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:18 %p_ZL1P_1_1_0_load_6 = load i1 %p_ZL1P_1_1_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_load_6"/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:19 %p_ZL1P_1_1_1_load_6 = load i1 %p_ZL1P_1_1_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_load_6"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:20 %p_ZL1P_1_1_2_load_6 = load i1 %p_ZL1P_1_1_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_load_6"/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:21 %p_ZL1P_1_1_3_load_6 = load i1 %p_ZL1P_1_1_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_load_6"/></StgValue>
</operation>

<operation id="544" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.1.exit:22 %tmp_56 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %p_ZL1P_1_1_0_load_6, i2 2, i32 %p_ZL1P_1_1_1_load_6, i2 3, i32 %p_ZL1P_1_1_2_load_6, i2 0, i32 %p_ZL1P_1_1_3_load_6, i32 <undef>, i2 %trunc_ln108_5

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:12 %p_ZL1P_1_2_0_load_5 = load i1 %p_ZL1P_1_2_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_load_5"/></StgValue>
</operation>

<operation id="546" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:13 %p_ZL1P_1_2_1_load_5 = load i1 %p_ZL1P_1_2_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_load_5"/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:14 %p_ZL1P_1_2_2_load_5 = load i1 %p_ZL1P_1_2_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_load_5"/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:15 %p_ZL1P_1_2_3_load_5 = load i1 %p_ZL1P_1_2_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_load_5"/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.1.1.exit:16 %tmp_59 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %p_ZL1P_1_2_0_load_5, i2 3, i32 %p_ZL1P_1_2_1_load_5, i2 0, i32 %p_ZL1P_1_2_2_load_5, i2 1, i32 %p_ZL1P_1_2_3_load_5, i32 <undef>, i2 %trunc_ln108_6

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:18 %p_ZL1P_1_2_0_load_6 = load i1 %p_ZL1P_1_2_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_load_6"/></StgValue>
</operation>

<operation id="551" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:19 %p_ZL1P_1_2_1_load_6 = load i1 %p_ZL1P_1_2_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_load_6"/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:20 %p_ZL1P_1_2_2_load_6 = load i1 %p_ZL1P_1_2_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_load_6"/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:21 %p_ZL1P_1_2_3_load_6 = load i1 %p_ZL1P_1_2_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_load_6"/></StgValue>
</operation>

<operation id="554" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.1.1.exit:22 %tmp_60 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %p_ZL1P_1_2_0_load_6, i2 2, i32 %p_ZL1P_1_2_1_load_6, i2 3, i32 %p_ZL1P_1_2_2_load_6, i2 0, i32 %p_ZL1P_1_2_3_load_6, i32 <undef>, i2 %trunc_ln108_6

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="555" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:12 %p_ZL1P_1_3_0_load_5 = load i1 %p_ZL1P_1_3_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_load_5"/></StgValue>
</operation>

<operation id="556" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:13 %p_ZL1P_1_3_1_load_5 = load i1 %p_ZL1P_1_3_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_load_5"/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:14 %p_ZL1P_1_3_2_load_5 = load i1 %p_ZL1P_1_3_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_load_5"/></StgValue>
</operation>

<operation id="558" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:15 %p_ZL1P_1_3_3_load_5 = load i1 %p_ZL1P_1_3_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_load_5"/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.1.2.exit:16 %tmp_63 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %p_ZL1P_1_3_0_load_5, i2 3, i32 %p_ZL1P_1_3_1_load_5, i2 0, i32 %p_ZL1P_1_3_2_load_5, i2 1, i32 %p_ZL1P_1_3_3_load_5, i32 <undef>, i2 %trunc_ln108_7

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="560" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:18 %p_ZL1P_1_3_0_load_6 = load i1 %p_ZL1P_1_3_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_load_6"/></StgValue>
</operation>

<operation id="561" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:19 %p_ZL1P_1_3_1_load_6 = load i1 %p_ZL1P_1_3_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_load_6"/></StgValue>
</operation>

<operation id="562" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:20 %p_ZL1P_1_3_2_load_6 = load i1 %p_ZL1P_1_3_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_load_6"/></StgValue>
</operation>

<operation id="563" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:21 %p_ZL1P_1_3_3_load_6 = load i1 %p_ZL1P_1_3_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_load_6"/></StgValue>
</operation>

<operation id="564" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.1.2.exit:22 %tmp_64 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %p_ZL1P_1_3_0_load_6, i2 2, i32 %p_ZL1P_1_3_1_load_6, i2 3, i32 %p_ZL1P_1_3_2_load_6, i2 0, i32 %p_ZL1P_1_3_3_load_6, i32 <undef>, i2 %trunc_ln108_7

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="565" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58 %sub = fsub i32 %tmp, i32 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="566" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="1">
<![CDATA[
entry:136 %zext_ln114_2 = zext i1 %tmp_75

]]></Node>
<StgValue><ssdm name="zext_ln114_2"/></StgValue>
</operation>

<operation id="567" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:137 %p_ZL1P_0_2_0_addr_5 = getelementptr i32 %p_ZL1P_0_2_0, i64 0, i64 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_addr_5"/></StgValue>
</operation>

<operation id="568" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:138 %p_ZL1P_0_2_1_addr_5 = getelementptr i32 %p_ZL1P_0_2_1, i64 0, i64 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_addr_5"/></StgValue>
</operation>

<operation id="569" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:139 %p_ZL1P_0_2_2_addr_5 = getelementptr i32 %p_ZL1P_0_2_2, i64 0, i64 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_addr_5"/></StgValue>
</operation>

<operation id="570" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:140 %p_ZL1P_0_2_3_addr_5 = getelementptr i32 %p_ZL1P_0_2_3, i64 0, i64 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_addr_5"/></StgValue>
</operation>

<operation id="571" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="1">
<![CDATA[
entry:143 %zext_ln115_2 = zext i1 %tmp_76

]]></Node>
<StgValue><ssdm name="zext_ln115_2"/></StgValue>
</operation>

<operation id="572" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:144 %p_ZL1P_0_2_0_addr_6 = getelementptr i32 %p_ZL1P_0_2_0, i64 0, i64 %zext_ln115_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_addr_6"/></StgValue>
</operation>

<operation id="573" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:145 %p_ZL1P_0_2_1_addr_6 = getelementptr i32 %p_ZL1P_0_2_1, i64 0, i64 %zext_ln115_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_addr_6"/></StgValue>
</operation>

<operation id="574" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:146 %p_ZL1P_0_2_2_addr_6 = getelementptr i32 %p_ZL1P_0_2_2, i64 0, i64 %zext_ln115_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_addr_6"/></StgValue>
</operation>

<operation id="575" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:147 %p_ZL1P_0_2_3_addr_6 = getelementptr i32 %p_ZL1P_0_2_3, i64 0, i64 %zext_ln115_2

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_addr_6"/></StgValue>
</operation>

<operation id="576" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="1">
<![CDATA[
entry:209 %zext_ln108_5 = zext i1 %tmp_85

]]></Node>
<StgValue><ssdm name="zext_ln108_5"/></StgValue>
</operation>

<operation id="577" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:210 %p_ZL1P_1_1_0_addr = getelementptr i32 %p_ZL1P_1_1_0, i64 0, i64 %zext_ln108_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_addr"/></StgValue>
</operation>

<operation id="578" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:211 %p_ZL1P_1_1_1_addr = getelementptr i32 %p_ZL1P_1_1_1, i64 0, i64 %zext_ln108_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_addr"/></StgValue>
</operation>

<operation id="579" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:212 %p_ZL1P_1_1_2_addr = getelementptr i32 %p_ZL1P_1_1_2, i64 0, i64 %zext_ln108_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_addr"/></StgValue>
</operation>

<operation id="580" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:213 %p_ZL1P_1_1_3_addr = getelementptr i32 %p_ZL1P_1_1_3, i64 0, i64 %zext_ln108_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_addr"/></StgValue>
</operation>

<operation id="581" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="1">
<![CDATA[
entry:216 %zext_ln113_5 = zext i1 %tmp_86

]]></Node>
<StgValue><ssdm name="zext_ln113_5"/></StgValue>
</operation>

<operation id="582" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:217 %p_ZL1P_1_1_0_addr_4 = getelementptr i32 %p_ZL1P_1_1_0, i64 0, i64 %zext_ln113_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_addr_4"/></StgValue>
</operation>

<operation id="583" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:218 %p_ZL1P_1_1_1_addr_4 = getelementptr i32 %p_ZL1P_1_1_1, i64 0, i64 %zext_ln113_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_addr_4"/></StgValue>
</operation>

<operation id="584" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:219 %p_ZL1P_1_1_2_addr_4 = getelementptr i32 %p_ZL1P_1_1_2, i64 0, i64 %zext_ln113_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_addr_4"/></StgValue>
</operation>

<operation id="585" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:220 %p_ZL1P_1_1_3_addr_4 = getelementptr i32 %p_ZL1P_1_1_3, i64 0, i64 %zext_ln113_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_addr_4"/></StgValue>
</operation>

<operation id="586" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:278 %mul38_s = fmul i32 %delta, i32 %LUT_B2_load_4

]]></Node>
<StgValue><ssdm name="mul38_s"/></StgValue>
</operation>

<operation id="587" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:281 %mul50_s = fmul i32 %delta, i32 %LUT_B3_load_4

]]></Node>
<StgValue><ssdm name="mul50_s"/></StgValue>
</operation>

<operation id="588" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:292 %mul38_2 = fmul i32 %delta, i32 %LUT_B2_load_5

]]></Node>
<StgValue><ssdm name="mul38_2"/></StgValue>
</operation>

<operation id="589" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:295 %mul50_2 = fmul i32 %delta, i32 %LUT_B3_load_5

]]></Node>
<StgValue><ssdm name="mul50_2"/></StgValue>
</operation>

<operation id="590" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:306 %mul38_3 = fmul i32 %delta, i32 %LUT_B2_load_6

]]></Node>
<StgValue><ssdm name="mul38_3"/></StgValue>
</operation>

<operation id="591" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:309 %mul50_3 = fmul i32 %delta, i32 %LUT_B3_load_6

]]></Node>
<StgValue><ssdm name="mul50_3"/></StgValue>
</operation>

<operation id="592" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:314 %mul17_1 = fmul i32 %delta_1, i32 %LUT_B0_load_7

]]></Node>
<StgValue><ssdm name="mul17_1"/></StgValue>
</operation>

<operation id="593" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:317 %mul26_1 = fmul i32 %delta_1, i32 %LUT_B1_load_7

]]></Node>
<StgValue><ssdm name="mul26_1"/></StgValue>
</operation>

<operation id="594" st_id="9" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="8">
<![CDATA[
entry:319 %LUT_B2_load_7 = load i8 %LUT_B2_addr_7

]]></Node>
<StgValue><ssdm name="LUT_B2_load_7"/></StgValue>
</operation>

<operation id="595" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:320 %mul38_1 = fmul i32 %delta_1, i32 %LUT_B2_load_7

]]></Node>
<StgValue><ssdm name="mul38_1"/></StgValue>
</operation>

<operation id="596" st_id="9" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="8">
<![CDATA[
entry:322 %LUT_B3_load_7 = load i8 %LUT_B3_addr_7

]]></Node>
<StgValue><ssdm name="LUT_B3_load_7"/></StgValue>
</operation>

<operation id="597" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:323 %mul50_1 = fmul i32 %delta_1, i32 %LUT_B3_load_7

]]></Node>
<StgValue><ssdm name="mul50_1"/></StgValue>
</operation>

<operation id="598" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:328 %mul17_1_1 = fmul i32 %delta_1, i32 %LUT_B0_load_8

]]></Node>
<StgValue><ssdm name="mul17_1_1"/></StgValue>
</operation>

<operation id="599" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:331 %mul26_1_1 = fmul i32 %delta_1, i32 %LUT_B1_load_8

]]></Node>
<StgValue><ssdm name="mul26_1_1"/></StgValue>
</operation>

<operation id="600" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:342 %mul17_1_2 = fmul i32 %delta_1, i32 %LUT_B0_load_9

]]></Node>
<StgValue><ssdm name="mul17_1_2"/></StgValue>
</operation>

<operation id="601" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:345 %mul26_1_2 = fmul i32 %delta_1, i32 %LUT_B1_load_9

]]></Node>
<StgValue><ssdm name="mul26_1_2"/></StgValue>
</operation>

<operation id="602" st_id="9" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="8">
<![CDATA[
entry:355 %LUT_B0_load_10 = load i8 %LUT_B0_addr_10

]]></Node>
<StgValue><ssdm name="LUT_B0_load_10"/></StgValue>
</operation>

<operation id="603" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:356 %mul17_1_3 = fmul i32 %delta_1, i32 %LUT_B0_load_10

]]></Node>
<StgValue><ssdm name="mul17_1_3"/></StgValue>
</operation>

<operation id="604" st_id="9" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="8">
<![CDATA[
entry:362 %LUT_B1_load_10 = load i8 %LUT_B1_addr_10

]]></Node>
<StgValue><ssdm name="LUT_B1_load_10"/></StgValue>
</operation>

<operation id="605" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:363 %mul26_1_3 = fmul i32 %delta_1, i32 %LUT_B1_load_10

]]></Node>
<StgValue><ssdm name="mul26_1_3"/></StgValue>
</operation>

<operation id="606" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:396 %sub1 = fsub i32 %tmp_s, i32 %mul4

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="607" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:402 %sub2 = fsub i32 %tmp_35, i32 %mul5

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="608" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:408 %sub3 = fsub i32 %tmp_36, i32 %mul6

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="609" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:5 %sub_s = fsub i32 %tmp_37, i32 %mul17_s

]]></Node>
<StgValue><ssdm name="sub_s"/></StgValue>
</operation>

<operation id="610" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:11 %sub35_s = fsub i32 %tmp_38, i32 %mul26_s

]]></Node>
<StgValue><ssdm name="sub35_s"/></StgValue>
</operation>

<operation id="611" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:12 %p_ZL1P_0_1_0_load_5 = load i1 %p_ZL1P_0_1_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_load_5"/></StgValue>
</operation>

<operation id="612" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:13 %p_ZL1P_0_1_1_load_5 = load i1 %p_ZL1P_0_1_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_load_5"/></StgValue>
</operation>

<operation id="613" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:14 %p_ZL1P_0_1_2_load_5 = load i1 %p_ZL1P_0_1_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_load_5"/></StgValue>
</operation>

<operation id="614" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:15 %p_ZL1P_0_1_3_load_5 = load i1 %p_ZL1P_0_1_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_load_5"/></StgValue>
</operation>

<operation id="615" st_id="9" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.exit:16 %tmp_39 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %p_ZL1P_0_1_0_load_5, i2 3, i32 %p_ZL1P_0_1_1_load_5, i2 0, i32 %p_ZL1P_0_1_2_load_5, i2 1, i32 %p_ZL1P_0_1_3_load_5, i32 <undef>, i2 %trunc_ln108_1

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="616" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:18 %p_ZL1P_0_1_0_load_6 = load i1 %p_ZL1P_0_1_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_0_load_6"/></StgValue>
</operation>

<operation id="617" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:19 %p_ZL1P_0_1_1_load_6 = load i1 %p_ZL1P_0_1_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_1_load_6"/></StgValue>
</operation>

<operation id="618" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:20 %p_ZL1P_0_1_2_load_6 = load i1 %p_ZL1P_0_1_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_2_load_6"/></StgValue>
</operation>

<operation id="619" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.exit:21 %p_ZL1P_0_1_3_load_6 = load i1 %p_ZL1P_0_1_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_1_3_load_6"/></StgValue>
</operation>

<operation id="620" st_id="9" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.exit:22 %tmp_40 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %p_ZL1P_0_1_0_load_6, i2 2, i32 %p_ZL1P_0_1_1_load_6, i2 3, i32 %p_ZL1P_0_1_2_load_6, i2 0, i32 %p_ZL1P_0_1_3_load_6, i32 <undef>, i2 %trunc_ln108_1

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="621" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:5 %sub_2 = fsub i32 %tmp_41, i32 %mul17_2

]]></Node>
<StgValue><ssdm name="sub_2"/></StgValue>
</operation>

<operation id="622" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:11 %sub35_2 = fsub i32 %tmp_42, i32 %mul26_2

]]></Node>
<StgValue><ssdm name="sub35_2"/></StgValue>
</operation>

<operation id="623" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:12 %p_ZL1P_0_2_0_load_5 = load i1 %p_ZL1P_0_2_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_load_5"/></StgValue>
</operation>

<operation id="624" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:13 %p_ZL1P_0_2_1_load_5 = load i1 %p_ZL1P_0_2_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_load_5"/></StgValue>
</operation>

<operation id="625" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:14 %p_ZL1P_0_2_2_load_5 = load i1 %p_ZL1P_0_2_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_load_5"/></StgValue>
</operation>

<operation id="626" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:15 %p_ZL1P_0_2_3_load_5 = load i1 %p_ZL1P_0_2_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_load_5"/></StgValue>
</operation>

<operation id="627" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:18 %p_ZL1P_0_2_0_load_6 = load i1 %p_ZL1P_0_2_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_load_6"/></StgValue>
</operation>

<operation id="628" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:19 %p_ZL1P_0_2_1_load_6 = load i1 %p_ZL1P_0_2_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_load_6"/></StgValue>
</operation>

<operation id="629" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:20 %p_ZL1P_0_2_2_load_6 = load i1 %p_ZL1P_0_2_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_load_6"/></StgValue>
</operation>

<operation id="630" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:21 %p_ZL1P_0_2_3_load_6 = load i1 %p_ZL1P_0_2_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_load_6"/></StgValue>
</operation>

<operation id="631" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:5 %sub_3 = fsub i32 %tmp_45, i32 %mul17_3

]]></Node>
<StgValue><ssdm name="sub_3"/></StgValue>
</operation>

<operation id="632" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:11 %sub35_3 = fsub i32 %tmp_46, i32 %mul26_3

]]></Node>
<StgValue><ssdm name="sub35_3"/></StgValue>
</operation>

<operation id="633" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:0 %p_ZL1P_1_0_0_load = load i1 %p_ZL1P_1_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_load"/></StgValue>
</operation>

<operation id="634" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:1 %p_ZL1P_1_0_1_load = load i1 %p_ZL1P_1_0_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_load"/></StgValue>
</operation>

<operation id="635" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:2 %p_ZL1P_1_0_2_load = load i1 %p_ZL1P_1_0_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_load"/></StgValue>
</operation>

<operation id="636" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:3 %p_ZL1P_1_0_3_load = load i1 %p_ZL1P_1_0_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_load"/></StgValue>
</operation>

<operation id="637" st_id="9" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.3.exit:4 %tmp_49 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %p_ZL1P_1_0_0_load, i2 1, i32 %p_ZL1P_1_0_1_load, i2 2, i32 %p_ZL1P_1_0_2_load, i2 3, i32 %p_ZL1P_1_0_3_load, i32 <undef>, i2 %trunc_ln108_4

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="638" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:6 %p_ZL1P_1_0_0_load_4 = load i1 %p_ZL1P_1_0_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_load_4"/></StgValue>
</operation>

<operation id="639" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:7 %p_ZL1P_1_0_1_load_4 = load i1 %p_ZL1P_1_0_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_load_4"/></StgValue>
</operation>

<operation id="640" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:8 %p_ZL1P_1_0_2_load_4 = load i1 %p_ZL1P_1_0_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_load_4"/></StgValue>
</operation>

<operation id="641" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:9 %p_ZL1P_1_0_3_load_4 = load i1 %p_ZL1P_1_0_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_load_4"/></StgValue>
</operation>

<operation id="642" st_id="9" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.3.exit:10 %tmp_50 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %p_ZL1P_1_0_0_load_4, i2 0, i32 %p_ZL1P_1_0_1_load_4, i2 1, i32 %p_ZL1P_1_0_2_load_4, i2 2, i32 %p_ZL1P_1_0_3_load_4, i32 <undef>, i2 %trunc_ln108_4

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="643" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:0 %p_ZL1P_1_1_0_load = load i1 %p_ZL1P_1_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_load"/></StgValue>
</operation>

<operation id="644" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:1 %p_ZL1P_1_1_1_load = load i1 %p_ZL1P_1_1_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_load"/></StgValue>
</operation>

<operation id="645" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:2 %p_ZL1P_1_1_2_load = load i1 %p_ZL1P_1_1_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_load"/></StgValue>
</operation>

<operation id="646" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:3 %p_ZL1P_1_1_3_load = load i1 %p_ZL1P_1_1_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_load"/></StgValue>
</operation>

<operation id="647" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:6 %p_ZL1P_1_1_0_load_4 = load i1 %p_ZL1P_1_1_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_load_4"/></StgValue>
</operation>

<operation id="648" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:7 %p_ZL1P_1_1_1_load_4 = load i1 %p_ZL1P_1_1_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_load_4"/></StgValue>
</operation>

<operation id="649" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:8 %p_ZL1P_1_1_2_load_4 = load i1 %p_ZL1P_1_1_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_load_4"/></StgValue>
</operation>

<operation id="650" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:9 %p_ZL1P_1_1_3_load_4 = load i1 %p_ZL1P_1_1_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_load_4"/></StgValue>
</operation>

<operation id="651" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:17 %sub47_1_1 = fsub i32 %tmp_55, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="sub47_1_1"/></StgValue>
</operation>

<operation id="652" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:23 %sub59_1_1 = fsub i32 %tmp_56, i32 %mul50_1_1

]]></Node>
<StgValue><ssdm name="sub59_1_1"/></StgValue>
</operation>

<operation id="653" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:17 %sub47_1_2 = fsub i32 %tmp_59, i32 %mul38_1_2

]]></Node>
<StgValue><ssdm name="sub47_1_2"/></StgValue>
</operation>

<operation id="654" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:23 %sub59_1_2 = fsub i32 %tmp_60, i32 %mul50_1_2

]]></Node>
<StgValue><ssdm name="sub59_1_2"/></StgValue>
</operation>

<operation id="655" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:17 %sub47_1_3 = fsub i32 %tmp_63, i32 %mul38_1_3

]]></Node>
<StgValue><ssdm name="sub47_1_3"/></StgValue>
</operation>

<operation id="656" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:23 %sub59_1_3 = fsub i32 %tmp_64, i32 %mul50_1_3

]]></Node>
<StgValue><ssdm name="sub59_1_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="657" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58 %sub = fsub i32 %tmp, i32 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="658" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="1">
<![CDATA[
entry:165 %zext_ln114_3 = zext i1 %tmp_79

]]></Node>
<StgValue><ssdm name="zext_ln114_3"/></StgValue>
</operation>

<operation id="659" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:166 %p_ZL1P_0_3_0_addr_5 = getelementptr i32 %p_ZL1P_0_3_0, i64 0, i64 %zext_ln114_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_addr_5"/></StgValue>
</operation>

<operation id="660" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:167 %p_ZL1P_0_3_1_addr_5 = getelementptr i32 %p_ZL1P_0_3_1, i64 0, i64 %zext_ln114_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_addr_5"/></StgValue>
</operation>

<operation id="661" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:168 %p_ZL1P_0_3_2_addr_5 = getelementptr i32 %p_ZL1P_0_3_2, i64 0, i64 %zext_ln114_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_addr_5"/></StgValue>
</operation>

<operation id="662" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:169 %p_ZL1P_0_3_3_addr_5 = getelementptr i32 %p_ZL1P_0_3_3, i64 0, i64 %zext_ln114_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_addr_5"/></StgValue>
</operation>

<operation id="663" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="1">
<![CDATA[
entry:172 %zext_ln115_3 = zext i1 %tmp_80

]]></Node>
<StgValue><ssdm name="zext_ln115_3"/></StgValue>
</operation>

<operation id="664" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:173 %p_ZL1P_0_3_0_addr_6 = getelementptr i32 %p_ZL1P_0_3_0, i64 0, i64 %zext_ln115_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_addr_6"/></StgValue>
</operation>

<operation id="665" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:174 %p_ZL1P_0_3_1_addr_6 = getelementptr i32 %p_ZL1P_0_3_1, i64 0, i64 %zext_ln115_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_addr_6"/></StgValue>
</operation>

<operation id="666" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:175 %p_ZL1P_0_3_2_addr_6 = getelementptr i32 %p_ZL1P_0_3_2, i64 0, i64 %zext_ln115_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_addr_6"/></StgValue>
</operation>

<operation id="667" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:176 %p_ZL1P_0_3_3_addr_6 = getelementptr i32 %p_ZL1P_0_3_3, i64 0, i64 %zext_ln115_3

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_addr_6"/></StgValue>
</operation>

<operation id="668" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="1">
<![CDATA[
entry:238 %zext_ln108_6 = zext i1 %tmp_89

]]></Node>
<StgValue><ssdm name="zext_ln108_6"/></StgValue>
</operation>

<operation id="669" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:239 %p_ZL1P_1_2_0_addr = getelementptr i32 %p_ZL1P_1_2_0, i64 0, i64 %zext_ln108_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_addr"/></StgValue>
</operation>

<operation id="670" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:240 %p_ZL1P_1_2_1_addr = getelementptr i32 %p_ZL1P_1_2_1, i64 0, i64 %zext_ln108_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_addr"/></StgValue>
</operation>

<operation id="671" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:241 %p_ZL1P_1_2_2_addr = getelementptr i32 %p_ZL1P_1_2_2, i64 0, i64 %zext_ln108_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_addr"/></StgValue>
</operation>

<operation id="672" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:242 %p_ZL1P_1_2_3_addr = getelementptr i32 %p_ZL1P_1_2_3, i64 0, i64 %zext_ln108_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_addr"/></StgValue>
</operation>

<operation id="673" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="1">
<![CDATA[
entry:245 %zext_ln113_6 = zext i1 %tmp_90

]]></Node>
<StgValue><ssdm name="zext_ln113_6"/></StgValue>
</operation>

<operation id="674" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:246 %p_ZL1P_1_2_0_addr_4 = getelementptr i32 %p_ZL1P_1_2_0, i64 0, i64 %zext_ln113_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_addr_4"/></StgValue>
</operation>

<operation id="675" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:247 %p_ZL1P_1_2_1_addr_4 = getelementptr i32 %p_ZL1P_1_2_1, i64 0, i64 %zext_ln113_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_addr_4"/></StgValue>
</operation>

<operation id="676" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:248 %p_ZL1P_1_2_2_addr_4 = getelementptr i32 %p_ZL1P_1_2_2, i64 0, i64 %zext_ln113_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_addr_4"/></StgValue>
</operation>

<operation id="677" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:249 %p_ZL1P_1_2_3_addr_4 = getelementptr i32 %p_ZL1P_1_2_3, i64 0, i64 %zext_ln113_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_addr_4"/></StgValue>
</operation>

<operation id="678" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:292 %mul38_2 = fmul i32 %delta, i32 %LUT_B2_load_5

]]></Node>
<StgValue><ssdm name="mul38_2"/></StgValue>
</operation>

<operation id="679" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:295 %mul50_2 = fmul i32 %delta, i32 %LUT_B3_load_5

]]></Node>
<StgValue><ssdm name="mul50_2"/></StgValue>
</operation>

<operation id="680" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:306 %mul38_3 = fmul i32 %delta, i32 %LUT_B2_load_6

]]></Node>
<StgValue><ssdm name="mul38_3"/></StgValue>
</operation>

<operation id="681" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:309 %mul50_3 = fmul i32 %delta, i32 %LUT_B3_load_6

]]></Node>
<StgValue><ssdm name="mul50_3"/></StgValue>
</operation>

<operation id="682" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:320 %mul38_1 = fmul i32 %delta_1, i32 %LUT_B2_load_7

]]></Node>
<StgValue><ssdm name="mul38_1"/></StgValue>
</operation>

<operation id="683" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:323 %mul50_1 = fmul i32 %delta_1, i32 %LUT_B3_load_7

]]></Node>
<StgValue><ssdm name="mul50_1"/></StgValue>
</operation>

<operation id="684" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:328 %mul17_1_1 = fmul i32 %delta_1, i32 %LUT_B0_load_8

]]></Node>
<StgValue><ssdm name="mul17_1_1"/></StgValue>
</operation>

<operation id="685" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:331 %mul26_1_1 = fmul i32 %delta_1, i32 %LUT_B1_load_8

]]></Node>
<StgValue><ssdm name="mul26_1_1"/></StgValue>
</operation>

<operation id="686" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:342 %mul17_1_2 = fmul i32 %delta_1, i32 %LUT_B0_load_9

]]></Node>
<StgValue><ssdm name="mul17_1_2"/></StgValue>
</operation>

<operation id="687" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:345 %mul26_1_2 = fmul i32 %delta_1, i32 %LUT_B1_load_9

]]></Node>
<StgValue><ssdm name="mul26_1_2"/></StgValue>
</operation>

<operation id="688" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:356 %mul17_1_3 = fmul i32 %delta_1, i32 %LUT_B0_load_10

]]></Node>
<StgValue><ssdm name="mul17_1_3"/></StgValue>
</operation>

<operation id="689" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:363 %mul26_1_3 = fmul i32 %delta_1, i32 %LUT_B1_load_10

]]></Node>
<StgValue><ssdm name="mul26_1_3"/></StgValue>
</operation>

<operation id="690" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:396 %sub1 = fsub i32 %tmp_s, i32 %mul4

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="691" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:402 %sub2 = fsub i32 %tmp_35, i32 %mul5

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="692" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:408 %sub3 = fsub i32 %tmp_36, i32 %mul6

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="693" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:5 %sub_s = fsub i32 %tmp_37, i32 %mul17_s

]]></Node>
<StgValue><ssdm name="sub_s"/></StgValue>
</operation>

<operation id="694" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:11 %sub35_s = fsub i32 %tmp_38, i32 %mul26_s

]]></Node>
<StgValue><ssdm name="sub35_s"/></StgValue>
</operation>

<operation id="695" st_id="10" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:17 %sub47_s = fsub i32 %tmp_39, i32 %mul38_s

]]></Node>
<StgValue><ssdm name="sub47_s"/></StgValue>
</operation>

<operation id="696" st_id="10" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:23 %sub59_s = fsub i32 %tmp_40, i32 %mul50_s

]]></Node>
<StgValue><ssdm name="sub59_s"/></StgValue>
</operation>

<operation id="697" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:5 %sub_2 = fsub i32 %tmp_41, i32 %mul17_2

]]></Node>
<StgValue><ssdm name="sub_2"/></StgValue>
</operation>

<operation id="698" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:11 %sub35_2 = fsub i32 %tmp_42, i32 %mul26_2

]]></Node>
<StgValue><ssdm name="sub35_2"/></StgValue>
</operation>

<operation id="699" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:12 %p_ZL1P_0_2_0_load_5 = load i1 %p_ZL1P_0_2_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_load_5"/></StgValue>
</operation>

<operation id="700" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:13 %p_ZL1P_0_2_1_load_5 = load i1 %p_ZL1P_0_2_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_load_5"/></StgValue>
</operation>

<operation id="701" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:14 %p_ZL1P_0_2_2_load_5 = load i1 %p_ZL1P_0_2_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_load_5"/></StgValue>
</operation>

<operation id="702" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:15 %p_ZL1P_0_2_3_load_5 = load i1 %p_ZL1P_0_2_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_load_5"/></StgValue>
</operation>

<operation id="703" st_id="10" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.128.exit:16 %tmp_43 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %p_ZL1P_0_2_0_load_5, i2 3, i32 %p_ZL1P_0_2_1_load_5, i2 0, i32 %p_ZL1P_0_2_2_load_5, i2 1, i32 %p_ZL1P_0_2_3_load_5, i32 <undef>, i2 %trunc_ln108_2

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="704" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:18 %p_ZL1P_0_2_0_load_6 = load i1 %p_ZL1P_0_2_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_0_load_6"/></StgValue>
</operation>

<operation id="705" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:19 %p_ZL1P_0_2_1_load_6 = load i1 %p_ZL1P_0_2_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_1_load_6"/></StgValue>
</operation>

<operation id="706" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:20 %p_ZL1P_0_2_2_load_6 = load i1 %p_ZL1P_0_2_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_2_load_6"/></StgValue>
</operation>

<operation id="707" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.128.exit:21 %p_ZL1P_0_2_3_load_6 = load i1 %p_ZL1P_0_2_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_2_3_load_6"/></StgValue>
</operation>

<operation id="708" st_id="10" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.128.exit:22 %tmp_44 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %p_ZL1P_0_2_0_load_6, i2 2, i32 %p_ZL1P_0_2_1_load_6, i2 3, i32 %p_ZL1P_0_2_2_load_6, i2 0, i32 %p_ZL1P_0_2_3_load_6, i32 <undef>, i2 %trunc_ln108_2

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="709" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:5 %sub_3 = fsub i32 %tmp_45, i32 %mul17_3

]]></Node>
<StgValue><ssdm name="sub_3"/></StgValue>
</operation>

<operation id="710" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:11 %sub35_3 = fsub i32 %tmp_46, i32 %mul26_3

]]></Node>
<StgValue><ssdm name="sub35_3"/></StgValue>
</operation>

<operation id="711" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:12 %p_ZL1P_0_3_0_load_5 = load i1 %p_ZL1P_0_3_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_load_5"/></StgValue>
</operation>

<operation id="712" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:13 %p_ZL1P_0_3_1_load_5 = load i1 %p_ZL1P_0_3_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_load_5"/></StgValue>
</operation>

<operation id="713" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:14 %p_ZL1P_0_3_2_load_5 = load i1 %p_ZL1P_0_3_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_load_5"/></StgValue>
</operation>

<operation id="714" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:15 %p_ZL1P_0_3_3_load_5 = load i1 %p_ZL1P_0_3_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_load_5"/></StgValue>
</operation>

<operation id="715" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:18 %p_ZL1P_0_3_0_load_6 = load i1 %p_ZL1P_0_3_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_load_6"/></StgValue>
</operation>

<operation id="716" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:19 %p_ZL1P_0_3_1_load_6 = load i1 %p_ZL1P_0_3_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_load_6"/></StgValue>
</operation>

<operation id="717" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:20 %p_ZL1P_0_3_2_load_6 = load i1 %p_ZL1P_0_3_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_load_6"/></StgValue>
</operation>

<operation id="718" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:21 %p_ZL1P_0_3_3_load_6 = load i1 %p_ZL1P_0_3_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_load_6"/></StgValue>
</operation>

<operation id="719" st_id="10" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:5 %sub_1 = fsub i32 %tmp_49, i32 %mul17_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>

<operation id="720" st_id="10" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:11 %sub35_1 = fsub i32 %tmp_50, i32 %mul26_1

]]></Node>
<StgValue><ssdm name="sub35_1"/></StgValue>
</operation>

<operation id="721" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:0 %p_ZL1P_1_1_0_load = load i1 %p_ZL1P_1_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_load"/></StgValue>
</operation>

<operation id="722" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:1 %p_ZL1P_1_1_1_load = load i1 %p_ZL1P_1_1_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_load"/></StgValue>
</operation>

<operation id="723" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:2 %p_ZL1P_1_1_2_load = load i1 %p_ZL1P_1_1_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_load"/></StgValue>
</operation>

<operation id="724" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:3 %p_ZL1P_1_1_3_load = load i1 %p_ZL1P_1_1_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_load"/></StgValue>
</operation>

<operation id="725" st_id="10" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.1.exit:4 %tmp_53 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %p_ZL1P_1_1_0_load, i2 1, i32 %p_ZL1P_1_1_1_load, i2 2, i32 %p_ZL1P_1_1_2_load, i2 3, i32 %p_ZL1P_1_1_3_load, i32 <undef>, i2 %trunc_ln108_5

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="726" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:6 %p_ZL1P_1_1_0_load_4 = load i1 %p_ZL1P_1_1_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_0_load_4"/></StgValue>
</operation>

<operation id="727" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:7 %p_ZL1P_1_1_1_load_4 = load i1 %p_ZL1P_1_1_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_1_load_4"/></StgValue>
</operation>

<operation id="728" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:8 %p_ZL1P_1_1_2_load_4 = load i1 %p_ZL1P_1_1_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_2_load_4"/></StgValue>
</operation>

<operation id="729" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.exit:9 %p_ZL1P_1_1_3_load_4 = load i1 %p_ZL1P_1_1_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_1_3_load_4"/></StgValue>
</operation>

<operation id="730" st_id="10" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.1.exit:10 %tmp_54 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %p_ZL1P_1_1_0_load_4, i2 0, i32 %p_ZL1P_1_1_1_load_4, i2 1, i32 %p_ZL1P_1_1_2_load_4, i2 2, i32 %p_ZL1P_1_1_3_load_4, i32 <undef>, i2 %trunc_ln108_5

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="731" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:17 %sub47_1_1 = fsub i32 %tmp_55, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="sub47_1_1"/></StgValue>
</operation>

<operation id="732" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:23 %sub59_1_1 = fsub i32 %tmp_56, i32 %mul50_1_1

]]></Node>
<StgValue><ssdm name="sub59_1_1"/></StgValue>
</operation>

<operation id="733" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:0 %p_ZL1P_1_2_0_load = load i1 %p_ZL1P_1_2_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_load"/></StgValue>
</operation>

<operation id="734" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:1 %p_ZL1P_1_2_1_load = load i1 %p_ZL1P_1_2_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_load"/></StgValue>
</operation>

<operation id="735" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:2 %p_ZL1P_1_2_2_load = load i1 %p_ZL1P_1_2_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_load"/></StgValue>
</operation>

<operation id="736" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:3 %p_ZL1P_1_2_3_load = load i1 %p_ZL1P_1_2_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_load"/></StgValue>
</operation>

<operation id="737" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:6 %p_ZL1P_1_2_0_load_4 = load i1 %p_ZL1P_1_2_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_load_4"/></StgValue>
</operation>

<operation id="738" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:7 %p_ZL1P_1_2_1_load_4 = load i1 %p_ZL1P_1_2_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_load_4"/></StgValue>
</operation>

<operation id="739" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:8 %p_ZL1P_1_2_2_load_4 = load i1 %p_ZL1P_1_2_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_load_4"/></StgValue>
</operation>

<operation id="740" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:9 %p_ZL1P_1_2_3_load_4 = load i1 %p_ZL1P_1_2_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_load_4"/></StgValue>
</operation>

<operation id="741" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:17 %sub47_1_2 = fsub i32 %tmp_59, i32 %mul38_1_2

]]></Node>
<StgValue><ssdm name="sub47_1_2"/></StgValue>
</operation>

<operation id="742" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:23 %sub59_1_2 = fsub i32 %tmp_60, i32 %mul50_1_2

]]></Node>
<StgValue><ssdm name="sub59_1_2"/></StgValue>
</operation>

<operation id="743" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:17 %sub47_1_3 = fsub i32 %tmp_63, i32 %mul38_1_3

]]></Node>
<StgValue><ssdm name="sub47_1_3"/></StgValue>
</operation>

<operation id="744" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:23 %sub59_1_3 = fsub i32 %tmp_64, i32 %mul50_1_3

]]></Node>
<StgValue><ssdm name="sub59_1_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="745" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58 %sub = fsub i32 %tmp, i32 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="746" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="1">
<![CDATA[
entry:194 %zext_ln114_4 = zext i1 %tmp_83

]]></Node>
<StgValue><ssdm name="zext_ln114_4"/></StgValue>
</operation>

<operation id="747" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:195 %p_ZL1P_1_0_0_addr_5 = getelementptr i32 %p_ZL1P_1_0_0, i64 0, i64 %zext_ln114_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_addr_5"/></StgValue>
</operation>

<operation id="748" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:196 %p_ZL1P_1_0_1_addr_5 = getelementptr i32 %p_ZL1P_1_0_1, i64 0, i64 %zext_ln114_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_addr_5"/></StgValue>
</operation>

<operation id="749" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:197 %p_ZL1P_1_0_2_addr_5 = getelementptr i32 %p_ZL1P_1_0_2, i64 0, i64 %zext_ln114_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_addr_5"/></StgValue>
</operation>

<operation id="750" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:198 %p_ZL1P_1_0_3_addr_5 = getelementptr i32 %p_ZL1P_1_0_3, i64 0, i64 %zext_ln114_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_addr_5"/></StgValue>
</operation>

<operation id="751" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="1">
<![CDATA[
entry:201 %zext_ln115_4 = zext i1 %tmp_84

]]></Node>
<StgValue><ssdm name="zext_ln115_4"/></StgValue>
</operation>

<operation id="752" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:202 %p_ZL1P_1_0_0_addr_6 = getelementptr i32 %p_ZL1P_1_0_0, i64 0, i64 %zext_ln115_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_addr_6"/></StgValue>
</operation>

<operation id="753" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:203 %p_ZL1P_1_0_1_addr_6 = getelementptr i32 %p_ZL1P_1_0_1, i64 0, i64 %zext_ln115_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_addr_6"/></StgValue>
</operation>

<operation id="754" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:204 %p_ZL1P_1_0_2_addr_6 = getelementptr i32 %p_ZL1P_1_0_2, i64 0, i64 %zext_ln115_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_addr_6"/></StgValue>
</operation>

<operation id="755" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:205 %p_ZL1P_1_0_3_addr_6 = getelementptr i32 %p_ZL1P_1_0_3, i64 0, i64 %zext_ln115_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_addr_6"/></StgValue>
</operation>

<operation id="756" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="1">
<![CDATA[
entry:267 %zext_ln108_7 = zext i1 %tmp_93

]]></Node>
<StgValue><ssdm name="zext_ln108_7"/></StgValue>
</operation>

<operation id="757" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:306 %mul38_3 = fmul i32 %delta, i32 %LUT_B2_load_6

]]></Node>
<StgValue><ssdm name="mul38_3"/></StgValue>
</operation>

<operation id="758" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:309 %mul50_3 = fmul i32 %delta, i32 %LUT_B3_load_6

]]></Node>
<StgValue><ssdm name="mul50_3"/></StgValue>
</operation>

<operation id="759" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:320 %mul38_1 = fmul i32 %delta_1, i32 %LUT_B2_load_7

]]></Node>
<StgValue><ssdm name="mul38_1"/></StgValue>
</operation>

<operation id="760" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:323 %mul50_1 = fmul i32 %delta_1, i32 %LUT_B3_load_7

]]></Node>
<StgValue><ssdm name="mul50_1"/></StgValue>
</operation>

<operation id="761" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:342 %mul17_1_2 = fmul i32 %delta_1, i32 %LUT_B0_load_9

]]></Node>
<StgValue><ssdm name="mul17_1_2"/></StgValue>
</operation>

<operation id="762" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:345 %mul26_1_2 = fmul i32 %delta_1, i32 %LUT_B1_load_9

]]></Node>
<StgValue><ssdm name="mul26_1_2"/></StgValue>
</operation>

<operation id="763" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:356 %mul17_1_3 = fmul i32 %delta_1, i32 %LUT_B0_load_10

]]></Node>
<StgValue><ssdm name="mul17_1_3"/></StgValue>
</operation>

<operation id="764" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:357 %p_ZL1P_1_3_0_addr = getelementptr i32 %p_ZL1P_1_3_0, i64 0, i64 %zext_ln108_7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_addr"/></StgValue>
</operation>

<operation id="765" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:358 %p_ZL1P_1_3_1_addr = getelementptr i32 %p_ZL1P_1_3_1, i64 0, i64 %zext_ln108_7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_addr"/></StgValue>
</operation>

<operation id="766" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:359 %p_ZL1P_1_3_2_addr = getelementptr i32 %p_ZL1P_1_3_2, i64 0, i64 %zext_ln108_7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_addr"/></StgValue>
</operation>

<operation id="767" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:360 %p_ZL1P_1_3_3_addr = getelementptr i32 %p_ZL1P_1_3_3, i64 0, i64 %zext_ln108_7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_addr"/></StgValue>
</operation>

<operation id="768" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:363 %mul26_1_3 = fmul i32 %delta_1, i32 %LUT_B1_load_10

]]></Node>
<StgValue><ssdm name="mul26_1_3"/></StgValue>
</operation>

<operation id="769" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="1">
<![CDATA[
entry:366 %zext_ln113_7 = zext i1 %tmp_94

]]></Node>
<StgValue><ssdm name="zext_ln113_7"/></StgValue>
</operation>

<operation id="770" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:367 %p_ZL1P_1_3_0_addr_4 = getelementptr i32 %p_ZL1P_1_3_0, i64 0, i64 %zext_ln113_7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_addr_4"/></StgValue>
</operation>

<operation id="771" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:368 %p_ZL1P_1_3_1_addr_4 = getelementptr i32 %p_ZL1P_1_3_1, i64 0, i64 %zext_ln113_7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_addr_4"/></StgValue>
</operation>

<operation id="772" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:369 %p_ZL1P_1_3_2_addr_4 = getelementptr i32 %p_ZL1P_1_3_2, i64 0, i64 %zext_ln113_7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_addr_4"/></StgValue>
</operation>

<operation id="773" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:370 %p_ZL1P_1_3_3_addr_4 = getelementptr i32 %p_ZL1P_1_3_3, i64 0, i64 %zext_ln113_7

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_addr_4"/></StgValue>
</operation>

<operation id="774" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:396 %sub1 = fsub i32 %tmp_s, i32 %mul4

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="775" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:402 %sub2 = fsub i32 %tmp_35, i32 %mul5

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="776" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:408 %sub3 = fsub i32 %tmp_36, i32 %mul6

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="777" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:5 %sub_s = fsub i32 %tmp_37, i32 %mul17_s

]]></Node>
<StgValue><ssdm name="sub_s"/></StgValue>
</operation>

<operation id="778" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:11 %sub35_s = fsub i32 %tmp_38, i32 %mul26_s

]]></Node>
<StgValue><ssdm name="sub35_s"/></StgValue>
</operation>

<operation id="779" st_id="11" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:17 %sub47_s = fsub i32 %tmp_39, i32 %mul38_s

]]></Node>
<StgValue><ssdm name="sub47_s"/></StgValue>
</operation>

<operation id="780" st_id="11" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:23 %sub59_s = fsub i32 %tmp_40, i32 %mul50_s

]]></Node>
<StgValue><ssdm name="sub59_s"/></StgValue>
</operation>

<operation id="781" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:5 %sub_2 = fsub i32 %tmp_41, i32 %mul17_2

]]></Node>
<StgValue><ssdm name="sub_2"/></StgValue>
</operation>

<operation id="782" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:11 %sub35_2 = fsub i32 %tmp_42, i32 %mul26_2

]]></Node>
<StgValue><ssdm name="sub35_2"/></StgValue>
</operation>

<operation id="783" st_id="11" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:17 %sub47_2 = fsub i32 %tmp_43, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="sub47_2"/></StgValue>
</operation>

<operation id="784" st_id="11" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:23 %sub59_2 = fsub i32 %tmp_44, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="sub59_2"/></StgValue>
</operation>

<operation id="785" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:5 %sub_3 = fsub i32 %tmp_45, i32 %mul17_3

]]></Node>
<StgValue><ssdm name="sub_3"/></StgValue>
</operation>

<operation id="786" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:11 %sub35_3 = fsub i32 %tmp_46, i32 %mul26_3

]]></Node>
<StgValue><ssdm name="sub35_3"/></StgValue>
</operation>

<operation id="787" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:12 %p_ZL1P_0_3_0_load_5 = load i1 %p_ZL1P_0_3_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_load_5"/></StgValue>
</operation>

<operation id="788" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:13 %p_ZL1P_0_3_1_load_5 = load i1 %p_ZL1P_0_3_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_load_5"/></StgValue>
</operation>

<operation id="789" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:14 %p_ZL1P_0_3_2_load_5 = load i1 %p_ZL1P_0_3_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_load_5"/></StgValue>
</operation>

<operation id="790" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:15 %p_ZL1P_0_3_3_load_5 = load i1 %p_ZL1P_0_3_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_load_5"/></StgValue>
</operation>

<operation id="791" st_id="11" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.2.exit:16 %tmp_47 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %p_ZL1P_0_3_0_load_5, i2 3, i32 %p_ZL1P_0_3_1_load_5, i2 0, i32 %p_ZL1P_0_3_2_load_5, i2 1, i32 %p_ZL1P_0_3_3_load_5, i32 <undef>, i2 %trunc_ln108_3

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="792" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:18 %p_ZL1P_0_3_0_load_6 = load i1 %p_ZL1P_0_3_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_0_load_6"/></StgValue>
</operation>

<operation id="793" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:19 %p_ZL1P_0_3_1_load_6 = load i1 %p_ZL1P_0_3_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_1_load_6"/></StgValue>
</operation>

<operation id="794" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:20 %p_ZL1P_0_3_2_load_6 = load i1 %p_ZL1P_0_3_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_2_load_6"/></StgValue>
</operation>

<operation id="795" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.2.exit:21 %p_ZL1P_0_3_3_load_6 = load i1 %p_ZL1P_0_3_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_0_3_3_load_6"/></StgValue>
</operation>

<operation id="796" st_id="11" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.2.exit:22 %tmp_48 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %p_ZL1P_0_3_0_load_6, i2 2, i32 %p_ZL1P_0_3_1_load_6, i2 3, i32 %p_ZL1P_0_3_2_load_6, i2 0, i32 %p_ZL1P_0_3_3_load_6, i32 <undef>, i2 %trunc_ln108_3

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="797" st_id="11" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:5 %sub_1 = fsub i32 %tmp_49, i32 %mul17_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>

<operation id="798" st_id="11" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:11 %sub35_1 = fsub i32 %tmp_50, i32 %mul26_1

]]></Node>
<StgValue><ssdm name="sub35_1"/></StgValue>
</operation>

<operation id="799" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:12 %p_ZL1P_1_0_0_load_5 = load i1 %p_ZL1P_1_0_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_load_5"/></StgValue>
</operation>

<operation id="800" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:13 %p_ZL1P_1_0_1_load_5 = load i1 %p_ZL1P_1_0_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_load_5"/></StgValue>
</operation>

<operation id="801" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:14 %p_ZL1P_1_0_2_load_5 = load i1 %p_ZL1P_1_0_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_load_5"/></StgValue>
</operation>

<operation id="802" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:15 %p_ZL1P_1_0_3_load_5 = load i1 %p_ZL1P_1_0_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_load_5"/></StgValue>
</operation>

<operation id="803" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:18 %p_ZL1P_1_0_0_load_6 = load i1 %p_ZL1P_1_0_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_load_6"/></StgValue>
</operation>

<operation id="804" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:19 %p_ZL1P_1_0_1_load_6 = load i1 %p_ZL1P_1_0_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_load_6"/></StgValue>
</operation>

<operation id="805" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:20 %p_ZL1P_1_0_2_load_6 = load i1 %p_ZL1P_1_0_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_load_6"/></StgValue>
</operation>

<operation id="806" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:21 %p_ZL1P_1_0_3_load_6 = load i1 %p_ZL1P_1_0_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_load_6"/></StgValue>
</operation>

<operation id="807" st_id="11" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:5 %sub_1_1 = fsub i32 %tmp_53, i32 %mul17_1_1

]]></Node>
<StgValue><ssdm name="sub_1_1"/></StgValue>
</operation>

<operation id="808" st_id="11" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:11 %sub35_1_1 = fsub i32 %tmp_54, i32 %mul26_1_1

]]></Node>
<StgValue><ssdm name="sub35_1_1"/></StgValue>
</operation>

<operation id="809" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:17 %sub47_1_1 = fsub i32 %tmp_55, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="sub47_1_1"/></StgValue>
</operation>

<operation id="810" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:23 %sub59_1_1 = fsub i32 %tmp_56, i32 %mul50_1_1

]]></Node>
<StgValue><ssdm name="sub59_1_1"/></StgValue>
</operation>

<operation id="811" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:0 %p_ZL1P_1_2_0_load = load i1 %p_ZL1P_1_2_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_load"/></StgValue>
</operation>

<operation id="812" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:1 %p_ZL1P_1_2_1_load = load i1 %p_ZL1P_1_2_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_load"/></StgValue>
</operation>

<operation id="813" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:2 %p_ZL1P_1_2_2_load = load i1 %p_ZL1P_1_2_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_load"/></StgValue>
</operation>

<operation id="814" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:3 %p_ZL1P_1_2_3_load = load i1 %p_ZL1P_1_2_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_load"/></StgValue>
</operation>

<operation id="815" st_id="11" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.1.1.exit:4 %tmp_57 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %p_ZL1P_1_2_0_load, i2 1, i32 %p_ZL1P_1_2_1_load, i2 2, i32 %p_ZL1P_1_2_2_load, i2 3, i32 %p_ZL1P_1_2_3_load, i32 <undef>, i2 %trunc_ln108_6

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="816" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:6 %p_ZL1P_1_2_0_load_4 = load i1 %p_ZL1P_1_2_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_0_load_4"/></StgValue>
</operation>

<operation id="817" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:7 %p_ZL1P_1_2_1_load_4 = load i1 %p_ZL1P_1_2_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_1_load_4"/></StgValue>
</operation>

<operation id="818" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:8 %p_ZL1P_1_2_2_load_4 = load i1 %p_ZL1P_1_2_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_2_load_4"/></StgValue>
</operation>

<operation id="819" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.1.exit:9 %p_ZL1P_1_2_3_load_4 = load i1 %p_ZL1P_1_2_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_2_3_load_4"/></StgValue>
</operation>

<operation id="820" st_id="11" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.1.1.exit:10 %tmp_58 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %p_ZL1P_1_2_0_load_4, i2 0, i32 %p_ZL1P_1_2_1_load_4, i2 1, i32 %p_ZL1P_1_2_2_load_4, i2 2, i32 %p_ZL1P_1_2_3_load_4, i32 <undef>, i2 %trunc_ln108_6

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="821" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:17 %sub47_1_2 = fsub i32 %tmp_59, i32 %mul38_1_2

]]></Node>
<StgValue><ssdm name="sub47_1_2"/></StgValue>
</operation>

<operation id="822" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:23 %sub59_1_2 = fsub i32 %tmp_60, i32 %mul50_1_2

]]></Node>
<StgValue><ssdm name="sub59_1_2"/></StgValue>
</operation>

<operation id="823" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:0 %p_ZL1P_1_3_0_load = load i1 %p_ZL1P_1_3_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_load"/></StgValue>
</operation>

<operation id="824" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:1 %p_ZL1P_1_3_1_load = load i1 %p_ZL1P_1_3_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_load"/></StgValue>
</operation>

<operation id="825" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:2 %p_ZL1P_1_3_2_load = load i1 %p_ZL1P_1_3_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_load"/></StgValue>
</operation>

<operation id="826" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:3 %p_ZL1P_1_3_3_load = load i1 %p_ZL1P_1_3_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_load"/></StgValue>
</operation>

<operation id="827" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:6 %p_ZL1P_1_3_0_load_4 = load i1 %p_ZL1P_1_3_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_load_4"/></StgValue>
</operation>

<operation id="828" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:7 %p_ZL1P_1_3_1_load_4 = load i1 %p_ZL1P_1_3_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_load_4"/></StgValue>
</operation>

<operation id="829" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:8 %p_ZL1P_1_3_2_load_4 = load i1 %p_ZL1P_1_3_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_load_4"/></StgValue>
</operation>

<operation id="830" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:9 %p_ZL1P_1_3_3_load_4 = load i1 %p_ZL1P_1_3_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_load_4"/></StgValue>
</operation>

<operation id="831" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:17 %sub47_1_3 = fsub i32 %tmp_63, i32 %mul38_1_3

]]></Node>
<StgValue><ssdm name="sub47_1_3"/></StgValue>
</operation>

<operation id="832" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:23 %sub59_1_3 = fsub i32 %tmp_64, i32 %mul50_1_3

]]></Node>
<StgValue><ssdm name="sub59_1_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="833" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58 %sub = fsub i32 %tmp, i32 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="834" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:320 %mul38_1 = fmul i32 %delta_1, i32 %LUT_B2_load_7

]]></Node>
<StgValue><ssdm name="mul38_1"/></StgValue>
</operation>

<operation id="835" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:323 %mul50_1 = fmul i32 %delta_1, i32 %LUT_B3_load_7

]]></Node>
<StgValue><ssdm name="mul50_1"/></StgValue>
</operation>

<operation id="836" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:356 %mul17_1_3 = fmul i32 %delta_1, i32 %LUT_B0_load_10

]]></Node>
<StgValue><ssdm name="mul17_1_3"/></StgValue>
</operation>

<operation id="837" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:363 %mul26_1_3 = fmul i32 %delta_1, i32 %LUT_B1_load_10

]]></Node>
<StgValue><ssdm name="mul26_1_3"/></StgValue>
</operation>

<operation id="838" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:396 %sub1 = fsub i32 %tmp_s, i32 %mul4

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="839" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:402 %sub2 = fsub i32 %tmp_35, i32 %mul5

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="840" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:408 %sub3 = fsub i32 %tmp_36, i32 %mul6

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="841" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:5 %sub_s = fsub i32 %tmp_37, i32 %mul17_s

]]></Node>
<StgValue><ssdm name="sub_s"/></StgValue>
</operation>

<operation id="842" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:11 %sub35_s = fsub i32 %tmp_38, i32 %mul26_s

]]></Node>
<StgValue><ssdm name="sub35_s"/></StgValue>
</operation>

<operation id="843" st_id="12" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:17 %sub47_s = fsub i32 %tmp_39, i32 %mul38_s

]]></Node>
<StgValue><ssdm name="sub47_s"/></StgValue>
</operation>

<operation id="844" st_id="12" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:23 %sub59_s = fsub i32 %tmp_40, i32 %mul50_s

]]></Node>
<StgValue><ssdm name="sub59_s"/></StgValue>
</operation>

<operation id="845" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:5 %sub_2 = fsub i32 %tmp_41, i32 %mul17_2

]]></Node>
<StgValue><ssdm name="sub_2"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:11 %sub35_2 = fsub i32 %tmp_42, i32 %mul26_2

]]></Node>
<StgValue><ssdm name="sub35_2"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:17 %sub47_2 = fsub i32 %tmp_43, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="sub47_2"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:23 %sub59_2 = fsub i32 %tmp_44, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="sub59_2"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:5 %sub_3 = fsub i32 %tmp_45, i32 %mul17_3

]]></Node>
<StgValue><ssdm name="sub_3"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:11 %sub35_3 = fsub i32 %tmp_46, i32 %mul26_3

]]></Node>
<StgValue><ssdm name="sub35_3"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:17 %sub47_3 = fsub i32 %tmp_47, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="sub47_3"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:23 %sub59_3 = fsub i32 %tmp_48, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="sub59_3"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:5 %sub_1 = fsub i32 %tmp_49, i32 %mul17_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:11 %sub35_1 = fsub i32 %tmp_50, i32 %mul26_1

]]></Node>
<StgValue><ssdm name="sub35_1"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:12 %p_ZL1P_1_0_0_load_5 = load i1 %p_ZL1P_1_0_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_load_5"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:13 %p_ZL1P_1_0_1_load_5 = load i1 %p_ZL1P_1_0_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_load_5"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:14 %p_ZL1P_1_0_2_load_5 = load i1 %p_ZL1P_1_0_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_load_5"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:15 %p_ZL1P_1_0_3_load_5 = load i1 %p_ZL1P_1_0_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_load_5"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.3.exit:16 %tmp_51 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %p_ZL1P_1_0_0_load_5, i2 3, i32 %p_ZL1P_1_0_1_load_5, i2 0, i32 %p_ZL1P_1_0_2_load_5, i2 1, i32 %p_ZL1P_1_0_3_load_5, i32 <undef>, i2 %trunc_ln108_4

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:18 %p_ZL1P_1_0_0_load_6 = load i1 %p_ZL1P_1_0_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_0_load_6"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:19 %p_ZL1P_1_0_1_load_6 = load i1 %p_ZL1P_1_0_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_1_load_6"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:20 %p_ZL1P_1_0_2_load_6 = load i1 %p_ZL1P_1_0_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_2_load_6"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.3.exit:21 %p_ZL1P_1_0_3_load_6 = load i1 %p_ZL1P_1_0_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_0_3_load_6"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.3.exit:22 %tmp_52 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %p_ZL1P_1_0_0_load_6, i2 2, i32 %p_ZL1P_1_0_1_load_6, i2 3, i32 %p_ZL1P_1_0_2_load_6, i2 0, i32 %p_ZL1P_1_0_3_load_6, i32 <undef>, i2 %trunc_ln108_4

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:5 %sub_1_1 = fsub i32 %tmp_53, i32 %mul17_1_1

]]></Node>
<StgValue><ssdm name="sub_1_1"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:11 %sub35_1_1 = fsub i32 %tmp_54, i32 %mul26_1_1

]]></Node>
<StgValue><ssdm name="sub35_1_1"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:17 %sub47_1_1 = fsub i32 %tmp_55, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="sub47_1_1"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:23 %sub59_1_1 = fsub i32 %tmp_56, i32 %mul50_1_1

]]></Node>
<StgValue><ssdm name="sub59_1_1"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:5 %sub_1_2 = fsub i32 %tmp_57, i32 %mul17_1_2

]]></Node>
<StgValue><ssdm name="sub_1_2"/></StgValue>
</operation>

<operation id="870" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:11 %sub35_1_2 = fsub i32 %tmp_58, i32 %mul26_1_2

]]></Node>
<StgValue><ssdm name="sub35_1_2"/></StgValue>
</operation>

<operation id="871" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:17 %sub47_1_2 = fsub i32 %tmp_59, i32 %mul38_1_2

]]></Node>
<StgValue><ssdm name="sub47_1_2"/></StgValue>
</operation>

<operation id="872" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:23 %sub59_1_2 = fsub i32 %tmp_60, i32 %mul50_1_2

]]></Node>
<StgValue><ssdm name="sub59_1_2"/></StgValue>
</operation>

<operation id="873" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:0 %p_ZL1P_1_3_0_load = load i1 %p_ZL1P_1_3_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_load"/></StgValue>
</operation>

<operation id="874" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:1 %p_ZL1P_1_3_1_load = load i1 %p_ZL1P_1_3_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_load"/></StgValue>
</operation>

<operation id="875" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:2 %p_ZL1P_1_3_2_load = load i1 %p_ZL1P_1_3_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_load"/></StgValue>
</operation>

<operation id="876" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:3 %p_ZL1P_1_3_3_load = load i1 %p_ZL1P_1_3_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_load"/></StgValue>
</operation>

<operation id="877" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.1.2.exit:4 %tmp_61 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %p_ZL1P_1_3_0_load, i2 1, i32 %p_ZL1P_1_3_1_load, i2 2, i32 %p_ZL1P_1_3_2_load, i2 3, i32 %p_ZL1P_1_3_3_load, i32 <undef>, i2 %trunc_ln108_7

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="878" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:6 %p_ZL1P_1_3_0_load_4 = load i1 %p_ZL1P_1_3_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_0_load_4"/></StgValue>
</operation>

<operation id="879" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:7 %p_ZL1P_1_3_1_load_4 = load i1 %p_ZL1P_1_3_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_1_load_4"/></StgValue>
</operation>

<operation id="880" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:8 %p_ZL1P_1_3_2_load_4 = load i1 %p_ZL1P_1_3_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_2_load_4"/></StgValue>
</operation>

<operation id="881" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="1">
<![CDATA[
arrayidx582026.1.2.exit:9 %p_ZL1P_1_3_3_load_4 = load i1 %p_ZL1P_1_3_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL1P_1_3_3_load_4"/></StgValue>
</operation>

<operation id="882" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
arrayidx582026.1.2.exit:10 %tmp_62 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %p_ZL1P_1_3_0_load_4, i2 0, i32 %p_ZL1P_1_3_1_load_4, i2 1, i32 %p_ZL1P_1_3_2_load_4, i2 2, i32 %p_ZL1P_1_3_3_load_4, i32 <undef>, i2 %trunc_ln108_7

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="883" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:17 %sub47_1_3 = fsub i32 %tmp_63, i32 %mul38_1_3

]]></Node>
<StgValue><ssdm name="sub47_1_3"/></StgValue>
</operation>

<operation id="884" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:23 %sub59_1_3 = fsub i32 %tmp_64, i32 %mul50_1_3

]]></Node>
<StgValue><ssdm name="sub59_1_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="885" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="886" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="887" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="888" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="889" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="890" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="891" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="892" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="893" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_2_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="894" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_2_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="895" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_2_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="896" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_2_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="897" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_3_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="898" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_3_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="899" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_3_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="900" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_3_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="901" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="902" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="903" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="904" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="905" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="906" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="907" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="908" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="909" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_2_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="910" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_2_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="911" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_2_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="912" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_2_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="913" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_3_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="914" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_3_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="915" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_3_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="916" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_3_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="917" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %LUT_B3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="918" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %LUT_B2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="919" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %LUT_B1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="920" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %LUT_B0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="921" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:36 %specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln101"/></StgValue>
</operation>

<operation id="922" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58 %sub = fsub i32 %tmp, i32 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="923" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:396 %sub1 = fsub i32 %tmp_s, i32 %mul4

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="924" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:402 %sub2 = fsub i32 %tmp_35, i32 %mul5

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="925" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:408 %sub3 = fsub i32 %tmp_36, i32 %mul6

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="926" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:5 %sub_s = fsub i32 %tmp_37, i32 %mul17_s

]]></Node>
<StgValue><ssdm name="sub_s"/></StgValue>
</operation>

<operation id="927" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:11 %sub35_s = fsub i32 %tmp_38, i32 %mul26_s

]]></Node>
<StgValue><ssdm name="sub35_s"/></StgValue>
</operation>

<operation id="928" st_id="13" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:17 %sub47_s = fsub i32 %tmp_39, i32 %mul38_s

]]></Node>
<StgValue><ssdm name="sub47_s"/></StgValue>
</operation>

<operation id="929" st_id="13" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:23 %sub59_s = fsub i32 %tmp_40, i32 %mul50_s

]]></Node>
<StgValue><ssdm name="sub59_s"/></StgValue>
</operation>

<operation id="930" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:5 %sub_2 = fsub i32 %tmp_41, i32 %mul17_2

]]></Node>
<StgValue><ssdm name="sub_2"/></StgValue>
</operation>

<operation id="931" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:11 %sub35_2 = fsub i32 %tmp_42, i32 %mul26_2

]]></Node>
<StgValue><ssdm name="sub35_2"/></StgValue>
</operation>

<operation id="932" st_id="13" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:17 %sub47_2 = fsub i32 %tmp_43, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="sub47_2"/></StgValue>
</operation>

<operation id="933" st_id="13" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:23 %sub59_2 = fsub i32 %tmp_44, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="sub59_2"/></StgValue>
</operation>

<operation id="934" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:5 %sub_3 = fsub i32 %tmp_45, i32 %mul17_3

]]></Node>
<StgValue><ssdm name="sub_3"/></StgValue>
</operation>

<operation id="935" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:11 %sub35_3 = fsub i32 %tmp_46, i32 %mul26_3

]]></Node>
<StgValue><ssdm name="sub35_3"/></StgValue>
</operation>

<operation id="936" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:17 %sub47_3 = fsub i32 %tmp_47, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="sub47_3"/></StgValue>
</operation>

<operation id="937" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:23 %sub59_3 = fsub i32 %tmp_48, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="sub59_3"/></StgValue>
</operation>

<operation id="938" st_id="13" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:5 %sub_1 = fsub i32 %tmp_49, i32 %mul17_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>

<operation id="939" st_id="13" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:11 %sub35_1 = fsub i32 %tmp_50, i32 %mul26_1

]]></Node>
<StgValue><ssdm name="sub35_1"/></StgValue>
</operation>

<operation id="940" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:17 %sub47_1 = fsub i32 %tmp_51, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="sub47_1"/></StgValue>
</operation>

<operation id="941" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:23 %sub59_1 = fsub i32 %tmp_52, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="sub59_1"/></StgValue>
</operation>

<operation id="942" st_id="13" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:5 %sub_1_1 = fsub i32 %tmp_53, i32 %mul17_1_1

]]></Node>
<StgValue><ssdm name="sub_1_1"/></StgValue>
</operation>

<operation id="943" st_id="13" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:11 %sub35_1_1 = fsub i32 %tmp_54, i32 %mul26_1_1

]]></Node>
<StgValue><ssdm name="sub35_1_1"/></StgValue>
</operation>

<operation id="944" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:17 %sub47_1_1 = fsub i32 %tmp_55, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="sub47_1_1"/></StgValue>
</operation>

<operation id="945" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:23 %sub59_1_1 = fsub i32 %tmp_56, i32 %mul50_1_1

]]></Node>
<StgValue><ssdm name="sub59_1_1"/></StgValue>
</operation>

<operation id="946" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:5 %sub_1_2 = fsub i32 %tmp_57, i32 %mul17_1_2

]]></Node>
<StgValue><ssdm name="sub_1_2"/></StgValue>
</operation>

<operation id="947" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:11 %sub35_1_2 = fsub i32 %tmp_58, i32 %mul26_1_2

]]></Node>
<StgValue><ssdm name="sub35_1_2"/></StgValue>
</operation>

<operation id="948" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:17 %sub47_1_2 = fsub i32 %tmp_59, i32 %mul38_1_2

]]></Node>
<StgValue><ssdm name="sub47_1_2"/></StgValue>
</operation>

<operation id="949" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:23 %sub59_1_2 = fsub i32 %tmp_60, i32 %mul50_1_2

]]></Node>
<StgValue><ssdm name="sub59_1_2"/></StgValue>
</operation>

<operation id="950" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:5 %sub_1_3 = fsub i32 %tmp_61, i32 %mul17_1_3

]]></Node>
<StgValue><ssdm name="sub_1_3"/></StgValue>
</operation>

<operation id="951" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:11 %sub35_1_3 = fsub i32 %tmp_62, i32 %mul26_1_3

]]></Node>
<StgValue><ssdm name="sub35_1_3"/></StgValue>
</operation>

<operation id="952" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:17 %sub47_1_3 = fsub i32 %tmp_63, i32 %mul38_1_3

]]></Node>
<StgValue><ssdm name="sub47_1_3"/></StgValue>
</operation>

<operation id="953" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:23 %sub59_1_3 = fsub i32 %tmp_64, i32 %mul50_1_3

]]></Node>
<StgValue><ssdm name="sub59_1_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="954" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.case.1:0 %store_ln112 = store i32 %sub, i1 %p_ZL1P_0_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="955" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.case.1:1 %store_ln113 = store i32 %sub1, i1 %p_ZL1P_0_0_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="956" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.case.1:2 %store_ln114 = store i32 %sub2, i1 %p_ZL1P_0_0_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="957" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.case.1:3 %store_ln115 = store i32 %sub3, i1 %p_ZL1P_0_0_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="958" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.case.1:4 %br_ln115 = br void %arrayidx582026.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="959" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.case.0:0 %store_ln112 = store i32 %sub, i1 %p_ZL1P_0_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="960" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.case.0:1 %store_ln113 = store i32 %sub1, i1 %p_ZL1P_0_0_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="961" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.case.0:2 %store_ln114 = store i32 %sub2, i1 %p_ZL1P_0_0_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="962" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.case.0:3 %store_ln115 = store i32 %sub3, i1 %p_ZL1P_0_0_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="963" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.case.0:4 %br_ln115 = br void %arrayidx582026.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="964" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.case.3:0 %store_ln112 = store i32 %sub, i1 %p_ZL1P_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="965" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.case.3:1 %store_ln113 = store i32 %sub1, i1 %p_ZL1P_0_0_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="966" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.case.3:2 %store_ln114 = store i32 %sub2, i1 %p_ZL1P_0_0_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="967" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.case.3:3 %store_ln115 = store i32 %sub3, i1 %p_ZL1P_0_0_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="968" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.case.3:4 %br_ln115 = br void %arrayidx582026.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="969" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.case.2:0 %store_ln112 = store i32 %sub, i1 %p_ZL1P_0_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="970" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.case.2:1 %store_ln113 = store i32 %sub1, i1 %p_ZL1P_0_0_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="971" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.case.2:2 %store_ln114 = store i32 %sub2, i1 %p_ZL1P_0_0_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="972" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.case.2:3 %store_ln115 = store i32 %sub3, i1 %p_ZL1P_0_0_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="973" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.case.2:4 %br_ln115 = br void %arrayidx582026.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="974" st_id="14" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:17 %sub47_s = fsub i32 %tmp_39, i32 %mul38_s

]]></Node>
<StgValue><ssdm name="sub47_s"/></StgValue>
</operation>

<operation id="975" st_id="14" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.exit:23 %sub59_s = fsub i32 %tmp_40, i32 %mul50_s

]]></Node>
<StgValue><ssdm name="sub59_s"/></StgValue>
</operation>

<operation id="976" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.128.case.1:0 %store_ln112 = store i32 %sub_s, i1 %p_ZL1P_0_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="977" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.128.case.1:1 %store_ln113 = store i32 %sub35_s, i1 %p_ZL1P_0_1_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="978" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.128.case.0:0 %store_ln112 = store i32 %sub_s, i1 %p_ZL1P_0_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="979" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.128.case.0:1 %store_ln113 = store i32 %sub35_s, i1 %p_ZL1P_0_1_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="980" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.128.case.3:0 %store_ln112 = store i32 %sub_s, i1 %p_ZL1P_0_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="981" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.128.case.3:1 %store_ln113 = store i32 %sub35_s, i1 %p_ZL1P_0_1_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="982" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.128.case.2:0 %store_ln112 = store i32 %sub_s, i1 %p_ZL1P_0_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="983" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.128.case.2:1 %store_ln113 = store i32 %sub35_s, i1 %p_ZL1P_0_1_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="984" st_id="14" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:17 %sub47_2 = fsub i32 %tmp_43, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="sub47_2"/></StgValue>
</operation>

<operation id="985" st_id="14" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:23 %sub59_2 = fsub i32 %tmp_44, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="sub59_2"/></StgValue>
</operation>

<operation id="986" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.2.case.1:0 %store_ln112 = store i32 %sub_2, i1 %p_ZL1P_0_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="987" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.2.case.1:1 %store_ln113 = store i32 %sub35_2, i1 %p_ZL1P_0_2_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="988" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.2.case.0:0 %store_ln112 = store i32 %sub_2, i1 %p_ZL1P_0_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="989" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.2.case.0:1 %store_ln113 = store i32 %sub35_2, i1 %p_ZL1P_0_2_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="990" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.2.case.3:0 %store_ln112 = store i32 %sub_2, i1 %p_ZL1P_0_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="991" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.2.case.3:1 %store_ln113 = store i32 %sub35_2, i1 %p_ZL1P_0_2_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="992" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.2.case.2:0 %store_ln112 = store i32 %sub_2, i1 %p_ZL1P_0_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="993" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.2.case.2:1 %store_ln113 = store i32 %sub35_2, i1 %p_ZL1P_0_2_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="994" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:17 %sub47_3 = fsub i32 %tmp_47, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="sub47_3"/></StgValue>
</operation>

<operation id="995" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:23 %sub59_3 = fsub i32 %tmp_48, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="sub59_3"/></StgValue>
</operation>

<operation id="996" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.3.case.1:0 %store_ln112 = store i32 %sub_3, i1 %p_ZL1P_0_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="997" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.3.case.1:1 %store_ln113 = store i32 %sub35_3, i1 %p_ZL1P_0_3_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="998" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.3.case.0:0 %store_ln112 = store i32 %sub_3, i1 %p_ZL1P_0_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="999" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.3.case.0:1 %store_ln113 = store i32 %sub35_3, i1 %p_ZL1P_0_3_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1000" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.3.case.3:0 %store_ln112 = store i32 %sub_3, i1 %p_ZL1P_0_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1001" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.3.case.3:1 %store_ln113 = store i32 %sub35_3, i1 %p_ZL1P_0_3_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1002" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.3.case.2:0 %store_ln112 = store i32 %sub_3, i1 %p_ZL1P_0_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1003" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.3.case.2:1 %store_ln113 = store i32 %sub35_3, i1 %p_ZL1P_0_3_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1004" st_id="14" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:5 %sub_1 = fsub i32 %tmp_49, i32 %mul17_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>

<operation id="1005" st_id="14" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:11 %sub35_1 = fsub i32 %tmp_50, i32 %mul26_1

]]></Node>
<StgValue><ssdm name="sub35_1"/></StgValue>
</operation>

<operation id="1006" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:17 %sub47_1 = fsub i32 %tmp_51, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="sub47_1"/></StgValue>
</operation>

<operation id="1007" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:23 %sub59_1 = fsub i32 %tmp_52, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="sub59_1"/></StgValue>
</operation>

<operation id="1008" st_id="14" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:5 %sub_1_1 = fsub i32 %tmp_53, i32 %mul17_1_1

]]></Node>
<StgValue><ssdm name="sub_1_1"/></StgValue>
</operation>

<operation id="1009" st_id="14" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:11 %sub35_1_1 = fsub i32 %tmp_54, i32 %mul26_1_1

]]></Node>
<StgValue><ssdm name="sub35_1_1"/></StgValue>
</operation>

<operation id="1010" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.1.case.1:2 %store_ln114 = store i32 %sub47_1_1, i1 %p_ZL1P_1_1_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1011" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.1.case.1:3 %store_ln115 = store i32 %sub59_1_1, i1 %p_ZL1P_1_1_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1012" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.1.case.0:2 %store_ln114 = store i32 %sub47_1_1, i1 %p_ZL1P_1_1_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1013" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.1.case.0:3 %store_ln115 = store i32 %sub59_1_1, i1 %p_ZL1P_1_1_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1014" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.1.case.3:2 %store_ln114 = store i32 %sub47_1_1, i1 %p_ZL1P_1_1_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1015" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.1.case.3:3 %store_ln115 = store i32 %sub59_1_1, i1 %p_ZL1P_1_1_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1016" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.1.case.2:2 %store_ln114 = store i32 %sub47_1_1, i1 %p_ZL1P_1_1_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1017" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.1.case.2:3 %store_ln115 = store i32 %sub59_1_1, i1 %p_ZL1P_1_1_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1018" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:5 %sub_1_2 = fsub i32 %tmp_57, i32 %mul17_1_2

]]></Node>
<StgValue><ssdm name="sub_1_2"/></StgValue>
</operation>

<operation id="1019" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:11 %sub35_1_2 = fsub i32 %tmp_58, i32 %mul26_1_2

]]></Node>
<StgValue><ssdm name="sub35_1_2"/></StgValue>
</operation>

<operation id="1020" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.2.case.1:2 %store_ln114 = store i32 %sub47_1_2, i1 %p_ZL1P_1_2_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1021" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.2.case.1:3 %store_ln115 = store i32 %sub59_1_2, i1 %p_ZL1P_1_2_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1022" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.2.case.0:2 %store_ln114 = store i32 %sub47_1_2, i1 %p_ZL1P_1_2_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1023" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.2.case.0:3 %store_ln115 = store i32 %sub59_1_2, i1 %p_ZL1P_1_2_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1024" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.2.case.3:2 %store_ln114 = store i32 %sub47_1_2, i1 %p_ZL1P_1_2_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1025" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.2.case.3:3 %store_ln115 = store i32 %sub59_1_2, i1 %p_ZL1P_1_2_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1026" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.2.case.2:2 %store_ln114 = store i32 %sub47_1_2, i1 %p_ZL1P_1_2_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1027" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.2.case.2:3 %store_ln115 = store i32 %sub59_1_2, i1 %p_ZL1P_1_2_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1028" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:5 %sub_1_3 = fsub i32 %tmp_61, i32 %mul17_1_3

]]></Node>
<StgValue><ssdm name="sub_1_3"/></StgValue>
</operation>

<operation id="1029" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:11 %sub35_1_3 = fsub i32 %tmp_62, i32 %mul26_1_3

]]></Node>
<StgValue><ssdm name="sub35_1_3"/></StgValue>
</operation>

<operation id="1030" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.3.case.1:2 %store_ln114 = store i32 %sub47_1_3, i1 %p_ZL1P_1_3_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1031" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.3.case.1:3 %store_ln115 = store i32 %sub59_1_3, i1 %p_ZL1P_1_3_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1032" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.3.case.0:2 %store_ln114 = store i32 %sub47_1_3, i1 %p_ZL1P_1_3_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1033" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.3.case.0:3 %store_ln115 = store i32 %sub59_1_3, i1 %p_ZL1P_1_3_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1034" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.3.case.3:2 %store_ln114 = store i32 %sub47_1_3, i1 %p_ZL1P_1_3_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1035" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.3.case.3:3 %store_ln115 = store i32 %sub59_1_3, i1 %p_ZL1P_1_3_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1036" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.3.case.2:2 %store_ln114 = store i32 %sub47_1_3, i1 %p_ZL1P_1_3_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1037" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.3.case.2:3 %store_ln115 = store i32 %sub59_1_3, i1 %p_ZL1P_1_3_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1038" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.128.case.1:2 %store_ln114 = store i32 %sub47_s, i1 %p_ZL1P_0_1_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1039" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.128.case.1:3 %store_ln115 = store i32 %sub59_s, i1 %p_ZL1P_0_1_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1040" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.128.case.1:4 %br_ln115 = br void %arrayidx582026.128.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1041" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.128.case.0:2 %store_ln114 = store i32 %sub47_s, i1 %p_ZL1P_0_1_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1042" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.128.case.0:3 %store_ln115 = store i32 %sub59_s, i1 %p_ZL1P_0_1_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1043" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.128.case.0:4 %br_ln115 = br void %arrayidx582026.128.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1044" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.128.case.3:2 %store_ln114 = store i32 %sub47_s, i1 %p_ZL1P_0_1_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1045" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.128.case.3:3 %store_ln115 = store i32 %sub59_s, i1 %p_ZL1P_0_1_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1046" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.128.case.3:4 %br_ln115 = br void %arrayidx582026.128.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1047" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.128.case.2:2 %store_ln114 = store i32 %sub47_s, i1 %p_ZL1P_0_1_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1048" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.128.case.2:3 %store_ln115 = store i32 %sub59_s, i1 %p_ZL1P_0_1_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1049" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.128.case.2:4 %br_ln115 = br void %arrayidx582026.128.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1050" st_id="15" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:17 %sub47_2 = fsub i32 %tmp_43, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="sub47_2"/></StgValue>
</operation>

<operation id="1051" st_id="15" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.128.exit:23 %sub59_2 = fsub i32 %tmp_44, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="sub59_2"/></StgValue>
</operation>

<operation id="1052" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:17 %sub47_3 = fsub i32 %tmp_47, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="sub47_3"/></StgValue>
</operation>

<operation id="1053" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:23 %sub59_3 = fsub i32 %tmp_48, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="sub59_3"/></StgValue>
</operation>

<operation id="1054" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:17 %sub47_1 = fsub i32 %tmp_51, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="sub47_1"/></StgValue>
</operation>

<operation id="1055" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:23 %sub59_1 = fsub i32 %tmp_52, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="sub59_1"/></StgValue>
</operation>

<operation id="1056" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.case.1:0 %store_ln112 = store i32 %sub_1, i1 %p_ZL1P_1_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1057" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.case.1:1 %store_ln113 = store i32 %sub35_1, i1 %p_ZL1P_1_0_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1058" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.case.0:0 %store_ln112 = store i32 %sub_1, i1 %p_ZL1P_1_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1059" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.case.0:1 %store_ln113 = store i32 %sub35_1, i1 %p_ZL1P_1_0_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1060" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.case.3:0 %store_ln112 = store i32 %sub_1, i1 %p_ZL1P_1_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1061" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.case.3:1 %store_ln113 = store i32 %sub35_1, i1 %p_ZL1P_1_0_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1062" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.case.2:0 %store_ln112 = store i32 %sub_1, i1 %p_ZL1P_1_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1063" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.case.2:1 %store_ln113 = store i32 %sub35_1, i1 %p_ZL1P_1_0_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1064" st_id="15" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:5 %sub_1_1 = fsub i32 %tmp_53, i32 %mul17_1_1

]]></Node>
<StgValue><ssdm name="sub_1_1"/></StgValue>
</operation>

<operation id="1065" st_id="15" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.exit:11 %sub35_1_1 = fsub i32 %tmp_54, i32 %mul26_1_1

]]></Node>
<StgValue><ssdm name="sub35_1_1"/></StgValue>
</operation>

<operation id="1066" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:5 %sub_1_2 = fsub i32 %tmp_57, i32 %mul17_1_2

]]></Node>
<StgValue><ssdm name="sub_1_2"/></StgValue>
</operation>

<operation id="1067" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:11 %sub35_1_2 = fsub i32 %tmp_58, i32 %mul26_1_2

]]></Node>
<StgValue><ssdm name="sub35_1_2"/></StgValue>
</operation>

<operation id="1068" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:5 %sub_1_3 = fsub i32 %tmp_61, i32 %mul17_1_3

]]></Node>
<StgValue><ssdm name="sub_1_3"/></StgValue>
</operation>

<operation id="1069" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:11 %sub35_1_3 = fsub i32 %tmp_62, i32 %mul26_1_3

]]></Node>
<StgValue><ssdm name="sub35_1_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1070" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.2.case.1:2 %store_ln114 = store i32 %sub47_2, i1 %p_ZL1P_0_2_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1071" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.2.case.1:3 %store_ln115 = store i32 %sub59_2, i1 %p_ZL1P_0_2_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1072" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.2.case.1:4 %br_ln115 = br void %arrayidx582026.2.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1073" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.2.case.0:2 %store_ln114 = store i32 %sub47_2, i1 %p_ZL1P_0_2_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1074" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.2.case.0:3 %store_ln115 = store i32 %sub59_2, i1 %p_ZL1P_0_2_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1075" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.2.case.0:4 %br_ln115 = br void %arrayidx582026.2.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1076" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.2.case.3:2 %store_ln114 = store i32 %sub47_2, i1 %p_ZL1P_0_2_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1077" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.2.case.3:3 %store_ln115 = store i32 %sub59_2, i1 %p_ZL1P_0_2_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1078" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.2.case.3:4 %br_ln115 = br void %arrayidx582026.2.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1079" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.2.case.2:2 %store_ln114 = store i32 %sub47_2, i1 %p_ZL1P_0_2_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1080" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.2.case.2:3 %store_ln115 = store i32 %sub59_2, i1 %p_ZL1P_0_2_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1081" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.2.case.2:4 %br_ln115 = br void %arrayidx582026.2.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1082" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:17 %sub47_3 = fsub i32 %tmp_47, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="sub47_3"/></StgValue>
</operation>

<operation id="1083" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.2.exit:23 %sub59_3 = fsub i32 %tmp_48, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="sub59_3"/></StgValue>
</operation>

<operation id="1084" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:17 %sub47_1 = fsub i32 %tmp_51, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="sub47_1"/></StgValue>
</operation>

<operation id="1085" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:23 %sub59_1 = fsub i32 %tmp_52, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="sub59_1"/></StgValue>
</operation>

<operation id="1086" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.1.case.1:0 %store_ln112 = store i32 %sub_1_1, i1 %p_ZL1P_1_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1087" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.1.case.1:1 %store_ln113 = store i32 %sub35_1_1, i1 %p_ZL1P_1_1_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1088" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.1.1.case.1:4 %br_ln115 = br void %arrayidx582026.1.1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1089" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.1.case.0:0 %store_ln112 = store i32 %sub_1_1, i1 %p_ZL1P_1_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1090" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.1.case.0:1 %store_ln113 = store i32 %sub35_1_1, i1 %p_ZL1P_1_1_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1091" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.1.1.case.0:4 %br_ln115 = br void %arrayidx582026.1.1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1092" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.1.case.3:0 %store_ln112 = store i32 %sub_1_1, i1 %p_ZL1P_1_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1093" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.1.case.3:1 %store_ln113 = store i32 %sub35_1_1, i1 %p_ZL1P_1_1_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1094" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.1.1.case.3:4 %br_ln115 = br void %arrayidx582026.1.1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1095" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.1.case.2:0 %store_ln112 = store i32 %sub_1_1, i1 %p_ZL1P_1_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1096" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.1.case.2:1 %store_ln113 = store i32 %sub35_1_1, i1 %p_ZL1P_1_1_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1097" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.1.1.case.2:4 %br_ln115 = br void %arrayidx582026.1.1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1098" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:5 %sub_1_2 = fsub i32 %tmp_57, i32 %mul17_1_2

]]></Node>
<StgValue><ssdm name="sub_1_2"/></StgValue>
</operation>

<operation id="1099" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.1.exit:11 %sub35_1_2 = fsub i32 %tmp_58, i32 %mul26_1_2

]]></Node>
<StgValue><ssdm name="sub35_1_2"/></StgValue>
</operation>

<operation id="1100" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:5 %sub_1_3 = fsub i32 %tmp_61, i32 %mul17_1_3

]]></Node>
<StgValue><ssdm name="sub_1_3"/></StgValue>
</operation>

<operation id="1101" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:11 %sub35_1_3 = fsub i32 %tmp_62, i32 %mul26_1_3

]]></Node>
<StgValue><ssdm name="sub35_1_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1102" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.3.case.1:2 %store_ln114 = store i32 %sub47_3, i1 %p_ZL1P_0_3_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1103" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.3.case.1:3 %store_ln115 = store i32 %sub59_3, i1 %p_ZL1P_0_3_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1104" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.3.case.1:4 %br_ln115 = br void %arrayidx582026.3.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1105" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.3.case.0:2 %store_ln114 = store i32 %sub47_3, i1 %p_ZL1P_0_3_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1106" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.3.case.0:3 %store_ln115 = store i32 %sub59_3, i1 %p_ZL1P_0_3_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1107" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.3.case.0:4 %br_ln115 = br void %arrayidx582026.3.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1108" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.3.case.3:2 %store_ln114 = store i32 %sub47_3, i1 %p_ZL1P_0_3_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1109" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.3.case.3:3 %store_ln115 = store i32 %sub59_3, i1 %p_ZL1P_0_3_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.3.case.3:4 %br_ln115 = br void %arrayidx582026.3.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1111" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.3.case.2:2 %store_ln114 = store i32 %sub47_3, i1 %p_ZL1P_0_3_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1112" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.3.case.2:3 %store_ln115 = store i32 %sub59_3, i1 %p_ZL1P_0_3_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1113" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.3.case.2:4 %br_ln115 = br void %arrayidx582026.3.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1114" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:17 %sub47_1 = fsub i32 %tmp_51, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="sub47_1"/></StgValue>
</operation>

<operation id="1115" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.3.exit:23 %sub59_1 = fsub i32 %tmp_52, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="sub59_1"/></StgValue>
</operation>

<operation id="1116" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.2.case.1:0 %store_ln112 = store i32 %sub_1_2, i1 %p_ZL1P_1_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1117" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.2.case.1:1 %store_ln113 = store i32 %sub35_1_2, i1 %p_ZL1P_1_2_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1118" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.1.2.case.1:4 %br_ln115 = br void %arrayidx582026.1.2.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1119" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.2.case.0:0 %store_ln112 = store i32 %sub_1_2, i1 %p_ZL1P_1_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1120" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.2.case.0:1 %store_ln113 = store i32 %sub35_1_2, i1 %p_ZL1P_1_2_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1121" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.1.2.case.0:4 %br_ln115 = br void %arrayidx582026.1.2.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1122" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.2.case.3:0 %store_ln112 = store i32 %sub_1_2, i1 %p_ZL1P_1_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1123" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.2.case.3:1 %store_ln113 = store i32 %sub35_1_2, i1 %p_ZL1P_1_2_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1124" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.1.2.case.3:4 %br_ln115 = br void %arrayidx582026.1.2.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1125" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.2.case.2:0 %store_ln112 = store i32 %sub_1_2, i1 %p_ZL1P_1_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1126" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.2.case.2:1 %store_ln113 = store i32 %sub35_1_2, i1 %p_ZL1P_1_2_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1127" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.1.2.case.2:4 %br_ln115 = br void %arrayidx582026.1.2.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1128" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:5 %sub_1_3 = fsub i32 %tmp_61, i32 %mul17_1_3

]]></Node>
<StgValue><ssdm name="sub_1_3"/></StgValue>
</operation>

<operation id="1129" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx582026.1.2.exit:11 %sub35_1_3 = fsub i32 %tmp_62, i32 %mul26_1_3

]]></Node>
<StgValue><ssdm name="sub35_1_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1130" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.case.1:2 %store_ln114 = store i32 %sub47_1, i1 %p_ZL1P_1_0_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1131" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.case.1:3 %store_ln115 = store i32 %sub59_1, i1 %p_ZL1P_1_0_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1132" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.1.case.1:4 %br_ln115 = br void %arrayidx582026.1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1133" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.case.0:2 %store_ln114 = store i32 %sub47_1, i1 %p_ZL1P_1_0_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1134" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.case.0:3 %store_ln115 = store i32 %sub59_1, i1 %p_ZL1P_1_0_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1135" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.1.case.0:4 %br_ln115 = br void %arrayidx582026.1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1136" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.case.3:2 %store_ln114 = store i32 %sub47_1, i1 %p_ZL1P_1_0_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1137" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.case.3:3 %store_ln115 = store i32 %sub59_1, i1 %p_ZL1P_1_0_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1138" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.1.case.3:4 %br_ln115 = br void %arrayidx582026.1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1139" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.case.2:2 %store_ln114 = store i32 %sub47_1, i1 %p_ZL1P_1_0_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="1140" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.case.2:3 %store_ln115 = store i32 %sub59_1, i1 %p_ZL1P_1_0_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1141" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.1.case.2:4 %br_ln115 = br void %arrayidx582026.1.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1142" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.3.case.1:0 %store_ln112 = store i32 %sub_1_3, i1 %p_ZL1P_1_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1143" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.3.case.1:1 %store_ln113 = store i32 %sub35_1_3, i1 %p_ZL1P_1_3_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.1.3.case.1:4 %br_ln115 = br void %arrayidx582026.1.3.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1145" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.3.case.0:0 %store_ln112 = store i32 %sub_1_3, i1 %p_ZL1P_1_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1146" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.3.case.0:1 %store_ln113 = store i32 %sub35_1_3, i1 %p_ZL1P_1_3_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.1.3.case.0:4 %br_ln115 = br void %arrayidx582026.1.3.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1148" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.3.case.3:0 %store_ln112 = store i32 %sub_1_3, i1 %p_ZL1P_1_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1149" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.3.case.3:1 %store_ln113 = store i32 %sub35_1_3, i1 %p_ZL1P_1_3_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.1.3.case.3:4 %br_ln115 = br void %arrayidx582026.1.3.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1151" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.3.case.2:0 %store_ln112 = store i32 %sub_1_3, i1 %p_ZL1P_1_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1152" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx582026.1.3.case.2:1 %store_ln113 = store i32 %sub35_1_3, i1 %p_ZL1P_1_3_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
arrayidx582026.1.3.case.2:4 %br_ln115 = br void %arrayidx582026.1.3.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0">
<![CDATA[
arrayidx582026.1.3.exit:0 %ret_ln119 = ret

]]></Node>
<StgValue><ssdm name="ret_ln119"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
