/* linux/include/asm-arm/arch-at91sam9261/at91sam9261_lcdc.h
 * 
 * Hardware definition for the lcdc peripheral in the ATMEL at91sam9261 processor
 * 
 * Generated  10/04/2005 (15:38:51) AT91 SW Application Group from LCDC_6063A V1.2
 * 
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License as published by the
 * Free Software Foundation; either version 2 of the License, or (at your
 * option) any later version.
 * 
 * THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
 * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 * 
 * You should have received a copy of the  GNU General Public License along
 * with this program; if not, write  to the Free Software Foundation, Inc.,
 * 675 Mass Ave, Cambridge, MA 02139, USA.
 */


#ifndef __AT91SAM9261_LCDC_H
#define __AT91SAM9261_LCDC_H

/* -------------------------------------------------------- */
/* LCDC ID definitions for  AT91SAM9261           */
/* -------------------------------------------------------- */
#ifndef AT91C_ID_LCDC
#define AT91C_ID_LCDC  	21 /**< LCD Controller id */
#endif /* AT91C_ID_LCDC */

/* -------------------------------------------------------- */
/* LCDC Base Address definitions for  AT91SAM9261   */
/* -------------------------------------------------------- */
#define AT91C_BASE_LCDC      	0x00600000 /**< LCDC base address */
#define AT91C_BASE_LCDC_16B_TFT 	0x00600000 /**< LCDC_16B_TFT base address */

/* -------------------------------------------------------- */
/* PIO definition for LCDC hardware peripheral */
/* -------------------------------------------------------- */
#define AT91C_PB4_LCDCC    	(1 << 4) /**< LCD Contrast Control */
#define AT91C_PB5_LCDD0    	(1 << 5) /**< LCD Data Bus Bit 0 */
#define AT91C_PB6_LCDD1    	(1 << 6) /**< LCD Data Bus Bit 1 */
#define AT91C_PB15_LCDD10   	(1 << 15) /**< LCD Data Bus Bit 10 */
#define AT91C_PB16_LCDD11   	(1 << 16) /**< LCD Data Bus Bit 11 */
#define AT91C_PB17_LCDD12   	(1 << 17) /**< LCD Data Bus Bit 12 */
#define AT91C_PB18_LCDD13   	(1 << 18) /**< LCD Data Bus Bit 13 */
#define AT91C_PB19_LCDD14   	(1 << 19) /**< LCD Data Bus Bit 14 */
#define AT91C_PB20_LCDD15   	(1 << 20) /**< LCD Data Bus Bit 15 */
#define AT91C_PB21_LCDD16   	(1 << 21) /**< LCD Data Bus Bit 16 */
#define AT91C_PB22_LCDD17   	(1 << 22) /**< LCD Data Bus Bit 17 */
#define AT91C_PB23_LCDD18   	(1 << 23) /**< LCD Data Bus Bit 18 */
#define AT91C_PB24_LCDD19   	(1 << 24) /**< LCD Data Bus Bit 19 */
#define AT91C_PB7_LCDD2    	(1 << 7) /**< LCD Data Bus Bit 2 */
#define AT91C_PB25_LCDD20   	(1 << 25) /**< LCD Data Bus Bit 20 */
#define AT91C_PB26_LCDD21   	(1 << 26) /**< LCD Data Bus Bit 21 */
#define AT91C_PB27_LCDD22   	(1 << 27) /**< LCD Data Bus Bit 22 */
#define AT91C_PB28_LCDD23   	(1 << 28) /**< LCD Data Bus Bit 23 */
#define AT91C_PB8_LCDD3    	(1 << 8) /**< LCD Data Bus Bit 3 */
#define AT91C_PB9_LCDD4    	(1 << 9) /**< LCD Data Bus Bit 4 */
#define AT91C_PB10_LCDD5    	(1 << 10) /**< LCD Data Bus Bit 5 */
#define AT91C_PB11_LCDD6    	(1 << 11) /**< LCD Data Bus Bit 6 */
#define AT91C_PB12_LCDD7    	(1 << 12) /**< LCD Data Bus Bit 7 */
#define AT91C_PB13_LCDD8    	(1 << 13) /**< LCD Data Bus Bit 8 */
#define AT91C_PB14_LCDD9    	(1 << 14) /**< LCD Data Bus Bit 9 */
#define AT91C_PB3_LCDDEN   	(1 << 3) /**< LCD Data Enable */
#define AT91C_PB2_LCDDOTCK 	(1 << 2) /**< LCD Dot Clock */
#define AT91C_PB1_LCDHSYNC 	(1 << 1) /**< LCD Horizontal Synchronization */
#define AT91C_PB0_LCDVSYNC 	(1 << 0) /**< LCD Vertical Synchronization */

#define AT91C_PB10_LCDD10   	(1 << 10) /**< LCD Data Bus Bit 10 */
#define AT91C_PB11_LCDD11   	(1 << 11) /**< LCD Data Bus Bit 11 */
#define AT91C_PB12_LCDD12   	(1 << 12) /**< LCD Data Bus Bit 12 */
#define AT91C_PB13_LCDD13   	(1 << 13) /**< LCD Data Bus Bit 13 */
#define AT91C_PB14_LCDD14   	(1 << 14) /**< LCD Data Bus Bit 14 */
#define AT91C_PB15_LCDD15   	(1 << 15) /**< LCD Data Bus Bit 15 */
#define AT91C_PB16_LCDD19   	(1 << 16) /**< LCD Data Bus Bit 19 */
#define AT91C_PB17_LCDD20   	(1 << 17) /**< LCD Data Bus Bit 20 */
#define AT91C_PB18_LCDD21   	(1 << 18) /**< LCD Data Bus Bit 21 */
#define AT91C_PB19_LCDD22   	(1 << 19) /**< LCD Data Bus Bit 22 */
#define AT91C_PB20_LCDD23   	(1 << 20) /**< LCD Data Bus Bit 23 */
#define AT91C_PB5_LCDD3    	(1 << 5) /**< LCD Data Bus Bit 3 */
#define AT91C_PB6_LCDD4    	(1 << 6) /**< LCD Data Bus Bit 4 */
#define AT91C_PB7_LCDD5    	(1 << 7) /**< LCD Data Bus Bit 5 */
#define AT91C_PB8_LCDD6    	(1 << 8) /**< LCD Data Bus Bit 6 */
#define AT91C_PB9_LCDD7    	(1 << 9) /**< LCD Data Bus Bit 7 */


/* -------------------------------------------------------- */
/* Register offset definition for LCDC hardware peripheral */
/* -------------------------------------------------------- */
#define LCDC_BA1 	(0x0000) 	/**< DMA Base Address Register 1 */
#define LCDC_BA2 	(0x0004) 	/**< DMA Base Address Register 2 */
#define LCDC_FRMP1 	(0x0008) 	/**< DMA Frame Pointer Register 1 */
#define LCDC_FRMP2 	(0x000C) 	/**< DMA Frame Pointer Register 2 */
#define LCDC_FRMA1 	(0x0010) 	/**< DMA Frame Address Register 1 */
#define LCDC_FRMA2 	(0x0014) 	/**< DMA Frame Address Register 2 */
#define LCDC_FRMCFG 	(0x0018) 	/**< DMA Frame Configuration Register */
#define LCDC_DMACON 	(0x001C) 	/**< DMA Control Register */
#define LCDC_DMA2DCFG 	(0x0020) 	/**< DMA 2D addressing configuration */
#define LCDC_LCDCON1 	(0x0800) 	/**< LCD Control 1 Register */
#define LCDC_LCDCON2 	(0x0804) 	/**< LCD Control 2 Register */
#define LCDC_TIM1 	(0x0808) 	/**< LCD Timing Config 1 Register */
#define LCDC_TIM2 	(0x080C) 	/**< LCD Timing Config 2 Register */
#define LCDC_LCDFRCFG 	(0x0810) 	/**< LCD Frame Config Register */
#define LCDC_FIFO 	(0x0814) 	/**< LCD FIFO Register */
#define LCDC_MVAL 	(0x0818) 	/**< LCD Mode Toggle Rate Value Register */
#define LCDC_DP1_2 	(0x081C) 	/**< Dithering Pattern DP1_2 Register */
#define LCDC_DP4_7 	(0x0820) 	/**< Dithering Pattern DP4_7 Register */
#define LCDC_DP3_5 	(0x0824) 	/**< Dithering Pattern DP3_5 Register */
#define LCDC_DP2_3 	(0x0828) 	/**< Dithering Pattern DP2_3 Register */
#define LCDC_DP5_7 	(0x082C) 	/**< Dithering Pattern DP5_7 Register */
#define LCDC_DP3_4 	(0x0830) 	/**< Dithering Pattern DP3_4 Register */
#define LCDC_DP4_5 	(0x0834) 	/**< Dithering Pattern DP4_5 Register */
#define LCDC_DP6_7 	(0x0838) 	/**< Dithering Pattern DP6_7 Register */
#define LCDC_PWRCON 	(0x083C) 	/**< Power Control Register */
#define LCDC_CTRSTCON 	(0x0840) 	/**< Contrast Control Register */
#define LCDC_CTRSTVAL 	(0x0844) 	/**< Contrast Value Register */
#define LCDC_IER 	(0x0848) 	/**< Interrupt Enable Register */
#define LCDC_IDR 	(0x084C) 	/**< Interrupt Disable Register */
#define LCDC_IMR 	(0x0850) 	/**< Interrupt Mask Register */
#define LCDC_ISR 	(0x0854) 	/**< Interrupt Enable Register */
#define LCDC_ICR 	(0x0858) 	/**< Interrupt Clear Register */
#define LCDC_GPR 	(0x085C) 	/**< General Purpose Register */
#define LCDC_ITR 	(0x0860) 	/**< Interrupts Test Register */
#define LCDC_IRR 	(0x0864) 	/**< Interrupts Raw Status Register */
#define LCDC_LUT_ENTRY 	(0x0C00) 	/**< LUT Entries Register */

/* -------------------------------------------------------- */
/* Bitfields definition for LCDC hardware peripheral */
/* -------------------------------------------------------- */
/* --- Register LCDC_FRMP1 */
#define AT91C_LCDC_FRMPT1     (0x3FFFFF << 0 ) /**< (LCDC) Frame Pointer Address 1 */
/* --- Register LCDC_FRMP2 */
#define AT91C_LCDC_FRMPT2     (0x1FFFFF << 0 ) /**< (LCDC) Frame Pointer Address 2 */
/* --- Register LCDC_FRMCFG */
#define AT91C_LCDC_FRSIZE     (0x3FFFFF << 0 ) /**< (LCDC) FRAME SIZE */
#define AT91C_LCDC_BLENGTH    (0xF << 24) /**< (LCDC) BURST LENGTH */
/* --- Register LCDC_DMACON */
#define AT91C_LCDC_DMAEN      (0x1 << 0 ) /**< (LCDC) DAM Enable */
#define AT91C_LCDC_DMARST     (0x1 << 1 ) /**< (LCDC) DMA Reset (WO) */
#define AT91C_LCDC_DMABUSY    (0x1 << 2 ) /**< (LCDC) DMA Reset (WO) */
#define AT91C_LCDC_DMAUPDT    (0x1 << 3 ) 
#define AT91C_LCDC_DMA2DEN    (0x1 << 4 ) 
/* --- Register LCDC_DMA2DCFG */
#define AT91C_LCDC_ADDRINC    (0xFFFF << 0 ) /**< (LCDC) Number of 32b words that the DMA must jump when going to the next line */
#define AT91C_LCDC_PIXELOFF   (0x1F << 24) /**< (LCDC) Offset (in bits) of the first pixel of the screen in the memory word which contain it */
/* --- Register LCDC_LCDCON1 */
#define AT91C_LCDC_BYPASS     (0x1 << 0 ) /**< (LCDC) Bypass lcd_pccklk divider */
#define AT91C_LCDC_CLKVAL     (0x1FF << 12) /**< (LCDC) 9-bit Divider for pixel clock frequency */
#define AT91C_LCDC_LINCNT     (0x7FF << 21) /**< (LCDC) Line Counter (RO) */
/* --- Register LCDC_LCDCON2 */
#define AT91C_LCDC_DISTYPE    (0x3 << 0 ) /**< (LCDC) Display Type */
#define 	AT91C_LCDC_DISTYPE_STNMONO              0x0 /**< (LCDC) STN Mono */
#define 	AT91C_LCDC_DISTYPE_STNCOLOR             0x1 /**< (LCDC) STN Color */
#define 	AT91C_LCDC_DISTYPE_TFT                  0x2 /**< (LCDC) TFT */
#define AT91C_LCDC_SCANMOD    (0x1 << 2 ) /**< (LCDC) Scan Mode */
#define 	AT91C_LCDC_SCANMOD_SINGLESCAN           (0x0 <<  2) /**< (LCDC) Single Scan */
#define 	AT91C_LCDC_SCANMOD_DUALSCAN             (0x1 <<  2) /**< (LCDC) Dual Scan */
#define AT91C_LCDC_IFWIDTH    (0x3 << 3 ) /**< (LCDC) Interface Width */
#define 	AT91C_LCDC_IFWIDTH_FOURBITSWIDTH        (0x0 <<  3) /**< (LCDC) 4 Bits */
#define 	AT91C_LCDC_IFWIDTH_EIGTHBITSWIDTH       (0x1 <<  3) /**< (LCDC) 8 Bits */
#define 	AT91C_LCDC_IFWIDTH_SIXTEENBITSWIDTH     (0x2 <<  3) /**< (LCDC) 16 Bits */
#define AT91C_LCDC_PIXELSIZE  (0x7 << 5 ) /**< (LCDC) Bits per pixel */
#define 	AT91C_LCDC_PIXELSIZE_ONEBITSPERPIXEL      (0x0 <<  5) /**< (LCDC) 1 Bits */
#define 	AT91C_LCDC_PIXELSIZE_TWOBITSPERPIXEL      (0x1 <<  5) /**< (LCDC) 2 Bits */
#define 	AT91C_LCDC_PIXELSIZE_FOURBITSPERPIXEL     (0x2 <<  5) /**< (LCDC) 4 Bits */
#define 	AT91C_LCDC_PIXELSIZE_EIGTHBITSPERPIXEL    (0x3 <<  5) /**< (LCDC) 8 Bits */
#define 	AT91C_LCDC_PIXELSIZE_SIXTEENBITSPERPIXEL  (0x4 <<  5) /**< (LCDC) 16 Bits */
#define 	AT91C_LCDC_PIXELSIZE_TWENTYFOURBITSPERPIXEL (0x5 <<  5) /**< (LCDC) 24 Bits */
#define AT91C_LCDC_INVVD      (0x1 << 8 ) /**< (LCDC) lcd datas polarity */
#define 	AT91C_LCDC_INVVD_NORMALPOL            (0x0 <<  8) /**< (LCDC) Normal Polarity */
#define 	AT91C_LCDC_INVVD_INVERTEDPOL          (0x1 <<  8) /**< (LCDC) Inverted Polarity */
#define AT91C_LCDC_INVFRAME   (0x1 << 9 ) /**< (LCDC) lcd vsync polarity */
#define 	AT91C_LCDC_INVFRAME_NORMALPOL            (0x0 <<  9) /**< (LCDC) Normal Polarity */
#define 	AT91C_LCDC_INVFRAME_INVERTEDPOL          (0x1 <<  9) /**< (LCDC) Inverted Polarity */
#define AT91C_LCDC_INVLINE    (0x1 << 10) /**< (LCDC) lcd hsync polarity */
#define 	AT91C_LCDC_INVLINE_NORMALPOL            (0x0 << 10) /**< (LCDC) Normal Polarity */
#define 	AT91C_LCDC_INVLINE_INVERTEDPOL          (0x1 << 10) /**< (LCDC) Inverted Polarity */
#define AT91C_LCDC_INVCLK     (0x1 << 11) /**< (LCDC) lcd pclk polarity */
#define 	AT91C_LCDC_INVCLK_NORMALPOL            (0x0 << 11) /**< (LCDC) Normal Polarity */
#define 	AT91C_LCDC_INVCLK_INVERTEDPOL          (0x1 << 11) /**< (LCDC) Inverted Polarity */
#define AT91C_LCDC_INVDVAL    (0x1 << 12) /**< (LCDC) lcd dval polarity */
#define 	AT91C_LCDC_INVDVAL_NORMALPOL            (0x0 << 12) /**< (LCDC) Normal Polarity */
#define 	AT91C_LCDC_INVDVAL_INVERTEDPOL          (0x1 << 12) /**< (LCDC) Inverted Polarity */
#define AT91C_LCDC_CLKMOD     (0x1 << 15) /**< (LCDC) lcd pclk Mode */
#define 	AT91C_LCDC_CLKMOD_ACTIVEONLYDISP       (0x0 << 15) /**< (LCDC) Active during display period */
#define 	AT91C_LCDC_CLKMOD_ALWAYSACTIVE         (0x1 << 15) /**< (LCDC) Always Active */
#define AT91C_LCDC_MEMOR      (0x1 << 31) /**< (LCDC) lcd pclk Mode */
#define 	AT91C_LCDC_MEMOR_BIGIND               (0x0 << 31) /**< (LCDC) Big Endian */
#define 	AT91C_LCDC_MEMOR_LITTLEIND            (0x1 << 31) /**< (LCDC) Little Endian */
/* --- Register LCDC_TIM1 */
#define AT91C_LCDC_VFP        (0xFF << 0 ) /**< (LCDC) Vertical Front Porch */
#define AT91C_LCDC_VBP        (0xFF << 8 ) /**< (LCDC) Vertical Back Porch */
#define AT91C_LCDC_VPW        (0x3F << 16) /**< (LCDC) Vertical Synchronization Pulse Width */
#define AT91C_LCDC_VHDLY      (0xF << 24) /**< (LCDC) Vertical to Horizontal Delay */
/* --- Register LCDC_TIM2 */
#define AT91C_LCDC_HBP        (0xFF << 0 ) /**< (LCDC) Horizontal Back Porch */
#define AT91C_LCDC_HPW        (0x3F << 8 ) /**< (LCDC) Horizontal Synchronization Pulse Width */
#define AT91C_LCDC_HFP        (0x3FF << 22) /**< (LCDC) Horizontal Front Porch */
/* --- Register LCDC_LCDFRCFG */
#define AT91C_LCDC_LINEVAL    (0x7FF << 0 ) /**< (LCDC) Vertical Size of LCD Module */
#define AT91C_LCDC_HOZVAL     (0x7FF << 21) /**< (LCDC) Horizontal Size of LCD Module */
/* --- Register LCDC_FIFO */
#define AT91C_LCDC_FIFOTH     (0xFFFF << 0 ) /**< (LCDC) FIFO Threshold */
/* --- Register LCDC_MVAL */
#define AT91C_LCDC_MVALUE     (0xFF << 0 ) /**< (LCDC) Toggle Rate Value */
#define AT91C_LCDC_MMODE      (0x1 << 31) /**< (LCDC) Toggle Rate Sel */
#define 	AT91C_LCDC_MMODE_EACHFRAME            (0x0 << 31) /**< (LCDC) Each Frame */
#define 	AT91C_LCDC_MMODE_MVALDEFINED          (0x1 << 31) /**< (LCDC) Defined by MVAL */
/* --- Register LCDC_DP1_2 */
#define AT91C_LCDC_DP1_2_FIELD (0xFF << 0 ) /**< (LCDC) Ratio */
/* --- Register LCDC_DP4_7 */
#define AT91C_LCDC_DP4_7_FIELD (0xFFFFFFF << 0 ) /**< (LCDC) Ratio */
/* --- Register LCDC_DP3_5 */
#define AT91C_LCDC_DP3_5_FIELD (0xFFFFF << 0 ) /**< (LCDC) Ratio */
/* --- Register LCDC_DP2_3 */
#define AT91C_LCDC_DP2_3_FIELD (0xFFF << 0 ) /**< (LCDC) Ratio */
/* --- Register LCDC_DP5_7 */
#define AT91C_LCDC_DP5_7_FIELD (0xFFFFFFF << 0 ) /**< (LCDC) Ratio */
/* --- Register LCDC_DP3_4 */
#define AT91C_LCDC_DP3_4_FIELD (0xFFFF << 0 ) /**< (LCDC) Ratio */
/* --- Register LCDC_DP4_5 */
#define AT91C_LCDC_DP4_5_FIELD (0xFFFFF << 0 ) /**< (LCDC) Ratio */
/* --- Register LCDC_DP6_7 */
#define AT91C_LCDC_DP6_7_FIELD (0xFFFFFFF << 0 ) /**< (LCDC) Ratio */
/* --- Register LCDC_PWRCON */
#define AT91C_LCDC_PWR        (0x1 << 0 ) /**< (LCDC) LCD Module Power Control */
#define AT91C_LCDC_GUARDT     (0x7F << 1 ) /**< (LCDC) Delay in Frame Period */
#define AT91C_LCDC_BUSY       (0x1 << 31) /**< (LCDC) Read Only : 1 indicates that LCDC is busy */
#define 	AT91C_LCDC_BUSY_LCDNOTBUSY           (0x0 << 31) /**< (LCDC) LCD is Not Busy */
#define 	AT91C_LCDC_BUSY_LCDBUSY              (0x1 << 31) /**< (LCDC) LCD is Busy */
/* --- Register LCDC_CTRSTCON */
#define AT91C_LCDC_PS         (0x3 << 0 ) /**< (LCDC) LCD Contrast Counter Prescaler */
#define 	AT91C_LCDC_PS_NOTDIVIDED           0x0 /**< (LCDC) Counter Freq is System Freq. */
#define 	AT91C_LCDC_PS_DIVIDEDBYTWO         0x1 /**< (LCDC) Counter Freq is System Freq divided by 2. */
#define 	AT91C_LCDC_PS_DIVIDEDBYFOUR        0x2 /**< (LCDC) Counter Freq is System Freq divided by 4. */
#define 	AT91C_LCDC_PS_DIVIDEDBYEIGHT       0x3 /**< (LCDC) Counter Freq is System Freq divided by 8. */
#define AT91C_LCDC_POL        (0x1 << 2 ) /**< (LCDC) Polarity of output Pulse */
#define 	AT91C_LCDC_POL_NEGATIVEPULSE        (0x0 <<  2) /**< (LCDC) Negative Pulse */
#define 	AT91C_LCDC_POL_POSITIVEPULSE        (0x1 <<  2) /**< (LCDC) Positive Pulse */
#define AT91C_LCDC_ENA        (0x1 << 3 ) /**< (LCDC) PWM generator Control */
#define 	AT91C_LCDC_ENA_PWMGEMDISABLED       (0x0 <<  3) /**< (LCDC) PWM Generator Disabled */
#define 	AT91C_LCDC_ENA_PWMGEMENABLED        (0x1 <<  3) /**< (LCDC) PWM Generator Disabled */
/* --- Register LCDC_CTRSTVAL */
#define AT91C_LCDC_CVAL       (0xFF << 0 ) /**< (LCDC) PWM Compare Value */
/* --- Register LCDC_IER */
#define AT91C_LCDC_LNI        (0x1 << 0 ) /**< (LCDC) Line Interrupt */
#define AT91C_LCDC_LSTLNI     (0x1 << 1 ) /**< (LCDC) Last Line Interrupt */
#define AT91C_LCDC_EOFI       (0x1 << 2 ) /**< (LCDC) End Of Frame Interrupt */
#define AT91C_LCDC_UFLWI      (0x1 << 4 ) /**< (LCDC) FIFO Underflow Interrupt */
#define AT91C_LCDC_OWRI       (0x1 << 5 ) /**< (LCDC) Over Write Interrupt */
#define AT91C_LCDC_MERI       (0x1 << 6 ) /**< (LCDC) Memory Error  Interrupt */
/* --- Register LCDC_IDR */
/* --- Register LCDC_IMR */
/* --- Register LCDC_ISR */
/* --- Register LCDC_ICR */
/* --- Register LCDC_GPR */
#define AT91C_LCDC_GPRBUS     (0xFF << 0 ) /**< (LCDC) 8 bits available */
/* --- Register LCDC_ITR */
/* --- Register LCDC_IRR */

#endif /* __AT91SAM9261_LCDC_H */
