***********************************************************************
                                                                       
                     synopsys_dc_setup.tcl                             
                                                                       
***********************************************************************
***********************************************************************
       NOTE>>> You MUST fix the design which have multiple ports
               Use the following command
               set_fix_multiple_port_nets -all -buffer_constants
************************************************************************
***********************************************************************
       NOTE>>> Use the old compile_fix_multiple_port_nets
               because reoptimize_design does not honor
               the set_fix_multiple_port_nets command
************************************************************************
Initializing gui preferences from file  /home/graduation_project3/2015103977/.synopsys_icc_prefs.tcl
#******************************************************************************
#**                       05_clock_opt_post_cts                              **
#**                               Post CTS                                   **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                    05_clock_opt_post_cts.tcl                          "
                    05_clock_opt_post_cts.tcl                          
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
# Set Step
set step "05_clock_opt_post_cts"
05_clock_opt_post_cts
# source the user_design_setup & common_lib_setup
source -echo -v ./icc_scripts/user_scripts/user_design_setup.tcl
#******************************************************************************
#**                          user design settings                           **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                      user_design_setup.tcl                            "
                      user_design_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#**                         General ICC Varialbes                            **
#******************************************************************************
set TOP_MODULE                     "khu_sensor_pad"    ;# set design top module name
khu_sensor_pad
set ICC_STRATEGY                   "qor"              ;# ttr | qor
qor
set LEAKAGE_POWER_PLACE            true              ;# set to true when enabling leakage Flow in place_opt step.
true
set LEAKAGE_POWER_CTS              true              ;# set to true when enabling leakage Flow in clock_opt_cts step.
true
set LEAKAGE_POWER_POST_CTS             true              ;# set to true when enabling leakage Flow in clock_opt_post_cts step. runtime will be effected.
true
set ICC_NUM_CPUS                   "1"                ;# used during placement & routing
1
set qor_effort                     "high"           ;# low | medium | high. place optimization effort, default is medium.
high
set INOUT_OPT                      true               ;# set to true when optimizing i2r and r2o paths
true
set GL_BASED_PLACE                 true              ;# set to true when using high congested design
true
set GEN_GL_CONG_MAP                true              ;# set to true, to see global route based congestion map
true
set INTER_CLK_GROUPS               "clk clk_pad clk_half"    ;# Define to balance clocks during CTS. "clkA clkB"
clk clk_pad clk_half
set TIECELL_INSERT                 true              ;# true | false, if true, ICC will insert TIE cells.
true
set SPARE_INSERT                   false              ;# true | false, if true, the followings must be defined.
false
set SPARE_PREFIX                   spares             ;# default is spares
spares
set SPARE_CELL_n_NUM               ""                 ;# example) "BUF_X1M_A9TH 100 AOI22_X1M_A9TH 100 INV_X1M_A9TH 200"
set USER_DIE_SIZE                  false              ;# true | false, if you know chip size, define true.
false
;# Then write bellow variables.
set DIE_WIDTH                      ""                 ;# If USER_DIE_SIZW is true, define this variable.
set DIE_HEIGHT                     ""                 ;# If USER_DIE_SIZW is true, define this variable.
set ICC_IN_IO_CONST_FILE           "./TECH/padplace_ICC_200827_L13_68um.tdf"  ;# This is tdf format.
./TECH/padplace_ICC_200827_L13_68um.tdf
# This is a tcl file that changes pad names in logic library to in physical library. 
# The tcl file functions appending "_p" to a last character of the pad names. 
# (e.g. vssoh -> vssoh_p)
set ICC_IO_NAMING_FILE             "./icc_scripts/rules/pad_naming_rule.tcl"  
./icc_scripts/rules/pad_naming_rule.tcl
set CLOCK_MAX_TRAN                 "0.3"              ;# clock path max transtion time.
0.3
set MAX_ROUTING_LAYER              "MET4"              
MET4
set MIN_ROUTING_LAYER              ""
set CLK_MAX_ROUTING_LAYER          "MET4"
MET4
set CLK_MIN_ROUTING_LAYER          "MET3"
MET3
#######################################################
## For Power Definition
#######################################################
set MW_R_POWER_NET         "VDD"                 ;# This is real power net name.
VDD
set MW_R_GROUND_NET        "VSS"                 ;# This is real ground net name.
VSS
set mw_logic1_net          $MW_R_POWER_NET       ;# Default
VDD
set mw_logic0_net          $MW_R_GROUND_NET      ;# Default
VSS
set MW_POWER_PORT          "VDD"                 ;# This is standard cell power pin name.
VDD
set MW_GROUND_PORT         "VSS"                 ;# This is standard cell ground pin name.
VSS
#######################################################
## Input Files
#######################################################
set ICC_IN_VERILOG_NETLIST_FILE "../Front_End/Design_Compiler/netlist/khu_sensor_pad/tcl/khu_sensor_pad_hierarchy.vg"
../Front_End/Design_Compiler/netlist/khu_sensor_pad/tcl/khu_sensor_pad_hierarchy.vg
#######################################################
## Define Init Utilization
#######################################################
set CORE_UTIL                      "0.6"              ;# Define initial core utilization. 
0.6
;# example) 0.6 means 60% utilization.
set IO2L                           "400"               ;# This means space from IO to core boundary in left side.
400
set IO2B                           "360"               ;# This means space from IO to core boundary in bottom side.
360
set IO2R                           "400"               ;# This means space from IO to core boundary in right side.
400
set IO2T                           "360"               ;# This means space from IO to core boundary in top side.
360
#####################################################################################################
##
#
# scenario naming convention :  mode_corner
# - mode   : func1,func2,scan1,scan2,bist1,bist2,jtag
#            funccts,scancts,bistcts,jtagcts
# - corner : wst, wstti, bst, bstti
#
# (scenario example)
#  func1_wst func1_wstti func1_bst func1_bstti
#  func2_wst func2_wstti func2_bst func2_bstti
#  scan1_wst scan1_wstti scan1_bst scan1_bstti
#  scan2_wst scan2_wstti scan2_bst scan2_bstti
#  bist1_wst bist1_wstti bist1_bst bist1_bstti
#  bist2_wst bist2_wstti bist2_bst bist2_bstti
#  jtag_wst  jtag_wstti  jtag_bst  jtag_bstti
#  funccts_wstti scancts_wstti bistcts_wstti jtagcts_wstti
#
#####################################################################################################
#TODO make sceniario tcl script
#set ICC_MCMM_SCENARIOS_FILE        "./icc_scripts/mcmm_scenario/scenarios.tcl"
####### Define scenarios
## This is example, modify this according to your scenarios.
##
## Generally, FP_SCN, PLACE_OPT_SNC and ROUTE_SCN uses worst function mode scenario such as func1_wstti.
## CLOCK_OPT_CTS_SCN uses all cts scenario such as funccts_wstti,scantcts_wstti,bistcts_wstti,jtagcts_wstti.
## CLOCK_OPT_PSYN_SCN, ROUTE_OPT_SCN and CHIP_FINISH_SCN uses all scenarios except for CLOCK_OPT_CTS_SCN.
## HOLD_ONLY_SCN optimizes only hold time and mttv. 
## So, you uses best corner scenarios such as func1_bst,scan1_bst,bist1_bst and jtag_bst.
##
#set scenarios                      "func1_wst func1_bst"
#set scenarios                      "func1_wst func1_bst funccts_wst"
#set FP_SCN                         "func1_wst"
#set PLACE_OPT_SCN                  "func1_wst"
#set CLOCK_OPT_CTS_SCN              "funccts_wst"
#set CLOCK_OPT_PSYN_SCN             "func1_bst"
#set CLOCK_OPT_PSYN_SCN             "func1_wst func1_bst"
#set ROUTE_SCN                      "func1_wst"
#set ROUTE_OPT_SCN                  "func1_bst"
#set ROUTE_OPT_SCN                  "func1_wst func1_bst"
#set CHIP_FINISH_SCN                "func1_bst"
#set CHIP_FINISH_SCN                "func1_wst func1_bst"
#set CLOCK_OPT_CTS_SCN_READ_AGAIN   true              ;# If true, ICC will create scenario again.  ekyoo
#set CLOCK_OPT_PSYN_SCN_READ_AGAIN  false              ;# If true, ICC will create scenario again.  ekyoo
#set ROUTE_SCN_READ_AGAIN           false              ;# If true, ICC will create scenario again.
#set ROUTE_OPT_SCN_READ_AGAIN       false              ;# If true, ICC will create scenario again.
set HOLD_FIX                       true               ;# If you want to fix hold violation then set true.
true
####### Define SDC Files
## If you have only FUNC1_SDC, Write the sdc file in FUNC1_SDC field.
## If FUNC1_SDC and FUNCTS_SDC is same, Write the sdc file in FUNC1_SDC and FUNCCTS_SDC field.
## If you don't have BIST1_SDC, Remain with blank.
set FUNC1_SDC          "../Front_End/Design_Compiler/db/khu_sensor_pad/tcl/khu_sensor_pad.sdc"
../Front_End/Design_Compiler/db/khu_sensor_pad/tcl/khu_sensor_pad.sdc
set FUNC2_SDC          ""
set SCAN1_SDC          ""
set SCAN2_SDC          ""
set BIST1_SDC          ""
set BIST2_SDC          ""
set JTAG_SDC           ""
set FUNCCTS_SDC        "../Front_End/Design_Compiler/db/khu_sensor_pad/tcl/khu_sensor_pad.sdc"
../Front_End/Design_Compiler/db/khu_sensor_pad/tcl/khu_sensor_pad.sdc
set SCANCTS_SDC        ""
set BISTCTS_SDC        ""
set JTAGCTS_SDC        ""
####### Define Default Operating Conditions
##
## You have to write the default operation condition name and library name of standard cell.
## If some instances of your design have other operation condition (PVT) such as IO, 
## You have to define the operation condition name and library name in user_opcond.tcl.
##
set OPCOND_WST          V105WTP1250
V105WTP1250
set OPCOND_WST_LIB      $STD_WST 
std150e_wst_105_p125
set OPCOND_WST_TIV      ""
set OPCOND_WST_LIB_TIV  ""
set OPCOND_BST          V135BTN0400 
V135BTN0400
set OPCOND_BST_LIB      $STD_BST
std150e_bst_135_n040
set OPCOND_BST_TIV      ""
set OPCOND_BST_LIB_TIV  ""
#########################   DO NOT CHANGE BELOW THIS LINE   ##############################
##########################################################################################
set REPORTS_DIR                 "./reports"
./reports
## Avoiding too many messages
set_message_info -id PSYN-040   -limit 5
1
set_message_info -id PSYN-087   -limit 5
1
set_message_info -id LINT-8     -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id RT-065     -limit 5
1
set_message_info -id TIM-128    -limit 5
1
set_message_info -id TIM-141    -limit 5
1
set_message_info -id PSYN-267   -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id MWUI-040   -limit 5
1
set_message_info -id PSYN-024   -limit 5
1
set_message_info -id MWLIBP-300 -limit 5
1
set_message_info -id MWLIBP-314 -limit 5
1
set_message_info -id PSYN-058   -limit 5
1
set_message_info -id PSYN-025   -limit 5
1
set_message_info -id PSYN-039   -limit 5
1
set_message_info -id PSYN-523   -limit 5
1
set_message_info -id PSYN-900   -limit 1
1
set_message_info -id CTS-102    -limit 1
1
1
source -echo -v ./icc_scripts/common_lib_setup.tcl
#******************************************************************************
#**                          common library settings                         **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                       common_lib_setup.tcl                            "
                       common_lib_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#**                Set 'search_path'                                         **
#******************************************************************************
set search_path [list . [format "%s%s"  $synopsys_root /libraries/syn]     [format "%s%s"  $dc_home /syn/STD150E] $dc_home_aux] 
. /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E env(SEC_SYNOPSYS)/aux
#******************************************************************************
#**                Set Logical Libraries                                     **
#******************************************************************************
# Reference/Front_End/samsung013/sec150e_synopsys/readme/SynopsysDKGuide.pdf p.14
# Typical (TT / 1.20V / 25 Celcius)
set STD_TYP std150e_typ_120_p025
std150e_typ_120_p025
set STD_TYP_MEM std150e_typ_120_p025_memory
std150e_typ_120_p025_memory
# Worst (SS / 1.05V / 125 Celcius)
set STD_WST std150e_wst_105_p125
std150e_wst_105_p125
# Best (FF / 1.35V / -40 Celcius)
set STD_BST std150e_bst_135_n040
std150e_bst_135_n040
set target_library [list         $STD_WST.db 
       #$STD_TYP_MEM.db
]
std150e_wst_105_p125.db
set synthetic_library dw_foundation.sldb
dw_foundation.sldb
# * : all designs which are in dc_shell 
set link_library [list {*}         $target_library      $synthetic_library
]
* std150e_wst_105_p125.db dw_foundation.sldb
set link_path $link_library
* std150e_wst_105_p125.db dw_foundation.sldb
set symbol_library [list std150e_veri.sdb]
std150e_veri.sdb
# TODO after coding for scenario, delete
set_min_library $STD_WST.db -min_version $STD_BST.db
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'
1
list_libs
Logical Libraries:
-------------------------------------------------------------------------
Library         File                    Path
-------         ----                    ----
M std150e_wst_105_p125 std150e_wst_105_p125.db  /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E
m std150e_bst_135_n040 std150e_bst_135_n040.db  /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E
1
echo "------------------------------------------------------------------------"
------------------------------------------------------------------------
#******************************************************************************
#**                         Common Setup File                                **
#******************************************************************************
set_host_options -max_cores $ICC_NUM_CPUS
1
set_route_mode_options -zroute true
1
#******************************************************************************
#******************************************************************************
#**                         Set Library Parameter                            **
#******************************************************************************
setenv SEC_SYNOPSYS_ICC [sh pwd]/MilkyWay
/home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay
#******************************************************************************
#******************************************************************************
#**                Set New Variable for 'MW_REF_LIB_DIRS'                   **
#******************************************************************************
set icc_home [getenv SEC_SYNOPSYS_ICC]
/home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay
set all_milky [list             $icc_home/std150e_prim_050504           $icc_home/std150e_60poi_power_6lm_070420                $icc_home/std150e_60poi_io_6lm_071011 
              ]
/home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_prim_050504 /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_power_6lm_070420 /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011
set MW_REF_LIB_DIRS "$all_milky"
/home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_prim_050504 /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_power_6lm_070420 /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011
# Since I/O pad name is different between logical and physical, we should add
# LM cell db for ICC to search I/O pad cell properly 
if { $step != "read_design" } {
        lappend link_library $icc_home/std150e_60poi_io_6lm_071011/LM/${STD_WST}_astro.db
}
* std150e_wst_105_p125.db dw_foundation.sldb /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
#******************************************************************************
#******************************************************************************
#**                       Set TECH and TLUP Files                           **
#******************************************************************************
set TECH_FILE "./TECH/std150e_prim_6m.techgen.tf"
./TECH/std150e_prim_6m.techgen.tf
set TLUP_DIR [sh pwd]/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G
/home/graduation_project3/2015103977/khu_sensor/Back_End/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G
set MAP_FILE "${TLUP_DIR}/MAP/L13_CELL_6LM.map"
/home/graduation_project3/2015103977/khu_sensor/Back_End/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/MAP/L13_CELL_6LM.map
set TLUP_MAX_FILE "${TLUP_DIR}/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup"
/home/graduation_project3/2015103977/khu_sensor/Back_End/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup
set TLUP_MIN_FILE "${TLUP_DIR}/TLUP/L13_CELL_BST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup"
/home/graduation_project3/2015103977/khu_sensor/Back_End/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_BST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup
#******************************************************************************
#******************************************************************************
#**                        Set Stream Out Map File                           **
#******************************************************************************
set STREAM_OUT_MAP "./TECH/layer.map"
./TECH/layer.map
#******************************************************************************
#******************************************************************************
#**                           Set Antenna_Rule                               **
#******************************************************************************
# Reference/Back_End/KHU_ASTRO User Guide p.86 and samsung65 TECH antenna_rules
# IC User Guide p.457
# make antenna_rule.tcl
set ANTENNA_RULE "./TECH/std150e_prim713_antenna_200827.tcl"
./TECH/std150e_prim713_antenna_200827.tcl
#******************************************************************************
#******************************************************************************
#**                           Set IO FILLERS                                 **
#******************************************************************************
set IO_FILLER "iofillerh30_p iofillerh10_p iofillerh5_p iofiller1_p"
iofillerh30_p iofillerh10_p iofillerh5_p iofiller1_p
set IO_FILLER_OVERLAP ""       
#******************************************************************************
#**                        Set Clock Tree Layers                             **
#******************************************************************************
# clock tree layers
set ICC_CTS_RULE_NAME "shield_130nm_rule"
shield_130nm_rule
#******************************************************************************
#**                    Default Timing Environment Setting                   **
#******************************************************************************
set timing_enable_multiple_clocks_per_reg true
true
set timing_enable_non_sequential_checks true
true
set case_analysis_with_logic_constants true
true
set disable_auto_time_borrow false   
false
set legalize_support_phys_only_cell true
true
set_separate_process_options -placement false
1
set_separate_process_options -routing false
1
set_separate_process_options -extraction false
1
#******************************************************************************
#******************************************************************************
#**                               ETC                                        **
#******************************************************************************
set sh_enable_page_mode false
false
setenv TMPDIR [sh pwd]/TMP
/home/graduation_project3/2015103977/khu_sensor/Back_End/TMP
set back [sh date +%m%d_%H:%M:%S]
0901_18:44:31
#******************************************************************************
# Clear existing mw library and re-make dir
set _mw_lib ./mw_db/${TOP_MODULE}_${step}
./mw_db/khu_sensor_pad_05_clock_opt_post_cts
if {[file exist $_mw_lib]} {
        sh mv $_mw_lib ./mw_db/old/${TOP_MODULE}_${step}_${back}
}
copy_mw_lib -from ./mw_db/${TOP_MODULE}_04_clock_opt_cts -to $_mw_lib
Warning: Top library path '/home/graduation_project3/2015103977/khu_sensor/Back_End/khu_sensor_pad_05_clock_opt_post_cts' in reference library control file is inconsistent with current library path '/home/graduation_project3/2015103977/khu_sensor/Back_End/mw_db/khu_sensor_pad_05_clock_opt_post_cts'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/graduation_project3/2015103977/khu_sensor/Back_End/mw_db/khu_sensor_pad_05_clock_opt_post_cts
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/graduation_project3/2015103977/khu_sensor/Back_End/khu_sensor_pad_05_clock_opt_post_cts' in reference library control file is inconsistent with current library path '/home/graduation_project3/2015103977/khu_sensor/Back_End/mw_db/khu_sensor_pad_05_clock_opt_post_cts'. (MW-212)

Library    /home/graduation_project3/2015103977/khu_sensor/Back_End/mw_db/khu_sensor_pad_05_clock_opt_post_cts
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_05_clock_opt_post_cts ref-control-file
1
# Open Library and Cell
set_mw_technology_file -technology $TECH_FILE $_mw_lib
Warning: Top library path '/home/graduation_project3/2015103977/khu_sensor/Back_End/khu_sensor_pad_05_clock_opt_post_cts' in reference library control file is inconsistent with current library path '/home/graduation_project3/2015103977/khu_sensor/Back_End/mw_db/khu_sensor_pad_05_clock_opt_post_cts'. (MW-212)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
        Main Library (khu_sensor_pad_05_clock_opt_post_cts)|    Reference Library (std150e_prim_050504)
        Upper Layer     MET6 (130, 130)   |     MET6 (10, 40)    (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
        Main Library (khu_sensor_pad_05_clock_opt_post_cts)|    Reference Library (std150e_prim_050504)
        Upper Layer     MET6 (130, 130)   |     MET6 (10, 40)    (MWLIBP-324)
Technology data dumped to ./mw_db/khu_sensor_pad_05_clock_opt_post_cts.tf_replaced completely.
Start to load technology file ./TECH/std150e_prim_6m.techgen.tf.
Warning: Layer 'ACT' is missing the attribute 'minSpacing'. (line 173) (TFCHK-014)
Warning: Layer 'ACT' is missing the attribute 'minWidth'. (line 173) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minSpacing'. (line 236) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minWidth'. (line 236) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minSpacing'. (line 246) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minWidth'. (line 246) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minSpacing'. (line 287) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minWidth'. (line 287) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minSpacing'. (line 297) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minWidth'. (line 297) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minSpacing'. (line 687) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minWidth'. (line 687) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minSpacing'. (line 697) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minWidth'. (line 697) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minSpacing'. (line 707) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minWidth'. (line 707) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minSpacing'. (line 717) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minWidth'. (line 717) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minSpacing'. (line 727) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minWidth'. (line 727) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minSpacing'. (line 737) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minWidth'. (line 737) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minSpacing'. (line 747) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minWidth'. (line 747) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minSpacing'. (line 757) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minWidth'. (line 757) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minSpacing'. (line 767) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minWidth'. (line 767) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minSpacing'. (line 777) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minWidth'. (line 777) (TFCHK-014)
Warning: FringeCap 1 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 992) (TFCHK-067)
Warning: FringeCap 3 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1010) (TFCHK-067)
Warning: FringeCap 6 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1037) (TFCHK-067)
Warning: FringeCap 10 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1073) (TFCHK-067)
Warning: FringeCap 15 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1118) (TFCHK-067)
Warning: FringeCap 21 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1171) (TFCHK-067)
Warning: Layer 'MET1' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.34. (TFCHK-049)
Warning: Layer 'MET2' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET3' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the doubled pitch 0.88 or tripled pitch 1.32. (TFCHK-050)
Warning: Layer 'MET5' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Technology file ./TECH/std150e_prim_6m.techgen.tf has been loaded successfully.
1
set_mw_lib_reference $_mw_lib -mw_reference_library $MW_REF_LIB_DIRS

------------------- Internal Reference Library Settings -----------------

Library    /home/graduation_project3/2015103977/khu_sensor/Back_End/mw_db/khu_sensor_pad_05_clock_opt_post_cts
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------

Library    /home/graduation_project3/2015103977/khu_sensor/Back_End/mw_db/khu_sensor_pad_05_clock_opt_post_cts
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

1
open_mw_lib $_mw_lib
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
        Main Library (khu_sensor_pad_05_clock_opt_post_cts)|    Reference Library (std150e_prim_050504)
        Upper Layer     MET6 (130, 130)   |     MET6 (10, 40)    (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
        Main Library (khu_sensor_pad_05_clock_opt_post_cts)|    Reference Library (std150e_prim_050504)
        Upper Layer     MET6 (130, 130)   |     MET6 (10, 40)    (MWLIBP-324)
{khu_sensor_pad_05_clock_opt_post_cts}
remove_mw_cel   [remove_from_collection [get_mw_cel *] [get_mw_cel $TOP_MODULE]]        -all_versions -all_view -verbose
0
open_mw_cel $TOP_MODULE
Information: Opened "khu_sensor_pad.CEL;1" from "/home/graduation_project3/2015103977/khu_sensor/Back_End/mw_db/khu_sensor_pad_05_clock_opt_post_cts" library. (MWUI-068)
{khu_sensor_pad}
link
1
current_design $TOP_MODULE
khu_sensor_pad
# Setting up Time constraints
remove_ideal_network -all
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb'
Loading db file '/home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/gtech.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/standard.sldb'
Information: linking reference library : /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
        library is missing in the '/home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Note - message 'PSYN-039' limit (5) exceeded.  Remainder will be suppressed.
Note - message 'PSYN-024' limit (5) exceeded.  Remainder will be suppressed.
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute {std150e_wst_105_p125.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (111 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  dw_foundation.sldb (library) /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library) /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db

1
# Read scenario file
# TODO make scenario!
# On behalf of making scenarino, source sdc file
remove_sdc
1
remove_scenario -all
1
#source $ICC_MCMM_SCENARIOS_FILE
#set_active_scenario $FP_SCN
sh sed -i 's/ ${STD_WST}/ ${STD_WST}.db:${STD_WST}/' $FUNC1_SDC
# Instead of scenario
source $FUNC1_SDC
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Using operating conditions 'V135BTN0400' found in library 'std150e_bst_135_n040'.
Warning: Object 'link32' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link56' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link277' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link5087' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link5270' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link5450' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link5540' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link5583' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link5182' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link685' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link1600' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link3594' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link191' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
1
set_tlu_plus_files      -max_tluplus $TLUP_MAX_FILE     -min_tluplus $TLUP_MIN_FILE     -tech2itf_map $MAP_FILE
1
# If you have scenario file, use this block instead of above one.
# Read scenario file
#if { $CLOCK_OPT_CTS_SCN_READ_AGAIN } {
#       remove_sdc
#       remove_scenario -all
#       source $ICC_MCMM_SCENARIOS_FILE
#}
#    set_active_scenario $CLOCK_OPT_CTS_SCN
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "    Check consistency between the Milkyway library and the TLUPlus     "
    Check consistency between the Milkyway library and the TLUPlus     
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
check_tlu_plus_files

Sanity check for TLU+ vs MW-Tech files:
 max_tlu+: /home/graduation_project3/2015103977/khu_sensor/Back_End/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup
 min_tlu+: /home/graduation_project3/2015103977/khu_sensor/Back_End/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_BST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup
 mapping_file: /home/graduation_project3/2015103977/khu_sensor/Back_End/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/MAP/L13_CELL_6LM.map
 max_emul_tlu+: **NONE**
 min_emul_tlu+: **NONE**
 MW design lib: khu_sensor_pad_05_clock_opt_post_cts

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
1
#******************************************************************************
# Note Checklist prior to CTS
# 1. Placement must be finished clearly.
# 2. Verify P/G nets are prerouted properly.
# 3. Verify Congestion value. Congestion value must be lower than 4.
# 4. After placement, ideal situation is that there is no timing violation.
# However, if it is, it can be fixed.
# 5. Check your high fan out nets (hfn)
#******************************************************************************
# Optimization Common Session Options - set in all sessions
source ./icc_scripts/common_clock_opt_post_cts_env.tcl
***********************************************************************
                                                                       
                 common_clock_opt_post_cts_env.tcl                     
                                                                       
***********************************************************************
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
***********************************************************************
                                                                       
                   130nm_ocv_margin.pnr.tcl                            
                                                                       
***********************************************************************
Current design is 'khu_sensor_pad'.
Information: Updating graph... (UID-83)
Current design is 'khu_sensor_pad'.
1
# Remove ideal clock and propagate clock
set_app_var enable_recovery_removal_arcs true
true
set_app_var timing_remove_clock_reconvergence_pessimism true
true
## Propagate Clocks
foreach_in_collection clock [all_clocks] {
        set clock_name [get_attr $clock name]
        puts "SEC_INFO: Working on clock: $clock_name"
        set clock_source [get_attr $clock sources -quiet]

        if { [sizeof_col $clock_source] > 0 } {
                if { ![info exists found($clock_name)] } {
                        set_propagated_clock [get_attr $clock sources -quiet]
                        puts "Internal clock. Propagating."
                }
        } else {
                puts "External clock. Not propagating."
        }
}
SEC_INFO: Working on clock: clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
SEC_INFO: Working on clock: clk_pad
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
SEC_INFO: Working on clock: clk_half
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
# Set false path over 2ns path
# Same as detect_longnet it samsung013 aux
if { $HOLD_FIX == "true" } {
        set_fix_hold [all_clocks]
        set_fix_hold_options -default
} else {
        remove_attribute [all_clocks] fix_hold
}
1
#Inout optimization
if { !$INOUT_OPT } {
        set_false_path -from [all_inputs]
        set_false_path -to [all_outputs]
}
# Running extraction and updating the timing
extract_rc

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
28742/34303 nets are routed
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /home/graduation_project3/2015103977/khu_sensor/Back_End/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup
TLU+ File = /home/graduation_project3/2015103977/khu_sensor/Back_End/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_BST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/N795' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/converter_i2f/N246' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n126' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n268' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n454' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n1046' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n928' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n201' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_3/n48' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer MET1 : 0.00026 0.00023 (RCEX-011)
Information: Library Derived Res for layer MET1 : 0.00061 0.00031 (RCEX-011)
Information: Library Derived Cap for layer MET2 : 0.0003 0.00026 (RCEX-011)
Information: Library Derived Res for layer MET2 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET3 : 0.00033 0.00029 (RCEX-011)
Information: Library Derived Res for layer MET3 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET4 : 0.0003 0.00026 (RCEX-011)
Information: Library Derived Res for layer MET4 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET5 : 0.00033 0.00029 (RCEX-011)
Information: Library Derived Res for layer MET5 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET6 : 0.00024 0.00022 (RCEX-011)
Information: Library Derived Res for layer MET6 : 0.00014 7.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00029 0.00026 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0005 0.00025 (RCEX-011)
Information: Library Derived Vertical Cap : 0.0003 0.00026 (RCEX-011)
Information: Library Derived Vertical Res : 0.00038 0.00019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0015 0.00077 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
1
update_timing
        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_pad' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_pad' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Warning: Sense relationship for generated clock (clk_pad with source pin pad29/YN) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (clk_pad with source pin pad29/YN) (fall_edge) is not satisfied. (TIM-255)
1
# Improved congestion analysis by using Global Route info
if { $GL_BASED_PLACE } {
        set placer_enable_enhanced_router true
        set placer_enable_high_effort_congestion true
} else {
        set placer_enable_enhanced_router false
        set placer_enable_high_effort_congestion false
}
true
# Post CTS Optimization
if { $LEAKAGE_POWER_POST_CTS } {
        clock_opt -no_clock_route -only_psyn -area_recovery -power
} else {
        clock_opt -no_clock_route -only_psyn -area_recovery
}
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : No
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : Yes
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : Yes
COPT:  Optimize Power Mode                  : Leakage
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Performing optimization...

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_pad' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_pad' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Warning: Sense relationship for generated clock (clk_pad with source pin pad29/YN) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (clk_pad with source pin pad29/YN) (fall_edge) is not satisfied. (TIM-255)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer MET1 : 0.00026 0.00023 (RCEX-011)
Information: Library Derived Res for layer MET1 : 0.00061 0.00031 (RCEX-011)
Information: Library Derived Cap for layer MET2 : 0.0003 0.00026 (RCEX-011)
Information: Library Derived Res for layer MET2 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET3 : 0.00033 0.00029 (RCEX-011)
Information: Library Derived Res for layer MET3 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET4 : 0.0003 0.00026 (RCEX-011)
Information: Library Derived Res for layer MET4 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET5 : 0.00033 0.00029 (RCEX-011)
Information: Library Derived Res for layer MET5 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET6 : 0.00024 0.00022 (RCEX-011)
Information: Library Derived Res for layer MET6 : 0.00014 7.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00029 0.00026 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0005 0.00025 (RCEX-011)
Information: Library Derived Vertical Cap : 0.0003 0.00026 (RCEX-011)
Information: Library Derived Vertical Res : 0.00038 0.00019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0015 0.00077 (RCEX-011)

  Design  WNS: 2.58  TNS: 11.72  Number of Violating Paths: 23

  Nets with DRC Violations: 163
  Total moveable cell area: 317108.9
  Total fixed cell area: 1954135.4
  Total physical cell area: 2271244.3
  Core area: (537620 497620 3462300 3500020)


                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 2.58  TNS: 11.72  Number of Violating Paths: 23

  Nets with DRC Violations: 163
  Total moveable cell area: 317108.9
  Total fixed cell area: 1954135.4
  Total physical cell area: 2271244.3
  Core area: (537620 497620 3462300 3500020)



  Design (Hold)  WNS: 0.32  TNS: 216.36  Number of Violating Paths: 3089

  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:13  109578.7      2.58      11.8   23511.7                              0.1849   -222.66  
    0:00:14  109588.4      0.16       2.0   23511.7 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D    0.1851   -222.67  
    0:00:14  109622.7      0.15       1.7   21329.2 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D    0.1852   -222.61  
    0:00:15  109657.7      0.15       1.6   21265.8 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1854   -222.56  
    0:00:15  109684.4      0.15       1.4   21265.8 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D    0.1855   -222.54  
    0:00:16  109720.7      0.15       1.3   21183.9 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.1857   -222.54  
    0:00:16  109749.7      0.15       1.2   20922.6 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1858   -222.55  
    0:00:17  109775.7      0.15       1.1   20922.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1860   -222.55  
    0:00:17  109807.7      0.15       0.9   20922.7 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1861   -222.45  
    0:00:18  109863.4      0.15       0.7   20922.7 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1864   -222.45  
    0:00:18  109882.0      0.15       0.7   20922.6 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.1865   -222.44  
    0:00:19  109912.0      0.15       0.6   20102.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.1867   -222.44  
    0:00:19  109935.0      0.15       0.5   19851.8 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1868   -222.44  
    0:00:19  109953.7      0.14       0.4   18214.0 MPR121_SCL                   0.1869   -222.41  
    0:00:19  109955.0      0.14       0.4   18214.0                              0.1869   -222.40  


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_net_length)  (min_path)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:19  109955.0      0.14       0.4   18214.0                              0.1869   -222.40  
    0:00:21  110247.7      0.14       0.4   16859.9 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_7_/D    0.1881   -214.81  
    0:00:22  110638.7      0.14       0.4   16859.9 khu_sensor_top/mpr121_controller/r_i2c_reg_addr_reg_0_/D    0.1896   -204.09  
    0:00:23  110967.7      0.14       0.4   16859.9 khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_3_/D    0.1905   -197.62  
    0:00:24  111429.7      0.14       0.4   16859.9 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_17_/D    0.1926   -183.92  
    0:00:25  111859.7      0.14       0.4   16859.9 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_125_/D    0.1943   -172.32  
    0:00:26  112281.4      0.14       0.4   16859.9 khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_5_/D    0.1961   -158.70  
    0:00:27  112765.4      0.14       0.4   16859.9 khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_21_/D    0.1981   -145.12  
    0:00:28  113114.0      0.14       0.4   16859.9 khu_sensor_top/ads1292_filter/iir_hpf/mult/z_m_reg_10_/D    0.1992   -137.29  
    0:00:29  113496.0      0.14       0.4   16859.9 khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_5_/D    0.2006   -125.16  
    0:00:30  113905.7      0.14       0.4   16859.9 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_19_/D    0.2023   -112.33  
    0:00:31  114332.4      0.14       0.4   16859.9 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_m_reg_16_/D    0.2040   -100.58  
    0:00:32  114760.4      0.14       0.4   16859.9 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_m_reg_5_/D    0.2056    -86.21  
    0:00:33  115249.0      0.14       0.4   16859.9 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_11_/D    0.2075    -71.90  
    0:00:34  115665.0      0.14       0.4   16859.9 khu_sensor_top/ads1292_filter/iir_notch/add_1/b_m_reg_13_/D    0.2092    -59.49  
    0:00:35  116112.0      0.14       0.4   16859.9 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_s_reg/D    0.2110    -46.16  
    0:00:36  116502.0      0.14       0.4   16859.9 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_m_reg_23_/D    0.2125    -34.84  
    0:00:37  116927.4      0.14       0.4   16859.9 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_11_/D    0.2143    -22.43  
    0:00:38  117424.0      0.14       0.4   16859.9 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_19_/D    0.2164     -7.30  
    0:00:39  117712.7      0.14       0.4   16859.9 khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_14_/D    0.2174     -0.68  
    0:00:40  117762.0      0.14       0.4   16859.9                              0.2175      0.00  


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:40  117762.0      0.14       0.4   16859.9                              0.2175      0.00  
    0:00:40  117762.0      0.14       0.4   16859.9                              0.2175      0.00  
    0:01:06  115487.4      0.17       1.3   12942.4                              0.2004    -21.86  
    0:01:06  115487.4      0.17       1.3   12942.4                              0.2004    -21.86  
    0:01:06  115519.0      0.13       0.8   12942.4                              0.2006    -21.86  


  Beginning Area-Recovery Phase  (max_area 16000000)
  -----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:06  115519.0      0.13       0.8   12942.4                              0.2006    -21.86  
    0:01:06  115519.0      0.13       0.8   12942.4                              0.2006    -21.86  
    0:01:17  115212.0      0.13       0.8   12942.4                              0.1998    -28.77  
    0:01:17  115212.0      0.13       0.8   12942.4                              0.1998    -28.77  
    0:01:17  115212.0      0.13       0.8   12942.4                              0.1998    -28.77  
    0:01:17  115212.0      0.13       0.8   12942.4                              0.1998    -28.77  
    0:01:17  115212.0      0.13       0.8   12942.4                              0.1998    -28.77  
    0:01:23  114958.7      0.11       0.8   12942.4                              0.1981    -28.71  
    0:01:23  114958.7      0.11       0.8   12942.4                              0.1981    -28.71  
    0:01:23  114958.7      0.11       0.8   12942.4                              0.1981    -28.71  
    0:01:23  114958.7      0.11       0.8   12942.4                              0.1981    -28.71  
    0:01:23  114968.4      0.04       0.5   12570.6                              0.1981    -28.71  
    0:01:24  114987.4      0.02       0.3   12030.0                              0.1983    -28.71  
    0:01:24  114988.0      0.02       0.3   12030.0                              0.1983    -28.71  
    0:01:24  114994.7      0.02       0.2   12030.0                              0.1983    -28.77  
    0:01:25  115001.4      0.01       0.2   12030.0                              0.1983    -28.77  
    0:01:25  115009.4      0.01       0.1   12030.0                              0.1984    -28.77  
    0:01:25  115014.0      0.01       0.1   12030.0                              0.1984    -28.77  
    0:01:26  115015.7      0.01       0.1   12030.0                              0.1984    -28.77  
    0:01:26  115025.0      0.00       0.0   12030.0                              0.1984    -28.77  
    0:01:26  115029.7      0.00       0.0   12030.0                              0.1984    -28.77  
    0:01:27  115032.4      0.00       0.0   12030.0 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.1984    -28.77  
    0:01:28  115223.7      0.00       0.0   12030.0 khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_12_/D    0.1992    -23.73  
    0:01:30  115498.7      0.00       0.0   12030.0 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_17_/D    0.2000    -17.04  
    0:01:32  115824.0      0.00       0.0   12030.0 khu_sensor_top/ads1292_filter/iir_notch/add_1/z_m_reg_2_/D    0.2012     -8.25  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:01:34  116077.0      0.00       0.0   12030.0                              0.2021     -0.94  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

67%...75%...83%...92%...100% done.
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)

Information: Analyzing channel congestion ... 
Information: Congestion analysis found 0 buffer-trees to rebuild


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 834 horizontal rows
    4 hard placement blockages
    1 route guides
    857 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Sep  1 18:47:21 2020
****************************************
Std cell utilization: 6.47%  (348231/(5543598-163098))
(Non-fixed + Fixed)
Std cell utilization: 4.18%  (219690/(5543598-291640))
(Non-fixed only)
Chip area:            5543598  sites, bbox (537.62 497.62 3462.30 3500.02) um
Std cell area:        348231   sites, (non-fixed:219690 fixed:128541)
                      37639    cells, (non-fixed:31643  fixed:5996)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  163098   sites, (excluding fixed std cells)
                      291640   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       197 
Avg. std cell width:  4.52 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 834)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Sep  1 18:47:21 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       partial     7.20        1.80        via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       none          ---         ---       via additive      ---
MET5       none          ---         ---       via additive      ---
MET6       none          ---         ---       via additive      ---
Legalizing 31643 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Legalization complete (3 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Sep  1 18:47:24 2020
****************************************

avg cell displacement:    0.919 um ( 0.26 row height)
max cell displacement:    3.313 um ( 0.92 row height)
std deviation:            0.512 um ( 0.14 row height)
number of cell moved:     31643 cells (out of 31643 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.03  TNS: 0.07  Number of Violating Paths: 3

  Nets with DRC Violations: 281
  Total moveable cell area: 347989.0
  Total fixed cell area: 1954135.4
  Total physical cell area: 2302124.3
  Core area: (537620 497620 3462300 3500020)



  Design (Hold)  WNS: 0.18  TNS: 13.44  Number of Violating Paths: 1177

  Timing and DRC Optimization (Stage 2)
  --------------------------------------

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:35  116077.0      0.03       0.1   22042.9                              0.2021    -13.50  
    0:02:36  116069.7      0.00       0.0   21082.7                              0.2020    -13.50  


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_net_length)  (min_path)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:36  116069.7      0.00       0.0   21082.7                              0.2020    -13.50  
    0:02:37  116150.7      0.00       0.0   21026.0                              0.2025    -14.83  
    0:02:38  116388.4      0.00       0.0   15445.8 khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_7_/D    0.2035    -14.51  
    0:02:39  116619.0      0.00       0.0   15445.8 khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_3_/D    0.2041    -12.25  
    0:02:40  116822.4      0.00       0.0   15445.8 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_46_/D    0.2047     -9.40  
    0:02:41  117047.4      0.00       0.0   15445.8 khu_sensor_top/ads1292_filter/converter_i2f/value_reg_25_/D    0.2053     -6.10  
    0:02:42  117226.0      0.00       0.0   15445.8 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_m_reg_2_/D    0.2058     -4.60  
    0:02:43  117394.0      0.00       0.0   15445.8 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_11_/D    0.2062     -3.56  
    0:02:45  117557.7      0.00       0.0   15445.8 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_18_/D    0.2066     -2.40  
    0:02:46  117725.0      0.00       0.0   15445.8 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_5_/D    0.2071     -0.84  
    0:02:47  117833.0      0.00       0.0   15445.8                              0.2073      0.00  
    0:02:47  117833.0      0.00       0.0   15445.8                              0.2073      0.00  
    0:02:47  117833.0      0.00       0.0   15445.8                              0.2073      0.00  
    0:02:47  117833.0      0.00       0.0   15445.8                              0.2073      0.00  
    0:02:47  117833.0      0.00       0.0   15445.8                              0.2073      0.00  
    0:02:47  117833.0      0.00       0.0   15445.8                              0.2073      0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 834 horizontal rows
    4 hard placement blockages
    1 route guides
    857 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Sep  1 18:47:46 2020
****************************************
Std cell utilization: 6.57%  (353499/(5543598-163098))
(Non-fixed + Fixed)
Std cell utilization: 4.28%  (224958/(5543598-291640))
(Non-fixed only)
Chip area:            5543598  sites, bbox (537.62 497.62 3462.30 3500.02) um
Std cell area:        353499   sites, (non-fixed:224958 fixed:128541)
                      38856    cells, (non-fixed:32860  fixed:5996)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  163098   sites, (excluding fixed std cells)
                      291640   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       199 
Avg. std cell width:  4.52 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 834)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Sep  1 18:47:46 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       partial     7.20        1.80        via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       none          ---         ---       via additive      ---
MET5       none          ---         ---       via additive      ---
MET6       none          ---         ---       via additive      ---
Legalizing 220 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Sep  1 18:47:47 2020
****************************************

avg cell displacement:    1.478 um ( 0.41 row height)
max cell displacement:    3.626 um ( 1.01 row height)
std deviation:            0.634 um ( 0.18 row height)
number of cell moved:       180 cells (out of 32860 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 121
  Total moveable cell area: 356333.5
  Total fixed cell area: 1954135.4
  Total physical cell area: 2310468.8
  Core area: (537620 497620 3462300 3500020)



  Design (Hold)  WNS: 0.00  TNS: 0.03  Number of Violating Paths: 41
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 834 horizontal rows
    4 hard placement blockages
    1 route guides
    857 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3600), object's width and height(4000000,4000000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (440), object's width and height(4000000,4000000). (PSYN-523)
Warning: Cell pad49 is not integer multiples of min site width (440), object's width and height(60000,137620). (PSYN-523)
Warning: Cell pad49 is not integer multiples of min site height (3600), object's width and height(137620,137620). (PSYN-523)
Warning: Cell pad48 is not integer multiples of min site width (440), object's width and height(60000,137620). (PSYN-523)
Note - message 'PSYN-523' limit (5) exceeded.  Remainder will be suppressed.

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
clock_opt completed Successfully
1
# Connect Power & Grounding in extraction and update timing
derive_pg_connection -power_net  $MW_R_POWER_NET    -power_pin  $MW_POWER_PORT
Information: connected 6883 power ports and 0 ground ports
1
derive_pg_connection -ground_net $MW_R_GROUND_NET   -ground_pin $MW_GROUND_PORT
Information: connected 0 power ports and 6883 ground ports
1
derive_pg_connection -power_net  $MW_R_POWER_NET    -ground_net $MW_R_GROUND_NET -tie
reconnected total 0 tie highs and 0 tie lows
1
# Generate global zroute based congestion map
if { $GEN_GL_CONG_MAP } {
        route_zrt_global  -congestion_map_only true
}
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    6  Proc 2821 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   65  Alloctr   66  Proc    0 
[End of Read DB] Total (MB): Used   72  Alloctr   73  Proc 2821 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,4000.00,4000.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   56  Alloctr   57  Proc    0 
[End of Build Tech Data] Total (MB): Used  129  Alloctr  131  Proc 2821 
Net statistics:
Total number of nets     = 40858
Number of nets to route  = 40826
Number of single or zero port nets = 19
Number of nets with min-layer-mode soft = 560
Number of nets with min-layer-mode soft-cost-medium = 560
28141 nets are partially connected,
 of which 0 are detail routed and 28141 are global routed.
570 nets are fully connected,
 of which 13 are detail routed and 557 are global routed.
319 nets have non-default rule shield_130nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  129  Alloctr  141  Proc 2821 
Average gCell capacity  5.59     on layer (1)    MET1
Average gCell capacity  7.15     on layer (2)    MET2
Average gCell capacity  7.89     on layer (3)    MET3
Average gCell capacity  7.24     on layer (4)    MET4
Average gCell capacity  7.91     on layer (5)    MET5
Average gCell capacity  0.00     on layer (6)    MET6
Average number of tracks per gCell 9.00  on layer (1)    MET1
Average number of tracks per gCell 8.19  on layer (2)    MET2
Average number of tracks per gCell 9.00  on layer (3)    MET3
Average number of tracks per gCell 8.19  on layer (4)    MET4
Average number of tracks per gCell 9.00  on layer (5)    MET5
Average number of tracks per gCell 4.10  on layer (6)    MET6
Number of gCells = 7399260
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    6  Proc    0 
[End of Build Congestion map] Total (MB): Used  131  Alloctr  147  Proc 2821 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   58  Alloctr   74  Proc    0 
[End of Build Data] Total (MB): Used  131  Alloctr  147  Proc 2821 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  131  Alloctr  148  Proc 2821 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:06 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Initial Routing] Stage (MB): Used   23  Alloctr   17  Proc    0 
[End of Initial Routing] Total (MB): Used  154  Alloctr  165  Proc 2821 
Initial. Routing result:
Initial. Both Dirs: Overflow =   385 Max = 4 GRCs =   475 (0.02%)
Initial. H routing: Overflow =   182 Max = 3 (GRCs =  5) GRCs =   175 (0.01%)
Initial. V routing: Overflow =   203 Max = 4 (GRCs =  1) GRCs =   300 (0.02%)
Initial. MET1       Overflow =    78 Max = 2 (GRCs =  1) GRCs =    86 (0.01%)
Initial. MET2       Overflow =   203 Max = 4 (GRCs =  1) GRCs =   300 (0.02%)
Initial. MET3       Overflow =   103 Max = 3 (GRCs =  5) GRCs =    89 (0.01%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET6       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3350944.48
Initial. Layer MET1 wire length = 188282.53
Initial. Layer MET2 wire length = 1437668.46
Initial. Layer MET3 wire length = 1565157.99
Initial. Layer MET4 wire length = 159835.51
Initial. Layer MET5 wire length = 0.00
Initial. Layer MET6 wire length = 0.00
Initial. Total Number of Contacts = 243603
Initial. Via VIA12 count = 131876
Initial. Via VIA23 count = 102100
Initial. Via VIA34 count = 9620
Initial. Via VIA45 count = 7
Initial. Via VIA56 count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  154  Alloctr  165  Proc 2821 
phase1. Routing result:
phase1. Both Dirs: Overflow =    52 Max = 2 GRCs =    64 (0.00%)
phase1. H routing: Overflow =    34 Max = 1 (GRCs = 25) GRCs =    43 (0.00%)
phase1. V routing: Overflow =    18 Max = 2 (GRCs =  1) GRCs =    21 (0.00%)
phase1. MET1       Overflow =    34 Max = 1 (GRCs = 25) GRCs =    43 (0.00%)
phase1. MET2       Overflow =    18 Max = 2 (GRCs =  1) GRCs =    21 (0.00%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET6       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3351459.03
phase1. Layer MET1 wire length = 188373.77
phase1. Layer MET2 wire length = 1426194.17
phase1. Layer MET3 wire length = 1565190.86
phase1. Layer MET4 wire length = 171700.23
phase1. Layer MET5 wire length = 0.00
phase1. Layer MET6 wire length = 0.00
phase1. Total Number of Contacts = 244008
phase1. Via VIA12 count = 131862
phase1. Via VIA23 count = 102282
phase1. Via VIA34 count = 9857
phase1. Via VIA45 count = 7
phase1. Via VIA56 count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  154  Alloctr  165  Proc 2821 
phase2. Routing result:
phase2. Both Dirs: Overflow =    33 Max = 1 GRCs =    45 (0.00%)
phase2. H routing: Overflow =    30 Max = 1 (GRCs = 18) GRCs =    43 (0.00%)
phase2. V routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. MET1       Overflow =    30 Max = 1 (GRCs = 18) GRCs =    43 (0.00%)
phase2. MET2       Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET6       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 3351466.59
phase2. Layer MET1 wire length = 188363.26
phase2. Layer MET2 wire length = 1425628.06
phase2. Layer MET3 wire length = 1565208.92
phase2. Layer MET4 wire length = 172266.35
phase2. Layer MET5 wire length = 0.00
phase2. Layer MET6 wire length = 0.00
phase2. Total Number of Contacts = 244036
phase2. Via VIA12 count = 131863
phase2. Via VIA23 count = 102297
phase2. Via VIA34 count = 9869
phase2. Via VIA45 count = 7
phase2. Via VIA56 count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  154  Alloctr  165  Proc 2821 
phase3. Routing result:
phase3. Both Dirs: Overflow =    30 Max = 1 GRCs =    42 (0.00%)
phase3. H routing: Overflow =    28 Max = 1 (GRCs = 16) GRCs =    41 (0.00%)
phase3. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. MET1       Overflow =    28 Max = 1 (GRCs = 16) GRCs =    41 (0.00%)
phase3. MET2       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MET5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MET6       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 3351469.23
phase3. Layer MET1 wire length = 188356.48
phase3. Layer MET2 wire length = 1425628.06
phase3. Layer MET3 wire length = 1565218.34
phase3. Layer MET4 wire length = 172266.35
phase3. Layer MET5 wire length = 0.00
phase3. Layer MET6 wire length = 0.00
phase3. Total Number of Contacts = 244038
phase3. Via VIA12 count = 131862
phase3. Via VIA23 count = 102300
phase3. Via VIA34 count = 9869
phase3. Via VIA45 count = 7
phase3. Via VIA56 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:13 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[End of Whole Chip Routing] Stage (MB): Used   81  Alloctr   91  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  154  Alloctr  165  Proc 2821 

Congestion utilization per direction:
Average vertical track utilization   =  2.90 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization =  2.04 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -47  Alloctr  -50  Proc    0 
[GR: Done] Total (MB): Used  158  Alloctr  166  Proc 2821 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:15 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[GR: Done] Stage (MB): Used  151  Alloctr  159  Proc    0 
[GR: Done] Total (MB): Used  158  Alloctr  166  Proc 2821 
Writing out congestion map...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:01 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[DBOUT] Stage (MB): Used -133  Alloctr -143  Proc    0 
[DBOUT] Total (MB): Used   10  Alloctr   11  Proc 2821 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:17 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[End of Global Routing] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End of Global Routing] Total (MB): Used   10  Alloctr   11  Proc 2821 
1
# Running extraction and updating the timing
extract_rc

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
28699/40838 nets are routed
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/N795' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/converter_i2f/N246' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n126' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n268' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n454' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n1046' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n928' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n201' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_3/n48' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer MET1 : 0.00026 0.00023 (RCEX-011)
Information: Library Derived Res for layer MET1 : 0.00061 0.00031 (RCEX-011)
Information: Library Derived Cap for layer MET2 : 0.0003 0.00026 (RCEX-011)
Information: Library Derived Res for layer MET2 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET3 : 0.00033 0.00029 (RCEX-011)
Information: Library Derived Res for layer MET3 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET4 : 0.0003 0.00026 (RCEX-011)
Information: Library Derived Res for layer MET4 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET5 : 0.00033 0.00029 (RCEX-011)
Information: Library Derived Res for layer MET5 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET6 : 0.00024 0.00022 (RCEX-011)
Information: Library Derived Res for layer MET6 : 0.00014 7.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00029 0.00026 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0005 0.00025 (RCEX-011)
Information: Library Derived Vertical Cap : 0.0003 0.00026 (RCEX-011)
Information: Library Derived Vertical Res : 0.00038 0.00019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0015 0.00077 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
1
update_timing
        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_pad' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_pad' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Warning: Sense relationship for generated clock (clk_pad with source pin pad29/YN) (rise_edge) is not satisfied. (TIM-255)
Warning: Sense relationship for generated clock (clk_pad with source pin pad29/YN) (fall_edge) is not satisfied. (TIM-255)
1
# Report
set legalize_support_phys_only_cell true
true
create_qor_snapshot -show_all -significant_digits 4 -name $step
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (05_clock_opt_post_cts)
Design          : khu_sensor_pad
Version         : N-2017.09
Date            : Tue Sep  1 18:48:35 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /home/graduation_project3/2015103977/khu_sensor/Back_End/snapshot
***********************************************
No. of scenario = 1
--------------------------------------------------
WNS of each timing group:                
--------------------------------------------------
clk_pad                                    -7.1601 
clk_half                                    2.6298 
clk                                        -6.5117 
--------------------------------------------------
Setup WNS:                                 -7.1601 
Setup TNS:                               -2240.2717
Number of setup violations:                   1259  
Hold WNS:                                  -0.0861  
Hold TNS:                                  -2.4799  
Number of hold violations:                     132  
Number of max trans violations:               4336  
Number of max cap violations:                 1529  
Number of min pulse width violations:            0  
Route drc violations:                            0
--------------------------------------------------
Area:                                       117833
Cell count:                                  39067
Buf/inv cell count:                          13359
Std cell utilization:                        6.57%
CPU/ELAPSE(hr):                          0.07/0.09
Mem(Mb):                                      1222
Host name:                               vlsi-dist.khu.ac.kr
--------------------------------------------------
Histogram:           
--------------------------------------------------
Max violations:      1259 
   above ~ -0.7  ---  905 
    -0.6 ~ -0.7  ---   68 
    -0.5 ~ -0.6  ---   34 
    -0.4 ~ -0.5  ---   35 
    -0.3 ~ -0.4  ---   68 
    -0.2 ~ -0.3  ---   48 
    -0.1 ~ -0.2  ---   35 
       0 ~ -0.1  ---   66 
--------------------------------------------------
Min violations:       132 
  -0.06 ~ above  ---    2 
  -0.05 ~ -0.06  ---    4 
  -0.04 ~ -0.05  ---   11 
  -0.03 ~ -0.04  ---    9 
  -0.02 ~ -0.03  ---   12 
  -0.01 ~ -0.02  ---   55 
      0 ~ -0.01  ---   39 
--------------------------------------------------
Snapshot (05_clock_opt_post_cts) is created and stored under "/home/graduation_project3/2015103977/khu_sensor/Back_End/snapshot" directory
1
redirect -file $REPORTS_DIR/${step}.snap.rpt    { report_qor_snapshot -name $step -save_as $step.snap.rpt }
redirect -file $REPORTS_DIR/${step}.hfn.rpt { report_net_fanout -threshold 100 }
redirect -file $REPORTS_DIR/${step}.qor.rpt -tee        { report_qor -significant_digits 4 }
 
****************************************
Report : qor
Design : khu_sensor_pad
Version: N-2017.09
Date   : Tue Sep  1 18:48:36 2020
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             4.0000
  Critical Path Length:       10.7453
  Critical Path Slack:        -6.5117
  Critical Path Clk Period:   10.0000
  Total Negative Slack:      -27.1883
  No. of Violating Paths:      7.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             8.0000
  Critical Path Length:        6.2143
  Critical Path Slack:         2.6298
  Critical Path Clk Period:   20.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0535
  Total Hold Violation:       -0.4674
  No. of Hold Violations:     29.0000
  -----------------------------------

  Timing Path Group 'clk_pad'
  -----------------------------------
  Levels of Logic:            18.0000
  Critical Path Length:       16.2478
  Critical Path Slack:        -7.1601
  Critical Path Clk Period:   10.0000
  Total Negative Slack:    -2213.0835
  No. of Violating Paths:   1252.0000
  Worst Hold Violation:       -0.0861
  Total Hold Violation:       -2.0124
  No. of Hold Violations:    103.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5647
  Leaf Cell Count:              39067
  Buf/Inv Cell Count:           13359
  Buf Cell Count:                6615
  Inv Cell Count:                6744
  CT Buf/Inv Cell Count:          557
  Combinational Cell Count:     33628
  Sequential Cell Count:         5439
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      76541.6909
  Noncombinational Area:   41291.3304
  Buf/Inv Area:            18833.6705
  Total Buffer Area:       10469.3200
  Total Inverter Area:      8364.3504
  Macro/Black Box Area:        0.0000
  Net Area:                 1148.9920
  Net XLength        :  20637536.0000
  Net YLength        :  42537232.0000
  -----------------------------------
  Cell Area:              117833.0213
  Design Area:            118982.0132
  Net Length        :   63174768.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         41000
  Nets With Violations:         23585
  Max Trans Violations:          4336
  Max Cap Violations:            1529
  Max Net Length Violations:    23160
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            363.8907
  -----------------------------------------
  Overall Compile Time:            365.1345
  Overall Compile Wall Clock Time: 365.9495

  --------------------------------------------------------------------

  Design  WNS: 7.1601  TNS: 2240.2717  Number of Violating Paths: 1259


  Design (Hold)  WNS: 0.0861  TNS: 2.4799  Number of Violating Paths: 132

  --------------------------------------------------------------------


1
redirect -file $REPORTS_DIR/${step}.physical.sum -tee { report_design -physical -nosplit }
 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Tue Sep  1 18:48:36 2020
****************************************

        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125
****************************** P&R Summary ********************************
Date : Tue Sep  1 18:48:36 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/graduation_project3/2015103977/khu_sensor/Back_End
Library Name:      khu_sensor_pad_05_clock_opt_post_cts
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        38856
    Number of Pins:                210716
    Number of IO Pad Cells:        211
    Number of IO Pins:             14
    Number of Nets:                40858
    Average Pins Per Net (Signal): 3.07321

Chip Utilization:
    Total Std Cell Area:           559942.42
    Total Blockage Area:           258347.23
    Total Pad Cell Area:           1750526.40
    Core Size:     width 2924.68, height 3002.40; area 8781059.23
    Pad Core Size: width 3724.76, height 3724.76; area 13873837.06
    Chip Size:     width 4000.00, height 4000.00; area 16000000.00
    Std cells utilization:         6.57% 
    Cell/Core Ratio:               6.38%
    Cell/Chip Ratio:               14.44%
    Number of Cell Rows:            834

Master Instantiation:
        MasterName      Type    InstCount
        =================================
        ivd1_hd         STD     3979
        nid1_hd         STD     2673
        nid2_hd         STD     2461
        fd1eqd1_hd      STD     2073
        scg2d1_hd       STD     1520
        fd4qd1_hd       STD     1422
        xo2d1_hd        STD     1370
        mx2d1_hd        STD     1354
        oa21d1_hd       STD     1161
        clknd2d1_hd     STD     958
        nd2d1_hd        STD     957
        ivd12_hd        STD     945
        ao222d1_hd      STD     907
        or2d1_hd        STD     883
        ao22d1_hd       STD     832
        nr2d1_hd        STD     767
        ad2d1_hd        STD     707
        fad1_hd         STD     666
        nid3_hd         STD     660
        fd2qd1_hd       STD     562
        fds2eqd1_hd     STD     549
        had1_hd         STD     535
        ivd6_hd         STD     445
        oa21d2_hd       STD     390
        ivd2_hd         STD     381
        ivd8_hd         STD     373
        nid4_hd         STD     319
        fad2_hd         STD     315
        scg4d1_hd       STD     311
        clknd2d2_hd     STD     286
        ivd4_hd         STD     237
        fd1eqd2_hd      STD     234
        scg5d1_hd       STD     230
        fad4_hd         STD     230
        nr4d1_hd        STD     224
        nr2ad1_hd       STD     210
        nd2d2_hd        STD     208
        ao21d1_hd       STD     205
        clknd2d4_hd     STD     198
        oa21d4_hd       STD     196
        nr2bd1_hd       STD     195
        ivd3_hd         STD     189
        xo2d2_hd        STD     178
        fd1ed1_hd       STD     177
        scg6d1_hd       STD     174
        nr2d4_hd        STD     174
        mx2id1_hd       STD     159
        oa211d1_hd      STD     158
        nd4d1_hd        STD     156
        ivd16_hd        STD     152
        ao222d2_hd      STD     143
        nid12_hd        STD     136
        xn2d1_hd        STD     131
        nr2d2_hd        STD     129
        nid6_hd         STD     129
        scg14d1_hd      STD     119
        nd3d1_hd        STD     107
        nd2d4_hd        STD     107
        scg15d1_hd      STD     103
        xo2d4_hd        STD     96
        fd1eqd4_hd      STD     93
        oa22d1_hd       STD     89
        ao21d4_hd       STD     89
        nd2bd1_hd       STD     78
        had2_hd         STD     78
        nid24_hd        STD     78
        or2d2_hd        STD     77
        xn2d4_hd        STD     76
        xo3d1_hd        STD     76
        nid8_hd         STD     76
        fd1ed4_hd       STD     75
        ao21d2_hd       STD     73
        nd2d6_hd        STD     70
        fd4qd2_hd       STD     66
        or2d4_hd        STD     65
        ad2d2_hd        STD     63
        xn2d2_hd        STD     61
        nr2d6_hd        STD     61
        nd3d6_hd        STD     56
        nr3d1_hd        STD     53
        ao211d1_hd      STD     48
        clknd2d3_hd     STD     45
        clknd2d6_hd     STD     44
        nid20_hd        STD     43
        fd2d1_hd        STD     42
        ad2bd1_hd       STD     41
        nid16_hd        STD     40
        fd3qd1_hd       STD     39
        or4d1_hd        STD     38
        nr4d2_hd        STD     38
        fd3d1_hd        STD     35
        clkxo2d2_hd     STD     34
        ad2d4_hd        STD     34
        fds2eqd2_hd     STD     32
        had4_hd         STD     31
        ao22d4_hd       STD     30
        scg9d1_hd       STD     29
        mx2id2_hd       STD     26
        ivd20_hd        STD     26
        or3d1_hd        STD     25
        oa211d2_hd      STD     24
        scg17d1_hd      STD     23
        or2bd4_hd       STD     23
        ao22d2_hd       STD     23
        ad3d4_hd        STD     21
        nd3bd1_hd       STD     19
        ad4d1_hd        STD     19
        clkxo2d1_hd     STD     19
        clkad2d4_hd     STD     19
        scg18d1_hd      STD     18
        ad2bd4_hd       STD     18
        nd3d4_hd        STD     17
        ivd24_hd        STD     17
        fd2qd2_hd       STD     16
        nd3d2_hd        STD     16
        fd1ed2_hd       STD     16
        scg13d1_hd      STD     15
        nr2bd2_hd       STD     15
        scg9d2_hd       STD     15
        scg12d1_hd      STD     14
        scg9d4_hd       STD     14
        oa22ad1_hd      STD     13
        nr2bd4_hd       STD     13
        ad3d6_hd        STD     13
        scg16d1_hd      STD     12
        mx2id6_hd       STD     12
        clkad2d1_hd     STD     12
        xo3d2_hd        STD     12
        scg22d1_hd      STD     11
        scg20d1_hd      STD     11
        xn2d8_hd        STD     10
        ad2bd2_hd       STD     10
        nd2bd2_hd       STD     10
        nd2d8_hd        STD     10
        scg2d2_hd       STD     10
        nd4d2_hd        STD     10
        scg10d1_hd      STD     9
        ad3d2_hd        STD     9
        ad2d6_hd        STD     9
        mx2id4_hd       STD     9
        ad2bd6_hd       STD     9
        oa21d8_hd       STD     8
        xo2d8_hd        STD     8
        ao211d2_hd      STD     8
        nr2bd6_hd       STD     8
        scg12d2_hd      STD     8
        ao21d8_hd       STD     7
        or2bd2_hd       STD     7
        scg20d4_hd      STD     7
        clkad2d3_hd     STD     7
        scg12d4_hd      STD     7
        nd2bd4_hd       STD     7
        ad2d8_hd        STD     7
        or2d6_hd        STD     6
        scg14d2_hd      STD     6
        scg18d4_hd      STD     6
        scg6d2_hd       STD     5
        nr4d4_hd        STD     5
        clkxo2d3_hd     STD     5
        mx4d1_hd        STD     4
        scg3d1_hd       STD     4
        scg6d4_hd       STD     4
        scg7d1_hd       STD     4
        fd3qd2_hd       STD     4
        nr3ad1_hd       STD     4
        nd2bd6_hd       STD     4
        ad3d1_hd        STD     3
        scg1d1_hd       STD     3
        ad2bd8_hd       STD     3
        or2d8_hd        STD     3
        scg8d1_hd       STD     3
        scg13d4_hd      STD     3
        oa22d2_hd       STD     3
        scg22d2_hd      STD     3
        scg17d2_hd      STD     3
        or2bd6_hd       STD     3
        nd3bd2_hd       STD     3
        scg14d4_hd      STD     3
        scg22d4_hd      STD     3
        nr3d4_hd        STD     2
        ao22ad1_hd      STD     2
        or2bd8_hd       STD     2
        nr3d6_hd        STD     2
        scg13d2_hd      STD     2
        clkad2d6_hd     STD     2
        or4d2_hd        STD     2
        scg18d2_hd      STD     2
        mx2d4_hd        STD     2
        scg15d4_hd      STD     2
        xo3d4_hd        STD     2
        nd2bd8_hd       STD     2
        nd3d8_hd        STD     2
        mx2d8_hd        STD     2
        scg20d2_hd      STD     1
        oa211d4_hd      STD     1
        scg21d1_hd      STD     1
        scg11d1_hd      STD     1
        nr2d8_hd        STD     1
        oa31d1_hd       STD     1
        ao211d4_hd      STD     1
        or3d2_hd        STD     1
        fd3d4_hd        STD     1
        nd4d4_hd        STD     1
        scg1d2_hd       STD     1
        scg15d2_hd      STD     1
        scg16d2_hd      STD     1
        fd3d2_hd        STD     1
        scg16d4_hd      STD     1
        ad3d8_hd        STD     1
        clkxo2d4_hd     STD     1
        ao222d4_hd      STD     1
        scg21d2_hd      STD     1
        fj4d4_hd        STD     1
        scg6d8_hd       STD     1
        fd2d2_hd        STD     1
        nr2bd8_hd       STD     1
        clknd2d8_hd     STD     1
        oa22ad2_hd      STD     1
        ao222d8_hd      STD     1
        iofillerh5_p    IO      175
        vssoh_p         IO      124
        vssiph_p        IO      48
        iofillerh10_p   IO      44
        vdd33oph_p      IO      18
        phob12_p        IO      6
        vdd12ih_p       IO      5
        iofillerh30_p   IO      5
        vdd12ih_core_p  IO      3
        phic_p          IO      3
        phbct12_p       IO      2
        phis_p          IO      1
        phsoscm3_p      IO      1
        =================================

Timing/Optimization Information:

Global Routing Information:

Track Assignment Information:

Detailed Routing Information:

DRC information: 
      Total error number: 0

Ring Wiring Statistics:
    metal5 Wire Length(count):              14740.48(4)
    metal6 Wire Length(count):              14811.20(4)
  ==============================================
    Total Wire Length(count):               29551.68(8)
    Number of via5 Contacts:              8
  ==============================================
    Total Number of Contacts:        8

Stripe Wiring Statistics:
    metal5 Wire Length(count):              14748.48(4)
    metal6 Wire Length(count):              14819.20(4)
  ==============================================
    Total Wire Length(count):               29567.68(8)
    Number of via5 Contacts:             24
  ==============================================
    Total Number of Contacts:       24

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):            3086358.00(845)
    metal2 Wire Length(count):                 18.00(4)
    metal3 Wire Length(count):                 18.00(4)
    metal4 Wire Length(count):                 18.00(4)
    metal5 Wire Length(count):                 26.52(16)
  ==============================================
    Total Wire Length(count):             3086438.52(873)
    Number of via1 Contacts:           3329
    Number of via2 Contacts:           3329
    Number of via3 Contacts:           3329
    Number of via4 Contacts:           3329
    Number of via5 Contacts:           3327
  ==============================================
    Total Number of Contacts:    16643

Signal Wiring Statistics:
      Mask Name      Contact Code    Number Of Contacts    Percentage

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
  ==============================================================
    Total              0.00                      0.00
1
redirect -file $REPORTS_DIR/${step}.vth_use.rpt -tee { report_threshold_voltage_group }
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined           39067 (100.00%)        198 (100.00%)      38869 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined       117833.02 (100.00%)       0.00   (0.00%)  117833.02 (100.00%)   
********************************************************************************
1
redirect -file $REPORTS_DIR/${step}.check_legality { check_legality -verbose }
redirect -file $REPORTS_DIR/${step}.constraints.rpt { report_constraint         -all_violators -nosplit -significant_digits 4 }
redirect -file $REPORTS_DIR/${step}.max.timing.rpt {
        report_timing -significant_digits 4     -delay max -transition_time  -capacitance       -max_paths 100 -nets -input_pins -slack_lesser_than 0.01        -physical -attributes -nosplit -derate
}
redirect -file $REPORTS_DIR/${step}.min.timing.rpt {
        report_timing -significant_digits 4     -delay min -transition_time  -capacitance       -max_paths 100 -nets -input_pins        -physical -attributes -nosplit -crosstalk_delta -derate -path full_clock_expanded
}
#******************************************************************************
# Note Checklist after CTS
# 1. Check Timing Violation.
# 2. Verify Congestion value. Congestion value must be lower than 4.
# 3. View Clock Tree.
# 4. Check report file of cts.
#******************************************************************************
# Save
change_names -rule verilog -hier
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
1
set verilogout_no_tri true
true
save_mw_cel -as ${TOP_MODULE}
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
# close lib
close_mw_lib
Removing physical design 'khu_sensor_pad'
1
# Reset sdc file for applying sdc
sh rm -f $FUNC1_SDC
sh cp ${FUNC1_SDC}.bak ${FUNC1_SDC}
exit

Thank you...

