-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Wed Jul 21 14:13:58 2021
-- Host        : DESKTOP-ID021MN running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/code/zed-68k/zed68k.srcs/sources_1/bd/fpu_design/ip/fpu_design_fpu_0_0/fpu_design_fpu_0_0_sim_netlist.vhdl
-- Design      : fpu_design_fpu_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35ticsg324-1L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_0_0_addsub_28 is
  port (
    addsub_sign_o : out STD_LOGIC;
    \fract_o_reg[27]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \s_shl1_reg[2]\ : out STD_LOGIC;
    \s_shl1_reg[2]_0\ : out STD_LOGIC;
    s_addop : out STD_LOGIC;
    sign_o_i_13_0 : out STD_LOGIC;
    sign_o_i_11_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \exp_o_reg[0]\ : out STD_LOGIC;
    sign_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fract_o_reg[27]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_shl1_reg[1]\ : out STD_LOGIC;
    \fract_o_reg[5]_0\ : out STD_LOGIC;
    \fract_o_reg[4]_0\ : out STD_LOGIC;
    sign_o_reg_1 : in STD_LOGIC;
    clk_i : in STD_LOGIC;
    \s_fracto28_1_reg[26]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \output_o_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_o_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fract_o_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    exp_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_o_reg[31]_1\ : in STD_LOGIC;
    \output_o_reg[31]_2\ : in STD_LOGIC;
    \output_o_reg[31]_3\ : in STD_LOGIC;
    \s_fracto28_1_reg[26]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_0_0_addsub_28 : entity is "addsub_28";
end fpu_design_fpu_0_0_addsub_28;

architecture STRUCTURE of fpu_design_fpu_0_0_addsub_28 is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal addsub_fract_o : STD_LOGIC_VECTOR ( 26 downto 12 );
  signal \^addsub_sign_o\ : STD_LOGIC;
  signal \^fract_o_reg[27]_0\ : STD_LOGIC;
  signal \^fract_o_reg[4]_0\ : STD_LOGIC;
  signal \^fract_o_reg[5]_0\ : STD_LOGIC;
  signal \s_fracto28_1[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[13]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[13]_i_3_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[14]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[14]_i_3_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[15]_i_3_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[15]_i_4_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[16]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[16]_i_3_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[16]_i_4_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[17]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[17]_i_3_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[17]_i_4_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[18]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[18]_i_3_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[18]_i_4_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[19]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[19]_i_3_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[20]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[20]_i_3_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[21]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[21]_i_3_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[22]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[22]_i_3_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[23]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[23]_i_3_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[24]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[24]_i_3_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[25]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[25]_i_3_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[26]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[26]_i_3_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[27]_i_10_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[27]_i_11_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[27]_i_4_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[27]_i_5_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[27]_i_6_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[27]_i_7_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[27]_i_8_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[27]_i_9_n_0\ : STD_LOGIC;
  signal \s_shl1[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_shl1[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_shl1[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_shl1[0]_i_6_n_0\ : STD_LOGIC;
  signal \s_shl1[0]_i_7_n_0\ : STD_LOGIC;
  signal \s_shl1[0]_i_8_n_0\ : STD_LOGIC;
  signal \^s_shl1_reg[1]\ : STD_LOGIC;
  signal \^s_shl1_reg[2]_0\ : STD_LOGIC;
  signal sign_o_i_10_n_0 : STD_LOGIC;
  signal sign_o_i_11_n_0 : STD_LOGIC;
  signal sign_o_i_12_n_0 : STD_LOGIC;
  signal sign_o_i_13_n_0 : STD_LOGIC;
  signal sign_o_i_23_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s_fracto28_1[11]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \s_fracto28_1[12]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \s_fracto28_1[13]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \s_fracto28_1[14]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \s_fracto28_1[15]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \s_fracto28_1[15]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \s_fracto28_1[16]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \s_fracto28_1[16]_i_4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \s_fracto28_1[17]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \s_fracto28_1[17]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \s_fracto28_1[18]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \s_fracto28_1[18]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \s_fracto28_1[19]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \s_fracto28_1[20]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \s_fracto28_1[27]_i_10\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \s_fracto28_1[27]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \s_fracto28_1[27]_i_6\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \s_fracto28_1[27]_i_8\ : label is "soft_lutpair1";
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  addsub_sign_o <= \^addsub_sign_o\;
  \fract_o_reg[27]_0\ <= \^fract_o_reg[27]_0\;
  \fract_o_reg[4]_0\ <= \^fract_o_reg[4]_0\;
  \fract_o_reg[5]_0\ <= \^fract_o_reg[5]_0\;
  \s_shl1_reg[1]\ <= \^s_shl1_reg[1]\;
  \s_shl1_reg[2]_0\ <= \^s_shl1_reg[2]_0\;
\fract_o[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \output_o_reg[31]\(0),
      I1 => \output_o_reg[31]_0\(0),
      I2 => \fract_o_reg[3]_0\(0),
      O => S(0)
    );
\fract_o[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \output_o_reg[31]\(0),
      I1 => \output_o_reg[31]_0\(0),
      I2 => \fract_o_reg[3]_0\(0),
      O => s_addop
    );
\fract_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\fract_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\fract_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\fract_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(12),
      Q => addsub_fract_o(12),
      R => '0'
    );
\fract_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(13),
      Q => addsub_fract_o(13),
      R => '0'
    );
\fract_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(14),
      Q => addsub_fract_o(14),
      R => '0'
    );
\fract_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(15),
      Q => addsub_fract_o(15),
      R => '0'
    );
\fract_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(16),
      Q => addsub_fract_o(16),
      R => '0'
    );
\fract_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(17),
      Q => addsub_fract_o(17),
      R => '0'
    );
\fract_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(18),
      Q => addsub_fract_o(18),
      R => '0'
    );
\fract_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(19),
      Q => addsub_fract_o(19),
      R => '0'
    );
\fract_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\fract_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(20),
      Q => addsub_fract_o(20),
      R => '0'
    );
\fract_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(21),
      Q => addsub_fract_o(21),
      R => '0'
    );
\fract_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(22),
      Q => addsub_fract_o(22),
      R => '0'
    );
\fract_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(23),
      Q => addsub_fract_o(23),
      R => '0'
    );
\fract_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(24),
      Q => addsub_fract_o(24),
      R => '0'
    );
\fract_o_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(25),
      Q => addsub_fract_o(25),
      R => '0'
    );
\fract_o_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(26),
      Q => addsub_fract_o(26),
      R => '0'
    );
\fract_o_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(27),
      Q => \^q\(12),
      R => '0'
    );
\fract_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\fract_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\fract_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\fract_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\fract_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\fract_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\fract_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\fract_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
\output_o[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEF0AEFFA200A20"
    )
        port map (
      I0 => \^addsub_sign_o\,
      I1 => \output_o_reg[31]_1\,
      I2 => \output_o_reg[31]_2\,
      I3 => \output_o_reg[31]_3\,
      I4 => \output_o_reg[31]_0\(0),
      I5 => \output_o_reg[31]\(0),
      O => sign_o_reg_0(0)
    );
\s_expo9_1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^fract_o_reg[27]_0\,
      I1 => exp_o(0),
      I2 => \^q\(12),
      O => \exp_o_reg[0]\
    );
\s_fracto28_1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0D1C0C0C0D1C0F3"
    )
        port map (
      I0 => \^s_shl1_reg[1]\,
      I1 => \s_fracto28_1_reg[26]_0\,
      I2 => addsub_fract_o(12),
      I3 => \s_fracto28_1_reg[26]\(5),
      I4 => \s_fracto28_1_reg[26]\(0),
      I5 => \s_fracto28_1[12]_i_2_n_0\,
      O => \fract_o_reg[27]_1\(0)
    );
\s_fracto28_1[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fract_o_reg[4]_0\,
      I1 => \s_fracto28_1_reg[26]\(1),
      I2 => \s_fracto28_1[13]_i_3_n_0\,
      O => \^s_shl1_reg[1]\
    );
\s_fracto28_1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => \^q\(4),
      I1 => \s_fracto28_1_reg[26]\(2),
      I2 => \^q\(0),
      I3 => \s_fracto28_1_reg[26]\(3),
      I4 => \^q\(8),
      I5 => \s_fracto28_1_reg[26]\(4),
      O => \^fract_o_reg[4]_0\
    );
\s_fracto28_1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0D1C0C0C0D1C0F3"
    )
        port map (
      I0 => \s_fracto28_1[12]_i_2_n_0\,
      I1 => \s_fracto28_1_reg[26]_0\,
      I2 => addsub_fract_o(13),
      I3 => \s_fracto28_1_reg[26]\(5),
      I4 => \s_fracto28_1_reg[26]\(0),
      I5 => \s_fracto28_1[13]_i_2_n_0\,
      O => \fract_o_reg[27]_1\(1)
    );
\s_fracto28_1[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fract_o_reg[5]_0\,
      I1 => \s_fracto28_1_reg[26]\(1),
      I2 => \s_fracto28_1[14]_i_3_n_0\,
      O => \s_fracto28_1[12]_i_2_n_0\
    );
\s_fracto28_1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => \^q\(5),
      I1 => \s_fracto28_1_reg[26]\(2),
      I2 => \^q\(1),
      I3 => \s_fracto28_1_reg[26]\(3),
      I4 => \^q\(9),
      I5 => \s_fracto28_1_reg[26]\(4),
      O => \^fract_o_reg[5]_0\
    );
\s_fracto28_1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0D1C0C0C0D1C0F3"
    )
        port map (
      I0 => \s_fracto28_1[13]_i_2_n_0\,
      I1 => \s_fracto28_1_reg[26]_0\,
      I2 => addsub_fract_o(14),
      I3 => \s_fracto28_1_reg[26]\(5),
      I4 => \s_fracto28_1_reg[26]\(0),
      I5 => \s_fracto28_1[14]_i_2_n_0\,
      O => \fract_o_reg[27]_1\(2)
    );
\s_fracto28_1[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fracto28_1[13]_i_3_n_0\,
      I1 => \s_fracto28_1_reg[26]\(1),
      I2 => \s_fracto28_1[15]_i_3_n_0\,
      O => \s_fracto28_1[13]_i_2_n_0\
    );
\s_fracto28_1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => \^q\(6),
      I1 => \s_fracto28_1_reg[26]\(2),
      I2 => \^q\(2),
      I3 => \s_fracto28_1_reg[26]\(3),
      I4 => \^q\(10),
      I5 => \s_fracto28_1_reg[26]\(4),
      O => \s_fracto28_1[13]_i_3_n_0\
    );
\s_fracto28_1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0D1C0C0C0D1C0F3"
    )
        port map (
      I0 => \s_fracto28_1[14]_i_2_n_0\,
      I1 => \s_fracto28_1_reg[26]_0\,
      I2 => addsub_fract_o(15),
      I3 => \s_fracto28_1_reg[26]\(5),
      I4 => \s_fracto28_1_reg[26]\(0),
      I5 => \s_fracto28_1[15]_i_2_n_0\,
      O => \fract_o_reg[27]_1\(3)
    );
\s_fracto28_1[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fracto28_1[14]_i_3_n_0\,
      I1 => \s_fracto28_1_reg[26]\(1),
      I2 => \s_fracto28_1[16]_i_3_n_0\,
      O => \s_fracto28_1[14]_i_2_n_0\
    );
\s_fracto28_1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => \^q\(7),
      I1 => \s_fracto28_1_reg[26]\(2),
      I2 => \^q\(3),
      I3 => \s_fracto28_1_reg[26]\(3),
      I4 => \^q\(11),
      I5 => \s_fracto28_1_reg[26]\(4),
      O => \s_fracto28_1[14]_i_3_n_0\
    );
\s_fracto28_1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0D1C0C0C0D1C0F3"
    )
        port map (
      I0 => \s_fracto28_1[15]_i_2_n_0\,
      I1 => \s_fracto28_1_reg[26]_0\,
      I2 => addsub_fract_o(16),
      I3 => \s_fracto28_1_reg[26]\(5),
      I4 => \s_fracto28_1_reg[26]\(0),
      I5 => \s_fracto28_1[16]_i_2_n_0\,
      O => \fract_o_reg[27]_1\(4)
    );
\s_fracto28_1[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \s_fracto28_1[15]_i_3_n_0\,
      I1 => \s_fracto28_1_reg[26]\(1),
      I2 => \s_fracto28_1[17]_i_3_n_0\,
      O => \s_fracto28_1[15]_i_2_n_0\
    );
\s_fracto28_1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FFFFFF470000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => \^q\(8),
      I3 => \s_fracto28_1_reg[26]\(4),
      I4 => \s_fracto28_1_reg[26]\(2),
      I5 => \s_fracto28_1[15]_i_4_n_0\,
      O => \s_fracto28_1[15]_i_3_n_0\
    );
\s_fracto28_1[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => \^q\(4),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => addsub_fract_o(12),
      I3 => \s_fracto28_1_reg[26]\(4),
      O => \s_fracto28_1[15]_i_4_n_0\
    );
\s_fracto28_1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCECFCE00020302"
    )
        port map (
      I0 => \s_fracto28_1[17]_i_2_n_0\,
      I1 => \s_fracto28_1_reg[26]_0\,
      I2 => \s_fracto28_1_reg[26]\(5),
      I3 => \s_fracto28_1_reg[26]\(0),
      I4 => \s_fracto28_1[16]_i_2_n_0\,
      I5 => addsub_fract_o(17),
      O => \fract_o_reg[27]_1\(5)
    );
\s_fracto28_1[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fracto28_1[16]_i_3_n_0\,
      I1 => \s_fracto28_1_reg[26]\(1),
      I2 => \s_fracto28_1[18]_i_3_n_0\,
      O => \s_fracto28_1[16]_i_2_n_0\
    );
\s_fracto28_1[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FFFFFF470000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => \^q\(9),
      I3 => \s_fracto28_1_reg[26]\(4),
      I4 => \s_fracto28_1_reg[26]\(2),
      I5 => \s_fracto28_1[16]_i_4_n_0\,
      O => \s_fracto28_1[16]_i_3_n_0\
    );
\s_fracto28_1[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => \^q\(5),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => addsub_fract_o(13),
      I3 => \s_fracto28_1_reg[26]\(4),
      O => \s_fracto28_1[16]_i_4_n_0\
    );
\s_fracto28_1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0E2E2C0C0F3C0"
    )
        port map (
      I0 => \s_fracto28_1[17]_i_2_n_0\,
      I1 => \s_fracto28_1_reg[26]_0\,
      I2 => addsub_fract_o(18),
      I3 => \s_fracto28_1[18]_i_2_n_0\,
      I4 => \s_fracto28_1_reg[26]\(5),
      I5 => \s_fracto28_1_reg[26]\(0),
      O => \fract_o_reg[27]_1\(6)
    );
\s_fracto28_1[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fracto28_1[17]_i_3_n_0\,
      I1 => \s_fracto28_1_reg[26]\(1),
      I2 => \s_fracto28_1[19]_i_3_n_0\,
      O => \s_fracto28_1[17]_i_2_n_0\
    );
\s_fracto28_1[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => \^q\(10),
      I3 => \s_fracto28_1_reg[26]\(4),
      I4 => \s_fracto28_1_reg[26]\(2),
      I5 => \s_fracto28_1[17]_i_4_n_0\,
      O => \s_fracto28_1[17]_i_3_n_0\
    );
\s_fracto28_1[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => addsub_fract_o(14),
      I3 => \s_fracto28_1_reg[26]\(4),
      O => \s_fracto28_1[17]_i_4_n_0\
    );
\s_fracto28_1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0E2E2C0C0F3C0"
    )
        port map (
      I0 => \s_fracto28_1[18]_i_2_n_0\,
      I1 => \s_fracto28_1_reg[26]_0\,
      I2 => addsub_fract_o(19),
      I3 => \s_fracto28_1[19]_i_2_n_0\,
      I4 => \s_fracto28_1_reg[26]\(5),
      I5 => \s_fracto28_1_reg[26]\(0),
      O => \fract_o_reg[27]_1\(7)
    );
\s_fracto28_1[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \s_fracto28_1[18]_i_3_n_0\,
      I1 => \s_fracto28_1_reg[26]\(1),
      I2 => \s_fracto28_1[20]_i_3_n_0\,
      O => \s_fracto28_1[18]_i_2_n_0\
    );
\s_fracto28_1[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF470000FF47FFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => \^q\(11),
      I3 => \s_fracto28_1_reg[26]\(4),
      I4 => \s_fracto28_1_reg[26]\(2),
      I5 => \s_fracto28_1[18]_i_4_n_0\,
      O => \s_fracto28_1[18]_i_3_n_0\
    );
\s_fracto28_1[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => addsub_fract_o(15),
      I3 => \s_fracto28_1_reg[26]\(4),
      O => \s_fracto28_1[18]_i_4_n_0\
    );
\s_fracto28_1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0E2E2C0C0F3C0"
    )
        port map (
      I0 => \s_fracto28_1[19]_i_2_n_0\,
      I1 => \s_fracto28_1_reg[26]_0\,
      I2 => addsub_fract_o(20),
      I3 => \s_fracto28_1[20]_i_2_n_0\,
      I4 => \s_fracto28_1_reg[26]\(5),
      I5 => \s_fracto28_1_reg[26]\(0),
      O => \fract_o_reg[27]_1\(8)
    );
\s_fracto28_1[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fracto28_1[19]_i_3_n_0\,
      I1 => \s_fracto28_1_reg[26]\(1),
      I2 => \s_fracto28_1[21]_i_3_n_0\,
      O => \s_fracto28_1[19]_i_2_n_0\
    );
\s_fracto28_1[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => addsub_fract_o(12),
      I3 => \s_fracto28_1_reg[26]\(4),
      I4 => \s_fracto28_1_reg[26]\(2),
      I5 => \s_fracto28_1[23]_i_3_n_0\,
      O => \s_fracto28_1[19]_i_3_n_0\
    );
\s_fracto28_1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0E2E2C0C0F3C0"
    )
        port map (
      I0 => \s_fracto28_1[20]_i_2_n_0\,
      I1 => \s_fracto28_1_reg[26]_0\,
      I2 => addsub_fract_o(21),
      I3 => \s_fracto28_1[21]_i_2_n_0\,
      I4 => \s_fracto28_1_reg[26]\(5),
      I5 => \s_fracto28_1_reg[26]\(0),
      O => \fract_o_reg[27]_1\(9)
    );
\s_fracto28_1[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fracto28_1[20]_i_3_n_0\,
      I1 => \s_fracto28_1_reg[26]\(1),
      I2 => \s_fracto28_1[22]_i_3_n_0\,
      O => \s_fracto28_1[20]_i_2_n_0\
    );
\s_fracto28_1[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => addsub_fract_o(13),
      I3 => \s_fracto28_1_reg[26]\(4),
      I4 => \s_fracto28_1_reg[26]\(2),
      I5 => \s_fracto28_1[24]_i_3_n_0\,
      O => \s_fracto28_1[20]_i_3_n_0\
    );
\s_fracto28_1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0E2E2C0C0F3C0"
    )
        port map (
      I0 => \s_fracto28_1[21]_i_2_n_0\,
      I1 => \s_fracto28_1_reg[26]_0\,
      I2 => addsub_fract_o(22),
      I3 => \s_fracto28_1[22]_i_2_n_0\,
      I4 => \s_fracto28_1_reg[26]\(5),
      I5 => \s_fracto28_1_reg[26]\(0),
      O => \fract_o_reg[27]_1\(10)
    );
\s_fracto28_1[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \s_fracto28_1[23]_i_3_n_0\,
      I1 => \s_fracto28_1_reg[26]\(2),
      I2 => \s_fracto28_1[27]_i_4_n_0\,
      I3 => \s_fracto28_1[21]_i_3_n_0\,
      I4 => \s_fracto28_1_reg[26]\(1),
      O => \s_fracto28_1[21]_i_2_n_0\
    );
\s_fracto28_1[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => addsub_fract_o(14),
      I3 => \s_fracto28_1_reg[26]\(4),
      I4 => \s_fracto28_1_reg[26]\(2),
      I5 => \s_fracto28_1[25]_i_3_n_0\,
      O => \s_fracto28_1[21]_i_3_n_0\
    );
\s_fracto28_1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0E2E2C0C0F3C0"
    )
        port map (
      I0 => \s_fracto28_1[22]_i_2_n_0\,
      I1 => \s_fracto28_1_reg[26]_0\,
      I2 => addsub_fract_o(23),
      I3 => \s_fracto28_1[23]_i_2_n_0\,
      I4 => \s_fracto28_1_reg[26]\(5),
      I5 => \s_fracto28_1_reg[26]\(0),
      O => \fract_o_reg[27]_1\(11)
    );
\s_fracto28_1[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \s_fracto28_1[24]_i_3_n_0\,
      I1 => \s_fracto28_1_reg[26]\(2),
      I2 => \s_fracto28_1[27]_i_8_n_0\,
      I3 => \s_fracto28_1[22]_i_3_n_0\,
      I4 => \s_fracto28_1_reg[26]\(1),
      O => \s_fracto28_1[22]_i_2_n_0\
    );
\s_fracto28_1[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => addsub_fract_o(15),
      I3 => \s_fracto28_1_reg[26]\(4),
      I4 => \s_fracto28_1_reg[26]\(2),
      I5 => \s_fracto28_1[26]_i_3_n_0\,
      O => \s_fracto28_1[22]_i_3_n_0\
    );
\s_fracto28_1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0E2E2C0C0F3C0"
    )
        port map (
      I0 => \s_fracto28_1[23]_i_2_n_0\,
      I1 => \s_fracto28_1_reg[26]_0\,
      I2 => addsub_fract_o(24),
      I3 => \s_fracto28_1[24]_i_2_n_0\,
      I4 => \s_fracto28_1_reg[26]\(5),
      I5 => \s_fracto28_1_reg[26]\(0),
      O => \fract_o_reg[27]_1\(12)
    );
\s_fracto28_1[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_fracto28_1[23]_i_3_n_0\,
      I1 => \s_fracto28_1[27]_i_4_n_0\,
      I2 => \s_fracto28_1_reg[26]\(1),
      I3 => \s_fracto28_1[25]_i_3_n_0\,
      I4 => \s_fracto28_1_reg[26]\(2),
      I5 => \s_fracto28_1[27]_i_6_n_0\,
      O => \s_fracto28_1[23]_i_2_n_0\
    );
\s_fracto28_1[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(8),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => \^q\(0),
      I3 => \s_fracto28_1_reg[26]\(4),
      I4 => addsub_fract_o(16),
      O => \s_fracto28_1[23]_i_3_n_0\
    );
\s_fracto28_1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0E2E2C0C0F3C0"
    )
        port map (
      I0 => \s_fracto28_1[24]_i_2_n_0\,
      I1 => \s_fracto28_1_reg[26]_0\,
      I2 => addsub_fract_o(25),
      I3 => \s_fracto28_1[25]_i_2_n_0\,
      I4 => \s_fracto28_1_reg[26]\(5),
      I5 => \s_fracto28_1_reg[26]\(0),
      O => \fract_o_reg[27]_1\(13)
    );
\s_fracto28_1[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_fracto28_1[24]_i_3_n_0\,
      I1 => \s_fracto28_1[27]_i_8_n_0\,
      I2 => \s_fracto28_1_reg[26]\(1),
      I3 => \s_fracto28_1[26]_i_3_n_0\,
      I4 => \s_fracto28_1_reg[26]\(2),
      I5 => \s_fracto28_1[27]_i_10_n_0\,
      O => \s_fracto28_1[24]_i_2_n_0\
    );
\s_fracto28_1[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(9),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => \^q\(1),
      I3 => \s_fracto28_1_reg[26]\(4),
      I4 => addsub_fract_o(17),
      O => \s_fracto28_1[24]_i_3_n_0\
    );
\s_fracto28_1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0E2E2C0C0F3C0"
    )
        port map (
      I0 => \s_fracto28_1[25]_i_2_n_0\,
      I1 => \s_fracto28_1_reg[26]_0\,
      I2 => addsub_fract_o(26),
      I3 => \s_fracto28_1[26]_i_2_n_0\,
      I4 => \s_fracto28_1_reg[26]\(5),
      I5 => \s_fracto28_1_reg[26]\(0),
      O => \fract_o_reg[27]_1\(14)
    );
\s_fracto28_1[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_fracto28_1[27]_i_4_n_0\,
      I1 => \s_fracto28_1_reg[26]\(2),
      I2 => \s_fracto28_1[27]_i_5_n_0\,
      I3 => \s_fracto28_1[25]_i_3_n_0\,
      I4 => \s_fracto28_1[27]_i_6_n_0\,
      I5 => \s_fracto28_1_reg[26]\(1),
      O => \s_fracto28_1[25]_i_2_n_0\
    );
\s_fracto28_1[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(10),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => \^q\(2),
      I3 => \s_fracto28_1_reg[26]\(4),
      I4 => addsub_fract_o(18),
      O => \s_fracto28_1[25]_i_3_n_0\
    );
\s_fracto28_1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0CFC0C0C0CACA"
    )
        port map (
      I0 => \^s_shl1_reg[2]_0\,
      I1 => \^q\(12),
      I2 => \s_fracto28_1_reg[26]_0\,
      I3 => \s_fracto28_1[26]_i_2_n_0\,
      I4 => \s_fracto28_1_reg[26]\(5),
      I5 => \s_fracto28_1_reg[26]\(0),
      O => \fract_o_reg[27]_1\(15)
    );
\s_fracto28_1[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_fracto28_1[27]_i_8_n_0\,
      I1 => \s_fracto28_1_reg[26]\(2),
      I2 => \s_fracto28_1[27]_i_9_n_0\,
      I3 => \s_fracto28_1[26]_i_3_n_0\,
      I4 => \s_fracto28_1[27]_i_10_n_0\,
      I5 => \s_fracto28_1_reg[26]\(1),
      O => \s_fracto28_1[26]_i_2_n_0\
    );
\s_fracto28_1[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(11),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => \^q\(3),
      I3 => \s_fracto28_1_reg[26]\(4),
      I4 => addsub_fract_o(19),
      O => \s_fracto28_1[26]_i_3_n_0\
    );
\s_fracto28_1[27]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => addsub_fract_o(15),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => \^q\(7),
      I3 => \s_fracto28_1_reg[26]\(4),
      I4 => addsub_fract_o(23),
      O => \s_fracto28_1[27]_i_10_n_0\
    );
\s_fracto28_1[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(3),
      I1 => addsub_fract_o(19),
      I2 => \s_fracto28_1_reg[26]\(3),
      I3 => \^q\(11),
      I4 => \s_fracto28_1_reg[26]\(4),
      I5 => \^q\(12),
      O => \s_fracto28_1[27]_i_11_n_0\
    );
\s_fracto28_1[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \s_fracto28_1[27]_i_4_n_0\,
      I1 => \s_fracto28_1_reg[26]\(2),
      I2 => \s_fracto28_1[27]_i_5_n_0\,
      I3 => \s_fracto28_1_reg[26]\(1),
      I4 => \s_fracto28_1[27]_i_6_n_0\,
      I5 => \s_fracto28_1[27]_i_7_n_0\,
      O => \^s_shl1_reg[2]_0\
    );
\s_fracto28_1[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \s_fracto28_1[27]_i_8_n_0\,
      I1 => \s_fracto28_1_reg[26]\(2),
      I2 => \s_fracto28_1[27]_i_9_n_0\,
      I3 => \s_fracto28_1_reg[26]\(1),
      I4 => \s_fracto28_1[27]_i_10_n_0\,
      I5 => \s_fracto28_1[27]_i_11_n_0\,
      O => \s_shl1_reg[2]\
    );
\s_fracto28_1[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => addsub_fract_o(12),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => \^q\(4),
      I3 => \s_fracto28_1_reg[26]\(4),
      I4 => addsub_fract_o(20),
      O => \s_fracto28_1[27]_i_4_n_0\
    );
\s_fracto28_1[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(0),
      I1 => addsub_fract_o(16),
      I2 => \s_fracto28_1_reg[26]\(3),
      I3 => \^q\(8),
      I4 => \s_fracto28_1_reg[26]\(4),
      I5 => addsub_fract_o(24),
      O => \s_fracto28_1[27]_i_5_n_0\
    );
\s_fracto28_1[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => addsub_fract_o(14),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => \^q\(6),
      I3 => \s_fracto28_1_reg[26]\(4),
      I4 => addsub_fract_o(22),
      O => \s_fracto28_1[27]_i_6_n_0\
    );
\s_fracto28_1[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(2),
      I1 => addsub_fract_o(18),
      I2 => \s_fracto28_1_reg[26]\(3),
      I3 => \^q\(10),
      I4 => \s_fracto28_1_reg[26]\(4),
      I5 => addsub_fract_o(26),
      O => \s_fracto28_1[27]_i_7_n_0\
    );
\s_fracto28_1[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => addsub_fract_o(13),
      I1 => \s_fracto28_1_reg[26]\(3),
      I2 => \^q\(5),
      I3 => \s_fracto28_1_reg[26]\(4),
      I4 => addsub_fract_o(21),
      O => \s_fracto28_1[27]_i_8_n_0\
    );
\s_fracto28_1[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(1),
      I1 => addsub_fract_o(17),
      I2 => \s_fracto28_1_reg[26]\(3),
      I3 => \^q\(9),
      I4 => \s_fracto28_1_reg[26]\(4),
      I5 => addsub_fract_o(25),
      O => \s_fracto28_1[27]_i_9_n_0\
    );
\s_shl1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^q\(12),
      I1 => \s_shl1[0]_i_3_n_0\,
      I2 => addsub_fract_o(16),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \s_shl1[0]_i_4_n_0\,
      O => \^fract_o_reg[27]_0\
    );
\s_shl1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \s_shl1[0]_i_5_n_0\,
      I1 => addsub_fract_o(15),
      I2 => addsub_fract_o(12),
      I3 => addsub_fract_o(14),
      I4 => addsub_fract_o(13),
      I5 => \s_shl1[0]_i_6_n_0\,
      O => \s_shl1[0]_i_3_n_0\
    );
\s_shl1[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => addsub_fract_o(17),
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \s_shl1[0]_i_7_n_0\,
      O => \s_shl1[0]_i_4_n_0\
    );
\s_shl1[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(8),
      I2 => \^q\(10),
      I3 => \^q\(9),
      O => \s_shl1[0]_i_5_n_0\
    );
\s_shl1[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => addsub_fract_o(20),
      I1 => addsub_fract_o(23),
      I2 => addsub_fract_o(19),
      I3 => \^q\(0),
      I4 => \s_shl1[0]_i_8_n_0\,
      O => \s_shl1[0]_i_6_n_0\
    );
\s_shl1[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => addsub_fract_o(22),
      I1 => addsub_fract_o(21),
      I2 => \^q\(7),
      I3 => \^q\(4),
      O => \s_shl1[0]_i_7_n_0\
    );
\s_shl1[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => addsub_fract_o(26),
      I1 => addsub_fract_o(25),
      I2 => addsub_fract_o(24),
      I3 => addsub_fract_o(18),
      O => \s_shl1[0]_i_8_n_0\
    );
sign_o_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => D(18),
      I1 => D(19),
      I2 => D(16),
      I3 => D(17),
      O => sign_o_i_10_n_0
    );
sign_o_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => D(22),
      I1 => D(23),
      I2 => D(20),
      I3 => D(21),
      O => sign_o_i_11_n_0
    );
sign_o_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => D(10),
      I1 => D(11),
      I2 => D(8),
      I3 => D(9),
      O => sign_o_i_12_n_0
    );
sign_o_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => D(5),
      I1 => D(4),
      I2 => D(7),
      I3 => D(6),
      I4 => sign_o_i_23_n_0,
      O => sign_o_i_13_n_0
    );
sign_o_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => D(2),
      I1 => D(3),
      I2 => D(0),
      I3 => D(1),
      O => sign_o_i_23_n_0
    );
sign_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => D(25),
      I1 => D(24),
      I2 => D(26),
      I3 => D(27),
      I4 => sign_o_i_10_n_0,
      I5 => sign_o_i_11_n_0,
      O => sign_o_i_11_0
    );
sign_o_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sign_o_i_12_n_0,
      I1 => D(14),
      I2 => D(15),
      I3 => D(12),
      I4 => D(13),
      I5 => sign_o_i_13_n_0,
      O => sign_o_i_13_0
    );
sign_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sign_o_reg_1,
      Q => \^addsub_sign_o\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_0_0_mul_24 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_fractb_i_reg[23]_0\ : out STD_LOGIC;
    \count_reg[1]_0\ : out STD_LOGIC;
    \count_reg[0]_0\ : out STD_LOGIC;
    sign_i : out STD_LOGIC;
    fract_48_i : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \s_fractb_i_reg[23]_1\ : in STD_LOGIC;
    clk_i : in STD_LOGIC;
    \s_fracta_i_reg[23]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \prod2_reg[2][0][23]_0\ : in STD_LOGIC;
    \prod2_reg[2][0][23]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[2]_0\ : in STD_LOGIC;
    s_dvsor_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_sign_i : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \prod2_reg[2][2][17]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \prod2_reg[2][3][11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \prod2_reg[2][0][23]_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_0_0_mul_24 : entity is "mul_24";
end fpu_design_fpu_0_0_mul_24;

architecture STRUCTURE of fpu_design_fpu_0_0_mul_24 is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \^count_reg[0]_0\ : STD_LOGIC;
  signal \^count_reg[1]_0\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 23 downto 6 );
  signal \prod2[0][1][17]_i_1_n_0\ : STD_LOGIC;
  signal \prod2[1][1][17]_i_1_n_0\ : STD_LOGIC;
  signal \prod2[2][1][17]_i_1_n_0\ : STD_LOGIC;
  signal \prod2[3][1][17]_i_1_n_0\ : STD_LOGIC;
  signal \prod2[3][1]_21\ : STD_LOGIC_VECTOR ( 17 downto 6 );
  signal \prod2_reg[0][2]_2\ : STD_LOGIC_VECTOR ( 17 downto 6 );
  signal \prod2_reg[0][3]_6\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \prod2_reg[1][0]_10\ : STD_LOGIC_VECTOR ( 23 downto 12 );
  signal \prod2_reg[1][2]_3\ : STD_LOGIC_VECTOR ( 17 downto 6 );
  signal \prod2_reg[1][3]_7\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \prod2_reg[2][0]_11\ : STD_LOGIC_VECTOR ( 23 downto 12 );
  signal \prod2_reg[2][2]_4\ : STD_LOGIC_VECTOR ( 17 downto 6 );
  signal \prod2_reg[2][3]_8\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \prod2_reg[3][0]_12\ : STD_LOGIC_VECTOR ( 23 downto 12 );
  signal \prod2_reg[3][2]_5\ : STD_LOGIC_VECTOR ( 17 downto 6 );
  signal \prod2_reg[3][3]_9\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \prod2_reg_n_0_[0][0][12]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][0][13]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][0][14]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][0][15]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][0][16]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][0][17]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][0][18]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][0][19]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][0][20]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][0][21]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][0][22]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][0][23]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][1][10]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][1][11]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][1][12]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][1][13]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][1][14]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][1][15]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][1][16]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][1][17]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][1][6]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][1][7]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][1][8]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[0][1][9]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[1][1][10]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[1][1][11]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[1][1][12]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[1][1][13]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[1][1][14]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[1][1][15]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[1][1][16]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[1][1][17]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[1][1][6]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[1][1][7]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[1][1][8]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[1][1][9]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[2][1][10]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[2][1][11]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[2][1][12]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[2][1][13]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[2][1][14]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[2][1][15]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[2][1][16]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[2][1][17]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[2][1][6]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[2][1][7]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[2][1][8]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[2][1][9]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[3][1][10]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[3][1][11]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[3][1][12]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[3][1][13]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[3][1][14]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[3][1][15]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[3][1][16]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[3][1][17]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[3][1][6]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[3][1][7]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[3][1][8]\ : STD_LOGIC;
  signal \prod2_reg_n_0_[3][1][9]\ : STD_LOGIC;
  signal \prod[1][2]_1\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \prod[2][5]_0\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \prod_a_b[0]_16\ : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \prod_a_b[1]_13\ : STD_LOGIC_VECTOR ( 35 downto 12 );
  signal \prod_a_b[2]_14\ : STD_LOGIC_VECTOR ( 35 downto 12 );
  signal \s_fract_48_i[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[15]_i_3_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[15]_i_4_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[15]_i_5_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[15]_i_6_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[15]_i_7_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[15]_i_8_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[19]_i_2_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[19]_i_3_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[19]_i_4_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[19]_i_5_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[19]_i_6_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[19]_i_7_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[19]_i_8_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[19]_i_9_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[23]_i_3_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[23]_i_4_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[23]_i_5_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[23]_i_6_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[23]_i_7_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[23]_i_8_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[23]_i_9_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[27]_i_2_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[27]_i_3_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[27]_i_4_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[27]_i_5_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[27]_i_6_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[27]_i_7_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[27]_i_8_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[27]_i_9_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[31]_i_3_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[31]_i_4_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[31]_i_5_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[31]_i_6_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[31]_i_7_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[31]_i_8_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[31]_i_9_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[35]_i_2_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[35]_i_3_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[35]_i_4_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[35]_i_5_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[35]_i_6_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[35]_i_7_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[35]_i_8_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[35]_i_9_n_0\ : STD_LOGIC;
  signal \s_fract_48_i[39]_i_2_n_0\ : STD_LOGIC;
  signal \s_fract_48_i_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \s_fract_48_i_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \s_fract_48_i_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \s_fract_48_i_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \s_fract_48_i_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \s_fract_48_i_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \s_fract_48_i_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \s_fract_48_i_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \s_fract_48_i_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \s_fract_48_i_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \s_fract_48_i_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \s_fract_48_i_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \s_fract_48_i_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \s_fract_48_i_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \s_fract_48_i_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \s_fract_48_i_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \s_fract_48_i_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \s_fract_48_i_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \s_fract_48_i_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \s_fract_48_i_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \s_fract_48_i_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \s_fract_48_i_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \s_fract_48_i_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \s_fract_48_i_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \s_fract_48_i_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \s_fract_48_i_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \s_fract_48_i_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \s_fract_48_i_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \s_fract_48_i_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \s_fract_48_i_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \s_fract_48_i_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \s_fract_48_i_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \s_fract_48_i_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \s_fract_48_i_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \s_fract_48_i_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \^s_fractb_i_reg[23]_0\ : STD_LOGIC;
  signal s_signb_i : STD_LOGIC;
  signal s_state_i_1_n_0 : STD_LOGIC;
  signal s_state_reg_n_0 : STD_LOGIC;
  signal \sum[0]_20\ : STD_LOGIC;
  signal \sum[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \sum[1][11]_i_10_n_0\ : STD_LOGIC;
  signal \sum[1][11]_i_11_n_0\ : STD_LOGIC;
  signal \sum[1][11]_i_13_n_0\ : STD_LOGIC;
  signal \sum[1][11]_i_14_n_0\ : STD_LOGIC;
  signal \sum[1][11]_i_16_n_0\ : STD_LOGIC;
  signal \sum[1][11]_i_17_n_0\ : STD_LOGIC;
  signal \sum[1][11]_i_18_n_0\ : STD_LOGIC;
  signal \sum[1][11]_i_2_n_0\ : STD_LOGIC;
  signal \sum[1][11]_i_3_n_0\ : STD_LOGIC;
  signal \sum[1][11]_i_4_n_0\ : STD_LOGIC;
  signal \sum[1][11]_i_5_n_0\ : STD_LOGIC;
  signal \sum[1][11]_i_6_n_0\ : STD_LOGIC;
  signal \sum[1][11]_i_7_n_0\ : STD_LOGIC;
  signal \sum[1][11]_i_8_n_0\ : STD_LOGIC;
  signal \sum[1][11]_i_9_n_0\ : STD_LOGIC;
  signal \sum[1][15]_i_11_n_0\ : STD_LOGIC;
  signal \sum[1][15]_i_12_n_0\ : STD_LOGIC;
  signal \sum[1][15]_i_14_n_0\ : STD_LOGIC;
  signal \sum[1][15]_i_15_n_0\ : STD_LOGIC;
  signal \sum[1][15]_i_17_n_0\ : STD_LOGIC;
  signal \sum[1][15]_i_18_n_0\ : STD_LOGIC;
  signal \sum[1][15]_i_19_n_0\ : STD_LOGIC;
  signal \sum[1][15]_i_20_n_0\ : STD_LOGIC;
  signal \sum[1][15]_i_21_n_0\ : STD_LOGIC;
  signal \sum[1][15]_i_22_n_0\ : STD_LOGIC;
  signal \sum[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \sum[1][15]_i_3_n_0\ : STD_LOGIC;
  signal \sum[1][15]_i_4_n_0\ : STD_LOGIC;
  signal \sum[1][15]_i_5_n_0\ : STD_LOGIC;
  signal \sum[1][15]_i_6_n_0\ : STD_LOGIC;
  signal \sum[1][15]_i_7_n_0\ : STD_LOGIC;
  signal \sum[1][15]_i_8_n_0\ : STD_LOGIC;
  signal \sum[1][15]_i_9_n_0\ : STD_LOGIC;
  signal \sum[1][19]_i_10_n_0\ : STD_LOGIC;
  signal \sum[1][19]_i_12_n_0\ : STD_LOGIC;
  signal \sum[1][19]_i_14_n_0\ : STD_LOGIC;
  signal \sum[1][19]_i_15_n_0\ : STD_LOGIC;
  signal \sum[1][19]_i_17_n_0\ : STD_LOGIC;
  signal \sum[1][19]_i_18_n_0\ : STD_LOGIC;
  signal \sum[1][19]_i_20_n_0\ : STD_LOGIC;
  signal \sum[1][19]_i_21_n_0\ : STD_LOGIC;
  signal \sum[1][19]_i_22_n_0\ : STD_LOGIC;
  signal \sum[1][19]_i_2_n_0\ : STD_LOGIC;
  signal \sum[1][19]_i_3_n_0\ : STD_LOGIC;
  signal \sum[1][19]_i_4_n_0\ : STD_LOGIC;
  signal \sum[1][19]_i_5_n_0\ : STD_LOGIC;
  signal \sum[1][19]_i_6_n_0\ : STD_LOGIC;
  signal \sum[1][19]_i_7_n_0\ : STD_LOGIC;
  signal \sum[1][19]_i_8_n_0\ : STD_LOGIC;
  signal \sum[1][19]_i_9_n_0\ : STD_LOGIC;
  signal \sum[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \sum[1][23]_i_3_n_0\ : STD_LOGIC;
  signal \sum[1][23]_i_4_n_0\ : STD_LOGIC;
  signal \sum[1][23]_i_5_n_0\ : STD_LOGIC;
  signal \sum[1][23]_i_6_n_0\ : STD_LOGIC;
  signal \sum[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \sum[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \sum[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \sum[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \sum[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \sum[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \sum[1][8]_i_3_n_0\ : STD_LOGIC;
  signal \sum[1][8]_i_4_n_0\ : STD_LOGIC;
  signal \sum[1][8]_i_5_n_0\ : STD_LOGIC;
  signal \sum[1]_17\ : STD_LOGIC;
  signal \sum[2]_18\ : STD_LOGIC;
  signal \sum[3]_19\ : STD_LOGIC;
  signal \sum_reg[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[1][11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[1][11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[1][11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[1][15]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[1][15]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[1][15]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[1][19]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[1][19]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[1][19]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[1][19]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[1][23]_i_2_n_1\ : STD_LOGIC;
  signal \sum_reg[1][23]_i_2_n_2\ : STD_LOGIC;
  signal \sum_reg[1][23]_i_2_n_3\ : STD_LOGIC;
  signal \sum_reg[3]_15\ : STD_LOGIC_VECTOR ( 23 downto 12 );
  signal \NLW_s_fract_48_i_reg[47]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_reg[1][11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sum_reg[1][23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair9";
  attribute HLUTNM : string;
  attribute HLUTNM of \s_fract_48_i[15]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \s_fract_48_i[15]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \s_fract_48_i[15]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \s_fract_48_i[15]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \s_fract_48_i[15]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \s_fract_48_i[15]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \s_fract_48_i[15]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \s_fract_48_i[19]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \s_fract_48_i[19]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \s_fract_48_i[19]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \s_fract_48_i[19]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \s_fract_48_i[19]_i_6\ : label is "lutpair7";
  attribute HLUTNM of \s_fract_48_i[19]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \s_fract_48_i[19]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \s_fract_48_i[19]_i_9\ : label is "lutpair4";
  attribute HLUTNM of \s_fract_48_i[23]_i_2\ : label is "lutpair10";
  attribute HLUTNM of \s_fract_48_i[23]_i_3\ : label is "lutpair9";
  attribute HLUTNM of \s_fract_48_i[23]_i_4\ : label is "lutpair8";
  attribute HLUTNM of \s_fract_48_i[23]_i_5\ : label is "lutpair7";
  attribute HLUTNM of \s_fract_48_i[23]_i_6\ : label is "lutpair11";
  attribute HLUTNM of \s_fract_48_i[23]_i_7\ : label is "lutpair10";
  attribute HLUTNM of \s_fract_48_i[23]_i_8\ : label is "lutpair9";
  attribute HLUTNM of \s_fract_48_i[23]_i_9\ : label is "lutpair8";
  attribute HLUTNM of \s_fract_48_i[27]_i_2\ : label is "lutpair14";
  attribute HLUTNM of \s_fract_48_i[27]_i_3\ : label is "lutpair13";
  attribute HLUTNM of \s_fract_48_i[27]_i_4\ : label is "lutpair12";
  attribute HLUTNM of \s_fract_48_i[27]_i_5\ : label is "lutpair11";
  attribute HLUTNM of \s_fract_48_i[27]_i_6\ : label is "lutpair15";
  attribute HLUTNM of \s_fract_48_i[27]_i_7\ : label is "lutpair14";
  attribute HLUTNM of \s_fract_48_i[27]_i_8\ : label is "lutpair13";
  attribute HLUTNM of \s_fract_48_i[27]_i_9\ : label is "lutpair12";
  attribute HLUTNM of \s_fract_48_i[31]_i_2\ : label is "lutpair18";
  attribute HLUTNM of \s_fract_48_i[31]_i_3\ : label is "lutpair17";
  attribute HLUTNM of \s_fract_48_i[31]_i_4\ : label is "lutpair16";
  attribute HLUTNM of \s_fract_48_i[31]_i_5\ : label is "lutpair15";
  attribute HLUTNM of \s_fract_48_i[31]_i_6\ : label is "lutpair19";
  attribute HLUTNM of \s_fract_48_i[31]_i_7\ : label is "lutpair18";
  attribute HLUTNM of \s_fract_48_i[31]_i_8\ : label is "lutpair17";
  attribute HLUTNM of \s_fract_48_i[31]_i_9\ : label is "lutpair16";
  attribute HLUTNM of \s_fract_48_i[35]_i_2\ : label is "lutpair22";
  attribute HLUTNM of \s_fract_48_i[35]_i_3\ : label is "lutpair21";
  attribute HLUTNM of \s_fract_48_i[35]_i_4\ : label is "lutpair20";
  attribute HLUTNM of \s_fract_48_i[35]_i_5\ : label is "lutpair19";
  attribute HLUTNM of \s_fract_48_i[35]_i_7\ : label is "lutpair22";
  attribute HLUTNM of \s_fract_48_i[35]_i_8\ : label is "lutpair21";
  attribute HLUTNM of \s_fract_48_i[35]_i_9\ : label is "lutpair20";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \s_fract_48_i_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_fract_48_i_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_fract_48_i_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_fract_48_i_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_fract_48_i_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_fract_48_i_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_fract_48_i_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_fract_48_i_reg[43]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_fract_48_i_reg[47]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of s_state_i_1 : label is "soft_lutpair9";
  attribute ADDER_THRESHOLD of \sum_reg[1][11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_reg[1][15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_reg[1][19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_reg[1][23]_i_2\ : label is 35;
begin
  A(0) <= \^a\(0);
  \count_reg[0]_0\ <= \^count_reg[0]_0\;
  \count_reg[1]_0\ <= \^count_reg[1]_0\;
  \s_fractb_i_reg[23]_0\ <= \^s_fractb_i_reg[23]_0\;
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000023CC"
    )
        port map (
      I0 => \^count_reg[1]_0\,
      I1 => \^count_reg[0]_0\,
      I2 => \count_reg_n_0_[2]\,
      I3 => s_state_reg_n_0,
      I4 => \count_reg[2]_0\,
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \^count_reg[1]_0\,
      I1 => \^count_reg[0]_0\,
      I2 => s_state_reg_n_0,
      I3 => \count_reg[2]_0\,
      O => \count[1]_i_1_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000068F0"
    )
        port map (
      I0 => \^count_reg[1]_0\,
      I1 => \^count_reg[0]_0\,
      I2 => \count_reg_n_0_[2]\,
      I3 => s_state_reg_n_0,
      I4 => \count_reg[2]_0\,
      O => \count[2]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => \^count_reg[0]_0\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => \^count_reg[1]_0\,
      R => '0'
    );
\count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \count[2]_i_1_n_0\,
      Q => \count_reg_n_0_[2]\,
      R => '0'
    );
\prod2[0][0][23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^a\(0),
      I1 => \prod2_reg[2][0][23]_0\,
      I2 => \prod2_reg[2][0][23]_1\(0),
      I3 => \^s_fractb_i_reg[23]_0\,
      O => S(0)
    );
\prod2[0][1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^count_reg[1]_0\,
      I1 => \^count_reg[0]_0\,
      I2 => \count_reg_n_0_[2]\,
      O => \prod2[0][1][17]_i_1_n_0\
    );
\prod2[0][1][17]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data0(0),
      I1 => \prod[1][2]_1\(5),
      I2 => \^count_reg[1]_0\,
      O => \^a\(0)
    );
\prod2[0][2][17]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \prod[2][5]_0\(5),
      I1 => \^count_reg[0]_0\,
      I2 => s_dvsor_i(0),
      O => \^s_fractb_i_reg[23]_0\
    );
\prod2[1][1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^count_reg[1]_0\,
      I1 => \^count_reg[0]_0\,
      I2 => \count_reg_n_0_[2]\,
      O => \prod2[1][1][17]_i_1_n_0\
    );
\prod2[2][1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^count_reg[1]_0\,
      I1 => \^count_reg[0]_0\,
      I2 => \count_reg_n_0_[2]\,
      O => \prod2[2][1][17]_i_1_n_0\
    );
\prod2[3][1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^count_reg[0]_0\,
      I1 => \^count_reg[1]_0\,
      I2 => \count_reg_n_0_[2]\,
      O => \prod2[3][1][17]_i_1_n_0\
    );
\prod2_reg[0][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(0),
      Q => \prod2_reg_n_0_[0][0][12]\,
      R => '0'
    );
\prod2_reg[0][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(1),
      Q => \prod2_reg_n_0_[0][0][13]\,
      R => '0'
    );
\prod2_reg[0][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(2),
      Q => \prod2_reg_n_0_[0][0][14]\,
      R => '0'
    );
\prod2_reg[0][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(3),
      Q => \prod2_reg_n_0_[0][0][15]\,
      R => '0'
    );
\prod2_reg[0][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(4),
      Q => \prod2_reg_n_0_[0][0][16]\,
      R => '0'
    );
\prod2_reg[0][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(5),
      Q => \prod2_reg_n_0_[0][0][17]\,
      R => '0'
    );
\prod2_reg[0][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(6),
      Q => \prod2_reg_n_0_[0][0][18]\,
      R => '0'
    );
\prod2_reg[0][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(7),
      Q => \prod2_reg_n_0_[0][0][19]\,
      R => '0'
    );
\prod2_reg[0][0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(8),
      Q => \prod2_reg_n_0_[0][0][20]\,
      R => '0'
    );
\prod2_reg[0][0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(9),
      Q => \prod2_reg_n_0_[0][0][21]\,
      R => '0'
    );
\prod2_reg[0][0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(10),
      Q => \prod2_reg_n_0_[0][0][22]\,
      R => '0'
    );
\prod2_reg[0][0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(11),
      Q => \prod2_reg_n_0_[0][0][23]\,
      R => '0'
    );
\prod2_reg[0][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => D(4),
      Q => \prod2_reg_n_0_[0][1][10]\,
      R => '0'
    );
\prod2_reg[0][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => D(5),
      Q => \prod2_reg_n_0_[0][1][11]\,
      R => '0'
    );
\prod2_reg[0][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => D(6),
      Q => \prod2_reg_n_0_[0][1][12]\,
      R => '0'
    );
\prod2_reg[0][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => D(7),
      Q => \prod2_reg_n_0_[0][1][13]\,
      R => '0'
    );
\prod2_reg[0][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => D(8),
      Q => \prod2_reg_n_0_[0][1][14]\,
      R => '0'
    );
\prod2_reg[0][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => D(9),
      Q => \prod2_reg_n_0_[0][1][15]\,
      R => '0'
    );
\prod2_reg[0][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => D(10),
      Q => \prod2_reg_n_0_[0][1][16]\,
      R => '0'
    );
\prod2_reg[0][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => D(11),
      Q => \prod2_reg_n_0_[0][1][17]\,
      R => '0'
    );
\prod2_reg[0][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => D(0),
      Q => \prod2_reg_n_0_[0][1][6]\,
      R => '0'
    );
\prod2_reg[0][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => D(1),
      Q => \prod2_reg_n_0_[0][1][7]\,
      R => '0'
    );
\prod2_reg[0][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => D(2),
      Q => \prod2_reg_n_0_[0][1][8]\,
      R => '0'
    );
\prod2_reg[0][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => D(3),
      Q => \prod2_reg_n_0_[0][1][9]\,
      R => '0'
    );
\prod2_reg[0][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(4),
      Q => \prod2_reg[0][2]_2\(10),
      R => '0'
    );
\prod2_reg[0][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(5),
      Q => \prod2_reg[0][2]_2\(11),
      R => '0'
    );
\prod2_reg[0][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(6),
      Q => \prod2_reg[0][2]_2\(12),
      R => '0'
    );
\prod2_reg[0][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(7),
      Q => \prod2_reg[0][2]_2\(13),
      R => '0'
    );
\prod2_reg[0][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(8),
      Q => \prod2_reg[0][2]_2\(14),
      R => '0'
    );
\prod2_reg[0][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(9),
      Q => \prod2_reg[0][2]_2\(15),
      R => '0'
    );
\prod2_reg[0][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(10),
      Q => \prod2_reg[0][2]_2\(16),
      R => '0'
    );
\prod2_reg[0][2][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(11),
      Q => \prod2_reg[0][2]_2\(17),
      R => '0'
    );
\prod2_reg[0][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(0),
      Q => \prod2_reg[0][2]_2\(6),
      R => '0'
    );
\prod2_reg[0][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(1),
      Q => \prod2_reg[0][2]_2\(7),
      R => '0'
    );
\prod2_reg[0][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(2),
      Q => \prod2_reg[0][2]_2\(8),
      R => '0'
    );
\prod2_reg[0][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(3),
      Q => \prod2_reg[0][2]_2\(9),
      R => '0'
    );
\prod2_reg[0][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(0),
      Q => \prod2_reg[0][3]_6\(0),
      R => '0'
    );
\prod2_reg[0][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(10),
      Q => \prod2_reg[0][3]_6\(10),
      R => '0'
    );
\prod2_reg[0][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(11),
      Q => \prod2_reg[0][3]_6\(11),
      R => '0'
    );
\prod2_reg[0][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(1),
      Q => \prod2_reg[0][3]_6\(1),
      R => '0'
    );
\prod2_reg[0][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(2),
      Q => \prod2_reg[0][3]_6\(2),
      R => '0'
    );
\prod2_reg[0][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(3),
      Q => \prod2_reg[0][3]_6\(3),
      R => '0'
    );
\prod2_reg[0][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(4),
      Q => \prod2_reg[0][3]_6\(4),
      R => '0'
    );
\prod2_reg[0][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(5),
      Q => \prod2_reg[0][3]_6\(5),
      R => '0'
    );
\prod2_reg[0][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(6),
      Q => \prod2_reg[0][3]_6\(6),
      R => '0'
    );
\prod2_reg[0][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(7),
      Q => \prod2_reg[0][3]_6\(7),
      R => '0'
    );
\prod2_reg[0][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(8),
      Q => \prod2_reg[0][3]_6\(8),
      R => '0'
    );
\prod2_reg[0][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[0][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(9),
      Q => \prod2_reg[0][3]_6\(9),
      R => '0'
    );
\prod2_reg[1][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(0),
      Q => \prod2_reg[1][0]_10\(12),
      R => '0'
    );
\prod2_reg[1][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(1),
      Q => \prod2_reg[1][0]_10\(13),
      R => '0'
    );
\prod2_reg[1][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(2),
      Q => \prod2_reg[1][0]_10\(14),
      R => '0'
    );
\prod2_reg[1][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(3),
      Q => \prod2_reg[1][0]_10\(15),
      R => '0'
    );
\prod2_reg[1][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(4),
      Q => \prod2_reg[1][0]_10\(16),
      R => '0'
    );
\prod2_reg[1][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(5),
      Q => \prod2_reg[1][0]_10\(17),
      R => '0'
    );
\prod2_reg[1][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(6),
      Q => \prod2_reg[1][0]_10\(18),
      R => '0'
    );
\prod2_reg[1][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(7),
      Q => \prod2_reg[1][0]_10\(19),
      R => '0'
    );
\prod2_reg[1][0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(8),
      Q => \prod2_reg[1][0]_10\(20),
      R => '0'
    );
\prod2_reg[1][0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(9),
      Q => \prod2_reg[1][0]_10\(21),
      R => '0'
    );
\prod2_reg[1][0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(10),
      Q => \prod2_reg[1][0]_10\(22),
      R => '0'
    );
\prod2_reg[1][0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(11),
      Q => \prod2_reg[1][0]_10\(23),
      R => '0'
    );
\prod2_reg[1][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => D(4),
      Q => \prod2_reg_n_0_[1][1][10]\,
      R => '0'
    );
\prod2_reg[1][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => D(5),
      Q => \prod2_reg_n_0_[1][1][11]\,
      R => '0'
    );
\prod2_reg[1][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => D(6),
      Q => \prod2_reg_n_0_[1][1][12]\,
      R => '0'
    );
\prod2_reg[1][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => D(7),
      Q => \prod2_reg_n_0_[1][1][13]\,
      R => '0'
    );
\prod2_reg[1][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => D(8),
      Q => \prod2_reg_n_0_[1][1][14]\,
      R => '0'
    );
\prod2_reg[1][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => D(9),
      Q => \prod2_reg_n_0_[1][1][15]\,
      R => '0'
    );
\prod2_reg[1][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => D(10),
      Q => \prod2_reg_n_0_[1][1][16]\,
      R => '0'
    );
\prod2_reg[1][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => D(11),
      Q => \prod2_reg_n_0_[1][1][17]\,
      R => '0'
    );
\prod2_reg[1][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => D(0),
      Q => \prod2_reg_n_0_[1][1][6]\,
      R => '0'
    );
\prod2_reg[1][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => D(1),
      Q => \prod2_reg_n_0_[1][1][7]\,
      R => '0'
    );
\prod2_reg[1][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => D(2),
      Q => \prod2_reg_n_0_[1][1][8]\,
      R => '0'
    );
\prod2_reg[1][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => D(3),
      Q => \prod2_reg_n_0_[1][1][9]\,
      R => '0'
    );
\prod2_reg[1][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(4),
      Q => \prod2_reg[1][2]_3\(10),
      R => '0'
    );
\prod2_reg[1][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(5),
      Q => \prod2_reg[1][2]_3\(11),
      R => '0'
    );
\prod2_reg[1][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(6),
      Q => \prod2_reg[1][2]_3\(12),
      R => '0'
    );
\prod2_reg[1][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(7),
      Q => \prod2_reg[1][2]_3\(13),
      R => '0'
    );
\prod2_reg[1][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(8),
      Q => \prod2_reg[1][2]_3\(14),
      R => '0'
    );
\prod2_reg[1][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(9),
      Q => \prod2_reg[1][2]_3\(15),
      R => '0'
    );
\prod2_reg[1][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(10),
      Q => \prod2_reg[1][2]_3\(16),
      R => '0'
    );
\prod2_reg[1][2][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(11),
      Q => \prod2_reg[1][2]_3\(17),
      R => '0'
    );
\prod2_reg[1][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(0),
      Q => \prod2_reg[1][2]_3\(6),
      R => '0'
    );
\prod2_reg[1][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(1),
      Q => \prod2_reg[1][2]_3\(7),
      R => '0'
    );
\prod2_reg[1][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(2),
      Q => \prod2_reg[1][2]_3\(8),
      R => '0'
    );
\prod2_reg[1][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(3),
      Q => \prod2_reg[1][2]_3\(9),
      R => '0'
    );
\prod2_reg[1][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(0),
      Q => \prod2_reg[1][3]_7\(0),
      R => '0'
    );
\prod2_reg[1][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(10),
      Q => \prod2_reg[1][3]_7\(10),
      R => '0'
    );
\prod2_reg[1][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(11),
      Q => \prod2_reg[1][3]_7\(11),
      R => '0'
    );
\prod2_reg[1][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(1),
      Q => \prod2_reg[1][3]_7\(1),
      R => '0'
    );
\prod2_reg[1][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(2),
      Q => \prod2_reg[1][3]_7\(2),
      R => '0'
    );
\prod2_reg[1][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(3),
      Q => \prod2_reg[1][3]_7\(3),
      R => '0'
    );
\prod2_reg[1][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(4),
      Q => \prod2_reg[1][3]_7\(4),
      R => '0'
    );
\prod2_reg[1][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(5),
      Q => \prod2_reg[1][3]_7\(5),
      R => '0'
    );
\prod2_reg[1][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(6),
      Q => \prod2_reg[1][3]_7\(6),
      R => '0'
    );
\prod2_reg[1][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(7),
      Q => \prod2_reg[1][3]_7\(7),
      R => '0'
    );
\prod2_reg[1][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(8),
      Q => \prod2_reg[1][3]_7\(8),
      R => '0'
    );
\prod2_reg[1][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[1][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(9),
      Q => \prod2_reg[1][3]_7\(9),
      R => '0'
    );
\prod2_reg[2][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(0),
      Q => \prod2_reg[2][0]_11\(12),
      R => '0'
    );
\prod2_reg[2][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(1),
      Q => \prod2_reg[2][0]_11\(13),
      R => '0'
    );
\prod2_reg[2][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(2),
      Q => \prod2_reg[2][0]_11\(14),
      R => '0'
    );
\prod2_reg[2][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(3),
      Q => \prod2_reg[2][0]_11\(15),
      R => '0'
    );
\prod2_reg[2][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(4),
      Q => \prod2_reg[2][0]_11\(16),
      R => '0'
    );
\prod2_reg[2][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(5),
      Q => \prod2_reg[2][0]_11\(17),
      R => '0'
    );
\prod2_reg[2][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(6),
      Q => \prod2_reg[2][0]_11\(18),
      R => '0'
    );
\prod2_reg[2][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(7),
      Q => \prod2_reg[2][0]_11\(19),
      R => '0'
    );
\prod2_reg[2][0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(8),
      Q => \prod2_reg[2][0]_11\(20),
      R => '0'
    );
\prod2_reg[2][0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(9),
      Q => \prod2_reg[2][0]_11\(21),
      R => '0'
    );
\prod2_reg[2][0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(10),
      Q => \prod2_reg[2][0]_11\(22),
      R => '0'
    );
\prod2_reg[2][0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(11),
      Q => \prod2_reg[2][0]_11\(23),
      R => '0'
    );
\prod2_reg[2][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => D(4),
      Q => \prod2_reg_n_0_[2][1][10]\,
      R => '0'
    );
\prod2_reg[2][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => D(5),
      Q => \prod2_reg_n_0_[2][1][11]\,
      R => '0'
    );
\prod2_reg[2][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => D(6),
      Q => \prod2_reg_n_0_[2][1][12]\,
      R => '0'
    );
\prod2_reg[2][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => D(7),
      Q => \prod2_reg_n_0_[2][1][13]\,
      R => '0'
    );
\prod2_reg[2][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => D(8),
      Q => \prod2_reg_n_0_[2][1][14]\,
      R => '0'
    );
\prod2_reg[2][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => D(9),
      Q => \prod2_reg_n_0_[2][1][15]\,
      R => '0'
    );
\prod2_reg[2][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => D(10),
      Q => \prod2_reg_n_0_[2][1][16]\,
      R => '0'
    );
\prod2_reg[2][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => D(11),
      Q => \prod2_reg_n_0_[2][1][17]\,
      R => '0'
    );
\prod2_reg[2][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => D(0),
      Q => \prod2_reg_n_0_[2][1][6]\,
      R => '0'
    );
\prod2_reg[2][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => D(1),
      Q => \prod2_reg_n_0_[2][1][7]\,
      R => '0'
    );
\prod2_reg[2][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => D(2),
      Q => \prod2_reg_n_0_[2][1][8]\,
      R => '0'
    );
\prod2_reg[2][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => D(3),
      Q => \prod2_reg_n_0_[2][1][9]\,
      R => '0'
    );
\prod2_reg[2][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(4),
      Q => \prod2_reg[2][2]_4\(10),
      R => '0'
    );
\prod2_reg[2][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(5),
      Q => \prod2_reg[2][2]_4\(11),
      R => '0'
    );
\prod2_reg[2][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(6),
      Q => \prod2_reg[2][2]_4\(12),
      R => '0'
    );
\prod2_reg[2][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(7),
      Q => \prod2_reg[2][2]_4\(13),
      R => '0'
    );
\prod2_reg[2][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(8),
      Q => \prod2_reg[2][2]_4\(14),
      R => '0'
    );
\prod2_reg[2][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(9),
      Q => \prod2_reg[2][2]_4\(15),
      R => '0'
    );
\prod2_reg[2][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(10),
      Q => \prod2_reg[2][2]_4\(16),
      R => '0'
    );
\prod2_reg[2][2][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(11),
      Q => \prod2_reg[2][2]_4\(17),
      R => '0'
    );
\prod2_reg[2][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(0),
      Q => \prod2_reg[2][2]_4\(6),
      R => '0'
    );
\prod2_reg[2][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(1),
      Q => \prod2_reg[2][2]_4\(7),
      R => '0'
    );
\prod2_reg[2][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(2),
      Q => \prod2_reg[2][2]_4\(8),
      R => '0'
    );
\prod2_reg[2][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(3),
      Q => \prod2_reg[2][2]_4\(9),
      R => '0'
    );
\prod2_reg[2][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(0),
      Q => \prod2_reg[2][3]_8\(0),
      R => '0'
    );
\prod2_reg[2][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(10),
      Q => \prod2_reg[2][3]_8\(10),
      R => '0'
    );
\prod2_reg[2][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(11),
      Q => \prod2_reg[2][3]_8\(11),
      R => '0'
    );
\prod2_reg[2][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(1),
      Q => \prod2_reg[2][3]_8\(1),
      R => '0'
    );
\prod2_reg[2][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(2),
      Q => \prod2_reg[2][3]_8\(2),
      R => '0'
    );
\prod2_reg[2][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(3),
      Q => \prod2_reg[2][3]_8\(3),
      R => '0'
    );
\prod2_reg[2][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(4),
      Q => \prod2_reg[2][3]_8\(4),
      R => '0'
    );
\prod2_reg[2][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(5),
      Q => \prod2_reg[2][3]_8\(5),
      R => '0'
    );
\prod2_reg[2][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(6),
      Q => \prod2_reg[2][3]_8\(6),
      R => '0'
    );
\prod2_reg[2][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(7),
      Q => \prod2_reg[2][3]_8\(7),
      R => '0'
    );
\prod2_reg[2][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(8),
      Q => \prod2_reg[2][3]_8\(8),
      R => '0'
    );
\prod2_reg[2][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[2][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(9),
      Q => \prod2_reg[2][3]_8\(9),
      R => '0'
    );
\prod2_reg[3][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(0),
      Q => \prod2_reg[3][0]_12\(12),
      R => '0'
    );
\prod2_reg[3][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(1),
      Q => \prod2_reg[3][0]_12\(13),
      R => '0'
    );
\prod2_reg[3][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(2),
      Q => \prod2_reg[3][0]_12\(14),
      R => '0'
    );
\prod2_reg[3][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(3),
      Q => \prod2_reg[3][0]_12\(15),
      R => '0'
    );
\prod2_reg[3][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(4),
      Q => \prod2_reg[3][0]_12\(16),
      R => '0'
    );
\prod2_reg[3][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(5),
      Q => \prod2_reg[3][0]_12\(17),
      R => '0'
    );
\prod2_reg[3][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(6),
      Q => \prod2_reg[3][0]_12\(18),
      R => '0'
    );
\prod2_reg[3][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(7),
      Q => \prod2_reg[3][0]_12\(19),
      R => '0'
    );
\prod2_reg[3][0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(8),
      Q => \prod2_reg[3][0]_12\(20),
      R => '0'
    );
\prod2_reg[3][0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(9),
      Q => \prod2_reg[3][0]_12\(21),
      R => '0'
    );
\prod2_reg[3][0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(10),
      Q => \prod2_reg[3][0]_12\(22),
      R => '0'
    );
\prod2_reg[3][0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][0][23]_2\(11),
      Q => \prod2_reg[3][0]_12\(23),
      R => '0'
    );
\prod2_reg[3][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => D(4),
      Q => \prod2_reg_n_0_[3][1][10]\,
      R => '0'
    );
\prod2_reg[3][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => D(5),
      Q => \prod2_reg_n_0_[3][1][11]\,
      R => '0'
    );
\prod2_reg[3][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => D(6),
      Q => \prod2_reg_n_0_[3][1][12]\,
      R => '0'
    );
\prod2_reg[3][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => D(7),
      Q => \prod2_reg_n_0_[3][1][13]\,
      R => '0'
    );
\prod2_reg[3][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => D(8),
      Q => \prod2_reg_n_0_[3][1][14]\,
      R => '0'
    );
\prod2_reg[3][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => D(9),
      Q => \prod2_reg_n_0_[3][1][15]\,
      R => '0'
    );
\prod2_reg[3][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => D(10),
      Q => \prod2_reg_n_0_[3][1][16]\,
      R => '0'
    );
\prod2_reg[3][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => D(11),
      Q => \prod2_reg_n_0_[3][1][17]\,
      R => '0'
    );
\prod2_reg[3][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => D(0),
      Q => \prod2_reg_n_0_[3][1][6]\,
      R => '0'
    );
\prod2_reg[3][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => D(1),
      Q => \prod2_reg_n_0_[3][1][7]\,
      R => '0'
    );
\prod2_reg[3][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => D(2),
      Q => \prod2_reg_n_0_[3][1][8]\,
      R => '0'
    );
\prod2_reg[3][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => D(3),
      Q => \prod2_reg_n_0_[3][1][9]\,
      R => '0'
    );
\prod2_reg[3][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(4),
      Q => \prod2_reg[3][2]_5\(10),
      R => '0'
    );
\prod2_reg[3][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(5),
      Q => \prod2_reg[3][2]_5\(11),
      R => '0'
    );
\prod2_reg[3][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(6),
      Q => \prod2_reg[3][2]_5\(12),
      R => '0'
    );
\prod2_reg[3][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(7),
      Q => \prod2_reg[3][2]_5\(13),
      R => '0'
    );
\prod2_reg[3][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(8),
      Q => \prod2_reg[3][2]_5\(14),
      R => '0'
    );
\prod2_reg[3][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(9),
      Q => \prod2_reg[3][2]_5\(15),
      R => '0'
    );
\prod2_reg[3][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(10),
      Q => \prod2_reg[3][2]_5\(16),
      R => '0'
    );
\prod2_reg[3][2][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(11),
      Q => \prod2_reg[3][2]_5\(17),
      R => '0'
    );
\prod2_reg[3][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(0),
      Q => \prod2_reg[3][2]_5\(6),
      R => '0'
    );
\prod2_reg[3][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(1),
      Q => \prod2_reg[3][2]_5\(7),
      R => '0'
    );
\prod2_reg[3][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(2),
      Q => \prod2_reg[3][2]_5\(8),
      R => '0'
    );
\prod2_reg[3][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][2][17]_0\(3),
      Q => \prod2_reg[3][2]_5\(9),
      R => '0'
    );
\prod2_reg[3][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(0),
      Q => \prod2_reg[3][3]_9\(0),
      R => '0'
    );
\prod2_reg[3][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(10),
      Q => \prod2_reg[3][3]_9\(10),
      R => '0'
    );
\prod2_reg[3][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(11),
      Q => \prod2_reg[3][3]_9\(11),
      R => '0'
    );
\prod2_reg[3][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(1),
      Q => \prod2_reg[3][3]_9\(1),
      R => '0'
    );
\prod2_reg[3][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(2),
      Q => \prod2_reg[3][3]_9\(2),
      R => '0'
    );
\prod2_reg[3][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(3),
      Q => \prod2_reg[3][3]_9\(3),
      R => '0'
    );
\prod2_reg[3][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(4),
      Q => \prod2_reg[3][3]_9\(4),
      R => '0'
    );
\prod2_reg[3][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(5),
      Q => \prod2_reg[3][3]_9\(5),
      R => '0'
    );
\prod2_reg[3][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(6),
      Q => \prod2_reg[3][3]_9\(6),
      R => '0'
    );
\prod2_reg[3][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(7),
      Q => \prod2_reg[3][3]_9\(7),
      R => '0'
    );
\prod2_reg[3][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(8),
      Q => \prod2_reg[3][3]_9\(8),
      R => '0'
    );
\prod2_reg[3][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \prod2[3][1][17]_i_1_n_0\,
      D => \prod2_reg[2][3][11]_0\(9),
      Q => \prod2_reg[3][3]_9\(9),
      R => '0'
    );
\s_fract_48_i[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(14),
      I1 => \prod_a_b[2]_14\(14),
      I2 => \sum_reg[3]_15\(14),
      O => \s_fract_48_i[15]_i_2_n_0\
    );
\s_fract_48_i[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(13),
      I1 => \prod_a_b[2]_14\(13),
      I2 => \sum_reg[3]_15\(13),
      O => \s_fract_48_i[15]_i_3_n_0\
    );
\s_fract_48_i[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(12),
      I1 => \prod_a_b[2]_14\(12),
      I2 => \sum_reg[3]_15\(12),
      O => \s_fract_48_i[15]_i_4_n_0\
    );
\s_fract_48_i[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(15),
      I1 => \prod_a_b[2]_14\(15),
      I2 => \sum_reg[3]_15\(15),
      I3 => \s_fract_48_i[15]_i_2_n_0\,
      O => \s_fract_48_i[15]_i_5_n_0\
    );
\s_fract_48_i[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(14),
      I1 => \prod_a_b[2]_14\(14),
      I2 => \sum_reg[3]_15\(14),
      I3 => \s_fract_48_i[15]_i_3_n_0\,
      O => \s_fract_48_i[15]_i_6_n_0\
    );
\s_fract_48_i[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(13),
      I1 => \prod_a_b[2]_14\(13),
      I2 => \sum_reg[3]_15\(13),
      I3 => \s_fract_48_i[15]_i_4_n_0\,
      O => \s_fract_48_i[15]_i_7_n_0\
    );
\s_fract_48_i[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \prod_a_b[1]_13\(12),
      I1 => \prod_a_b[2]_14\(12),
      I2 => \sum_reg[3]_15\(12),
      O => \s_fract_48_i[15]_i_8_n_0\
    );
\s_fract_48_i[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(18),
      I1 => \prod_a_b[2]_14\(18),
      I2 => \sum_reg[3]_15\(18),
      O => \s_fract_48_i[19]_i_2_n_0\
    );
\s_fract_48_i[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(17),
      I1 => \prod_a_b[2]_14\(17),
      I2 => \sum_reg[3]_15\(17),
      O => \s_fract_48_i[19]_i_3_n_0\
    );
\s_fract_48_i[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(16),
      I1 => \prod_a_b[2]_14\(16),
      I2 => \sum_reg[3]_15\(16),
      O => \s_fract_48_i[19]_i_4_n_0\
    );
\s_fract_48_i[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(15),
      I1 => \prod_a_b[2]_14\(15),
      I2 => \sum_reg[3]_15\(15),
      O => \s_fract_48_i[19]_i_5_n_0\
    );
\s_fract_48_i[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(19),
      I1 => \prod_a_b[2]_14\(19),
      I2 => \sum_reg[3]_15\(19),
      I3 => \s_fract_48_i[19]_i_2_n_0\,
      O => \s_fract_48_i[19]_i_6_n_0\
    );
\s_fract_48_i[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(18),
      I1 => \prod_a_b[2]_14\(18),
      I2 => \sum_reg[3]_15\(18),
      I3 => \s_fract_48_i[19]_i_3_n_0\,
      O => \s_fract_48_i[19]_i_7_n_0\
    );
\s_fract_48_i[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(17),
      I1 => \prod_a_b[2]_14\(17),
      I2 => \sum_reg[3]_15\(17),
      I3 => \s_fract_48_i[19]_i_4_n_0\,
      O => \s_fract_48_i[19]_i_8_n_0\
    );
\s_fract_48_i[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(16),
      I1 => \prod_a_b[2]_14\(16),
      I2 => \sum_reg[3]_15\(16),
      I3 => \s_fract_48_i[19]_i_5_n_0\,
      O => \s_fract_48_i[19]_i_9_n_0\
    );
\s_fract_48_i[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(22),
      I1 => \prod_a_b[2]_14\(22),
      I2 => \sum_reg[3]_15\(22),
      O => \s_fract_48_i[23]_i_2_n_0\
    );
\s_fract_48_i[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(21),
      I1 => \prod_a_b[2]_14\(21),
      I2 => \sum_reg[3]_15\(21),
      O => \s_fract_48_i[23]_i_3_n_0\
    );
\s_fract_48_i[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(20),
      I1 => \prod_a_b[2]_14\(20),
      I2 => \sum_reg[3]_15\(20),
      O => \s_fract_48_i[23]_i_4_n_0\
    );
\s_fract_48_i[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(19),
      I1 => \prod_a_b[2]_14\(19),
      I2 => \sum_reg[3]_15\(19),
      O => \s_fract_48_i[23]_i_5_n_0\
    );
\s_fract_48_i[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(23),
      I1 => \prod_a_b[2]_14\(23),
      I2 => \sum_reg[3]_15\(23),
      I3 => \s_fract_48_i[23]_i_2_n_0\,
      O => \s_fract_48_i[23]_i_6_n_0\
    );
\s_fract_48_i[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(22),
      I1 => \prod_a_b[2]_14\(22),
      I2 => \sum_reg[3]_15\(22),
      I3 => \s_fract_48_i[23]_i_3_n_0\,
      O => \s_fract_48_i[23]_i_7_n_0\
    );
\s_fract_48_i[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(21),
      I1 => \prod_a_b[2]_14\(21),
      I2 => \sum_reg[3]_15\(21),
      I3 => \s_fract_48_i[23]_i_4_n_0\,
      O => \s_fract_48_i[23]_i_8_n_0\
    );
\s_fract_48_i[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(20),
      I1 => \prod_a_b[2]_14\(20),
      I2 => \sum_reg[3]_15\(20),
      I3 => \s_fract_48_i[23]_i_5_n_0\,
      O => \s_fract_48_i[23]_i_9_n_0\
    );
\s_fract_48_i[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(26),
      I1 => \prod_a_b[2]_14\(26),
      I2 => \prod_a_b[0]_16\(26),
      O => \s_fract_48_i[27]_i_2_n_0\
    );
\s_fract_48_i[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(25),
      I1 => \prod_a_b[2]_14\(25),
      I2 => \prod_a_b[0]_16\(25),
      O => \s_fract_48_i[27]_i_3_n_0\
    );
\s_fract_48_i[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(24),
      I1 => \prod_a_b[2]_14\(24),
      I2 => \prod_a_b[0]_16\(24),
      O => \s_fract_48_i[27]_i_4_n_0\
    );
\s_fract_48_i[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(23),
      I1 => \prod_a_b[2]_14\(23),
      I2 => \sum_reg[3]_15\(23),
      O => \s_fract_48_i[27]_i_5_n_0\
    );
\s_fract_48_i[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(27),
      I1 => \prod_a_b[2]_14\(27),
      I2 => \prod_a_b[0]_16\(27),
      I3 => \s_fract_48_i[27]_i_2_n_0\,
      O => \s_fract_48_i[27]_i_6_n_0\
    );
\s_fract_48_i[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(26),
      I1 => \prod_a_b[2]_14\(26),
      I2 => \prod_a_b[0]_16\(26),
      I3 => \s_fract_48_i[27]_i_3_n_0\,
      O => \s_fract_48_i[27]_i_7_n_0\
    );
\s_fract_48_i[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(25),
      I1 => \prod_a_b[2]_14\(25),
      I2 => \prod_a_b[0]_16\(25),
      I3 => \s_fract_48_i[27]_i_4_n_0\,
      O => \s_fract_48_i[27]_i_8_n_0\
    );
\s_fract_48_i[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(24),
      I1 => \prod_a_b[2]_14\(24),
      I2 => \prod_a_b[0]_16\(24),
      I3 => \s_fract_48_i[27]_i_5_n_0\,
      O => \s_fract_48_i[27]_i_9_n_0\
    );
\s_fract_48_i[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(30),
      I1 => \prod_a_b[2]_14\(30),
      I2 => \prod_a_b[0]_16\(30),
      O => \s_fract_48_i[31]_i_2_n_0\
    );
\s_fract_48_i[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(29),
      I1 => \prod_a_b[2]_14\(29),
      I2 => \prod_a_b[0]_16\(29),
      O => \s_fract_48_i[31]_i_3_n_0\
    );
\s_fract_48_i[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(28),
      I1 => \prod_a_b[2]_14\(28),
      I2 => \prod_a_b[0]_16\(28),
      O => \s_fract_48_i[31]_i_4_n_0\
    );
\s_fract_48_i[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(27),
      I1 => \prod_a_b[2]_14\(27),
      I2 => \prod_a_b[0]_16\(27),
      O => \s_fract_48_i[31]_i_5_n_0\
    );
\s_fract_48_i[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(31),
      I1 => \prod_a_b[2]_14\(31),
      I2 => \prod_a_b[0]_16\(31),
      I3 => \s_fract_48_i[31]_i_2_n_0\,
      O => \s_fract_48_i[31]_i_6_n_0\
    );
\s_fract_48_i[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(30),
      I1 => \prod_a_b[2]_14\(30),
      I2 => \prod_a_b[0]_16\(30),
      I3 => \s_fract_48_i[31]_i_3_n_0\,
      O => \s_fract_48_i[31]_i_7_n_0\
    );
\s_fract_48_i[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(29),
      I1 => \prod_a_b[2]_14\(29),
      I2 => \prod_a_b[0]_16\(29),
      I3 => \s_fract_48_i[31]_i_4_n_0\,
      O => \s_fract_48_i[31]_i_8_n_0\
    );
\s_fract_48_i[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(28),
      I1 => \prod_a_b[2]_14\(28),
      I2 => \prod_a_b[0]_16\(28),
      I3 => \s_fract_48_i[31]_i_5_n_0\,
      O => \s_fract_48_i[31]_i_9_n_0\
    );
\s_fract_48_i[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(34),
      I1 => \prod_a_b[2]_14\(34),
      I2 => \prod_a_b[0]_16\(34),
      O => \s_fract_48_i[35]_i_2_n_0\
    );
\s_fract_48_i[35]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(33),
      I1 => \prod_a_b[2]_14\(33),
      I2 => \prod_a_b[0]_16\(33),
      O => \s_fract_48_i[35]_i_3_n_0\
    );
\s_fract_48_i[35]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(32),
      I1 => \prod_a_b[2]_14\(32),
      I2 => \prod_a_b[0]_16\(32),
      O => \s_fract_48_i[35]_i_4_n_0\
    );
\s_fract_48_i[35]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \prod_a_b[1]_13\(31),
      I1 => \prod_a_b[2]_14\(31),
      I2 => \prod_a_b[0]_16\(31),
      O => \s_fract_48_i[35]_i_5_n_0\
    );
\s_fract_48_i[35]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \s_fract_48_i[35]_i_2_n_0\,
      I1 => \prod_a_b[2]_14\(35),
      I2 => \prod_a_b[1]_13\(35),
      I3 => \prod_a_b[0]_16\(35),
      O => \s_fract_48_i[35]_i_6_n_0\
    );
\s_fract_48_i[35]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(34),
      I1 => \prod_a_b[2]_14\(34),
      I2 => \prod_a_b[0]_16\(34),
      I3 => \s_fract_48_i[35]_i_3_n_0\,
      O => \s_fract_48_i[35]_i_7_n_0\
    );
\s_fract_48_i[35]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(33),
      I1 => \prod_a_b[2]_14\(33),
      I2 => \prod_a_b[0]_16\(33),
      I3 => \s_fract_48_i[35]_i_4_n_0\,
      O => \s_fract_48_i[35]_i_8_n_0\
    );
\s_fract_48_i[35]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prod_a_b[1]_13\(32),
      I1 => \prod_a_b[2]_14\(32),
      I2 => \prod_a_b[0]_16\(32),
      I3 => \s_fract_48_i[35]_i_5_n_0\,
      O => \s_fract_48_i[35]_i_9_n_0\
    );
\s_fract_48_i[39]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \prod_a_b[0]_16\(35),
      I1 => \prod_a_b[2]_14\(35),
      I2 => \prod_a_b[1]_13\(35),
      I3 => \prod_a_b[0]_16\(36),
      O => \s_fract_48_i[39]_i_2_n_0\
    );
\s_fract_48_i_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_fract_48_i_reg[15]_i_1_n_0\,
      CO(2) => \s_fract_48_i_reg[15]_i_1_n_1\,
      CO(1) => \s_fract_48_i_reg[15]_i_1_n_2\,
      CO(0) => \s_fract_48_i_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \s_fract_48_i[15]_i_2_n_0\,
      DI(2) => \s_fract_48_i[15]_i_3_n_0\,
      DI(1) => \s_fract_48_i[15]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => fract_48_i(15 downto 12),
      S(3) => \s_fract_48_i[15]_i_5_n_0\,
      S(2) => \s_fract_48_i[15]_i_6_n_0\,
      S(1) => \s_fract_48_i[15]_i_7_n_0\,
      S(0) => \s_fract_48_i[15]_i_8_n_0\
    );
\s_fract_48_i_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_fract_48_i_reg[15]_i_1_n_0\,
      CO(3) => \s_fract_48_i_reg[19]_i_1_n_0\,
      CO(2) => \s_fract_48_i_reg[19]_i_1_n_1\,
      CO(1) => \s_fract_48_i_reg[19]_i_1_n_2\,
      CO(0) => \s_fract_48_i_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \s_fract_48_i[19]_i_2_n_0\,
      DI(2) => \s_fract_48_i[19]_i_3_n_0\,
      DI(1) => \s_fract_48_i[19]_i_4_n_0\,
      DI(0) => \s_fract_48_i[19]_i_5_n_0\,
      O(3 downto 0) => fract_48_i(19 downto 16),
      S(3) => \s_fract_48_i[19]_i_6_n_0\,
      S(2) => \s_fract_48_i[19]_i_7_n_0\,
      S(1) => \s_fract_48_i[19]_i_8_n_0\,
      S(0) => \s_fract_48_i[19]_i_9_n_0\
    );
\s_fract_48_i_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_fract_48_i_reg[19]_i_1_n_0\,
      CO(3) => \s_fract_48_i_reg[23]_i_1_n_0\,
      CO(2) => \s_fract_48_i_reg[23]_i_1_n_1\,
      CO(1) => \s_fract_48_i_reg[23]_i_1_n_2\,
      CO(0) => \s_fract_48_i_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \s_fract_48_i[23]_i_2_n_0\,
      DI(2) => \s_fract_48_i[23]_i_3_n_0\,
      DI(1) => \s_fract_48_i[23]_i_4_n_0\,
      DI(0) => \s_fract_48_i[23]_i_5_n_0\,
      O(3 downto 0) => fract_48_i(23 downto 20),
      S(3) => \s_fract_48_i[23]_i_6_n_0\,
      S(2) => \s_fract_48_i[23]_i_7_n_0\,
      S(1) => \s_fract_48_i[23]_i_8_n_0\,
      S(0) => \s_fract_48_i[23]_i_9_n_0\
    );
\s_fract_48_i_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_fract_48_i_reg[23]_i_1_n_0\,
      CO(3) => \s_fract_48_i_reg[27]_i_1_n_0\,
      CO(2) => \s_fract_48_i_reg[27]_i_1_n_1\,
      CO(1) => \s_fract_48_i_reg[27]_i_1_n_2\,
      CO(0) => \s_fract_48_i_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \s_fract_48_i[27]_i_2_n_0\,
      DI(2) => \s_fract_48_i[27]_i_3_n_0\,
      DI(1) => \s_fract_48_i[27]_i_4_n_0\,
      DI(0) => \s_fract_48_i[27]_i_5_n_0\,
      O(3 downto 0) => fract_48_i(27 downto 24),
      S(3) => \s_fract_48_i[27]_i_6_n_0\,
      S(2) => \s_fract_48_i[27]_i_7_n_0\,
      S(1) => \s_fract_48_i[27]_i_8_n_0\,
      S(0) => \s_fract_48_i[27]_i_9_n_0\
    );
\s_fract_48_i_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_fract_48_i_reg[27]_i_1_n_0\,
      CO(3) => \s_fract_48_i_reg[31]_i_1_n_0\,
      CO(2) => \s_fract_48_i_reg[31]_i_1_n_1\,
      CO(1) => \s_fract_48_i_reg[31]_i_1_n_2\,
      CO(0) => \s_fract_48_i_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \s_fract_48_i[31]_i_2_n_0\,
      DI(2) => \s_fract_48_i[31]_i_3_n_0\,
      DI(1) => \s_fract_48_i[31]_i_4_n_0\,
      DI(0) => \s_fract_48_i[31]_i_5_n_0\,
      O(3 downto 0) => fract_48_i(31 downto 28),
      S(3) => \s_fract_48_i[31]_i_6_n_0\,
      S(2) => \s_fract_48_i[31]_i_7_n_0\,
      S(1) => \s_fract_48_i[31]_i_8_n_0\,
      S(0) => \s_fract_48_i[31]_i_9_n_0\
    );
\s_fract_48_i_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_fract_48_i_reg[31]_i_1_n_0\,
      CO(3) => \s_fract_48_i_reg[35]_i_1_n_0\,
      CO(2) => \s_fract_48_i_reg[35]_i_1_n_1\,
      CO(1) => \s_fract_48_i_reg[35]_i_1_n_2\,
      CO(0) => \s_fract_48_i_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \s_fract_48_i[35]_i_2_n_0\,
      DI(2) => \s_fract_48_i[35]_i_3_n_0\,
      DI(1) => \s_fract_48_i[35]_i_4_n_0\,
      DI(0) => \s_fract_48_i[35]_i_5_n_0\,
      O(3 downto 0) => fract_48_i(35 downto 32),
      S(3) => \s_fract_48_i[35]_i_6_n_0\,
      S(2) => \s_fract_48_i[35]_i_7_n_0\,
      S(1) => \s_fract_48_i[35]_i_8_n_0\,
      S(0) => \s_fract_48_i[35]_i_9_n_0\
    );
\s_fract_48_i_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_fract_48_i_reg[35]_i_1_n_0\,
      CO(3) => \s_fract_48_i_reg[39]_i_1_n_0\,
      CO(2) => \s_fract_48_i_reg[39]_i_1_n_1\,
      CO(1) => \s_fract_48_i_reg[39]_i_1_n_2\,
      CO(0) => \s_fract_48_i_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \prod_a_b[0]_16\(36),
      O(3 downto 0) => fract_48_i(39 downto 36),
      S(3 downto 1) => \prod_a_b[0]_16\(39 downto 37),
      S(0) => \s_fract_48_i[39]_i_2_n_0\
    );
\s_fract_48_i_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_fract_48_i_reg[39]_i_1_n_0\,
      CO(3) => \s_fract_48_i_reg[43]_i_1_n_0\,
      CO(2) => \s_fract_48_i_reg[43]_i_1_n_1\,
      CO(1) => \s_fract_48_i_reg[43]_i_1_n_2\,
      CO(0) => \s_fract_48_i_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fract_48_i(43 downto 40),
      S(3 downto 0) => \prod_a_b[0]_16\(43 downto 40)
    );
\s_fract_48_i_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_fract_48_i_reg[43]_i_1_n_0\,
      CO(3) => \NLW_s_fract_48_i_reg[47]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \s_fract_48_i_reg[47]_i_1_n_1\,
      CO(1) => \s_fract_48_i_reg[47]_i_1_n_2\,
      CO(0) => \s_fract_48_i_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fract_48_i(47 downto 44),
      S(3 downto 0) => \prod_a_b[0]_16\(47 downto 44)
    );
\s_fracta_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracta_i_reg[23]_0\,
      Q => \prod[1][2]_1\(5),
      R => '0'
    );
\s_fractb_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fractb_i_reg[23]_1\,
      Q => \prod[2][5]_0\(5),
      R => '0'
    );
s_sign_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_signb_i,
      I1 => s_sign_i,
      O => sign_i
    );
s_signb_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(0),
      Q => s_signb_i,
      R => '0'
    );
s_state_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD00"
    )
        port map (
      I0 => \count_reg_n_0_[2]\,
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => s_state_reg_n_0,
      I4 => \count_reg[2]_0\,
      O => s_state_i_1_n_0
    );
s_state_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_state_i_1_n_0,
      Q => s_state_reg_n_0,
      R => '0'
    );
\sum[0][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_state_reg_n_0,
      I1 => \^count_reg[1]_0\,
      I2 => \^count_reg[0]_0\,
      I3 => \count_reg_n_0_[2]\,
      O => \sum[0]_20\
    );
\sum[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][3]_8\(0),
      I1 => \prod2_reg[3][3]_9\(0),
      I2 => \prod2_reg[0][3]_6\(0),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][3]_7\(0),
      O => \sum[1][0]_i_1_n_0\
    );
\sum[1][11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][3]_8\(9),
      I1 => \prod2_reg[3][3]_9\(9),
      I2 => \prod2_reg[0][3]_6\(9),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][3]_7\(9),
      O => \sum[1][11]_i_10_n_0\
    );
\sum[1][11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][2]_4\(9),
      I1 => \prod2_reg[3][2]_5\(9),
      I2 => \prod2_reg[0][2]_2\(9),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][2]_3\(9),
      O => \sum[1][11]_i_11_n_0\
    );
\sum[1][11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg_n_0_[2][1][9]\,
      I1 => \prod2_reg_n_0_[3][1][9]\,
      I2 => \prod2_reg_n_0_[0][1][9]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg_n_0_[1][1][9]\,
      O => \prod2[3][1]_21\(9)
    );
\sum[1][11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][3]_8\(8),
      I1 => \prod2_reg[3][3]_9\(8),
      I2 => \prod2_reg[0][3]_6\(8),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][3]_7\(8),
      O => \sum[1][11]_i_13_n_0\
    );
\sum[1][11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][2]_4\(8),
      I1 => \prod2_reg[3][2]_5\(8),
      I2 => \prod2_reg[0][2]_2\(8),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][2]_3\(8),
      O => \sum[1][11]_i_14_n_0\
    );
\sum[1][11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg_n_0_[2][1][8]\,
      I1 => \prod2_reg_n_0_[3][1][8]\,
      I2 => \prod2_reg_n_0_[0][1][8]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg_n_0_[1][1][8]\,
      O => \prod2[3][1]_21\(8)
    );
\sum[1][11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sum[1][15]_i_18_n_0\,
      I1 => \prod2[3][1]_21\(11),
      I2 => \sum[1][15]_i_17_n_0\,
      O => \sum[1][11]_i_16_n_0\
    );
\sum[1][11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sum[1][15]_i_21_n_0\,
      I1 => \prod2[3][1]_21\(10),
      I2 => \sum[1][15]_i_22_n_0\,
      O => \sum[1][11]_i_17_n_0\
    );
\sum[1][11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sum[1][11]_i_10_n_0\,
      I1 => \prod2[3][1]_21\(9),
      I2 => \sum[1][11]_i_11_n_0\,
      O => \sum[1][11]_i_18_n_0\
    );
\sum[1][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \sum[1][15]_i_22_n_0\,
      I1 => \prod2[3][1]_21\(10),
      I2 => \sum[1][15]_i_21_n_0\,
      I3 => \sum[1][11]_i_10_n_0\,
      I4 => \sum[1][11]_i_11_n_0\,
      I5 => \prod2[3][1]_21\(9),
      O => \sum[1][11]_i_2_n_0\
    );
\sum[1][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \sum[1][11]_i_11_n_0\,
      I1 => \prod2[3][1]_21\(9),
      I2 => \sum[1][11]_i_10_n_0\,
      I3 => \sum[1][11]_i_13_n_0\,
      I4 => \sum[1][11]_i_14_n_0\,
      I5 => \prod2[3][1]_21\(8),
      O => \sum[1][11]_i_3_n_0\
    );
\sum[1][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \sum[1][11]_i_14_n_0\,
      I1 => \prod2[3][1]_21\(8),
      I2 => \sum[1][11]_i_13_n_0\,
      I3 => \sum[1][8]_i_4_n_0\,
      I4 => \sum[1][8]_i_3_n_0\,
      I5 => \prod2[3][1]_21\(7),
      O => \sum[1][11]_i_4_n_0\
    );
\sum[1][11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \sum[1][8]_i_3_n_0\,
      I1 => \prod2[3][1]_21\(7),
      I2 => \sum[1][8]_i_4_n_0\,
      I3 => \sum[1][7]_i_2_n_0\,
      I4 => \sum[1][7]_i_3_n_0\,
      I5 => \prod2[3][1]_21\(6),
      O => \sum[1][11]_i_5_n_0\
    );
\sum[1][11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \prod2[3][1]_21\(10),
      I1 => \sum[1][15]_i_22_n_0\,
      I2 => \sum[1][15]_i_21_n_0\,
      I3 => \sum[1][11]_i_2_n_0\,
      I4 => \sum[1][11]_i_16_n_0\,
      O => \sum[1][11]_i_6_n_0\
    );
\sum[1][11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \prod2[3][1]_21\(9),
      I1 => \sum[1][11]_i_11_n_0\,
      I2 => \sum[1][11]_i_10_n_0\,
      I3 => \sum[1][11]_i_3_n_0\,
      I4 => \sum[1][11]_i_17_n_0\,
      O => \sum[1][11]_i_7_n_0\
    );
\sum[1][11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \prod2[3][1]_21\(8),
      I1 => \sum[1][11]_i_14_n_0\,
      I2 => \sum[1][11]_i_13_n_0\,
      I3 => \sum[1][11]_i_4_n_0\,
      I4 => \sum[1][11]_i_18_n_0\,
      O => \sum[1][11]_i_8_n_0\
    );
\sum[1][11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \prod2[3][1]_21\(7),
      I1 => \sum[1][8]_i_3_n_0\,
      I2 => \sum[1][8]_i_4_n_0\,
      I3 => \sum[1][11]_i_5_n_0\,
      I4 => \sum[1][8]_i_5_n_0\,
      O => \sum[1][11]_i_9_n_0\
    );
\sum[1][15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg_n_0_[2][1][13]\,
      I1 => \prod2_reg_n_0_[3][1][13]\,
      I2 => \prod2_reg_n_0_[0][1][13]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg_n_0_[1][1][13]\,
      O => \prod2[3][1]_21\(13)
    );
\sum[1][15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][2]_4\(13),
      I1 => \prod2_reg[3][2]_5\(13),
      I2 => \prod2_reg[0][2]_2\(13),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][2]_3\(13),
      O => \sum[1][15]_i_11_n_0\
    );
\sum[1][15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][0]_11\(14),
      I1 => \prod2_reg[3][0]_12\(14),
      I2 => \prod2_reg_n_0_[0][0][14]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][0]_10\(14),
      O => \sum[1][15]_i_12_n_0\
    );
\sum[1][15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg_n_0_[2][1][12]\,
      I1 => \prod2_reg_n_0_[3][1][12]\,
      I2 => \prod2_reg_n_0_[0][1][12]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg_n_0_[1][1][12]\,
      O => \prod2[3][1]_21\(12)
    );
\sum[1][15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][2]_4\(12),
      I1 => \prod2_reg[3][2]_5\(12),
      I2 => \prod2_reg[0][2]_2\(12),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][2]_3\(12),
      O => \sum[1][15]_i_14_n_0\
    );
\sum[1][15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][0]_11\(13),
      I1 => \prod2_reg[3][0]_12\(13),
      I2 => \prod2_reg_n_0_[0][0][13]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][0]_10\(13),
      O => \sum[1][15]_i_15_n_0\
    );
\sum[1][15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg_n_0_[2][1][11]\,
      I1 => \prod2_reg_n_0_[3][1][11]\,
      I2 => \prod2_reg_n_0_[0][1][11]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg_n_0_[1][1][11]\,
      O => \prod2[3][1]_21\(11)
    );
\sum[1][15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][2]_4\(11),
      I1 => \prod2_reg[3][2]_5\(11),
      I2 => \prod2_reg[0][2]_2\(11),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][2]_3\(11),
      O => \sum[1][15]_i_17_n_0\
    );
\sum[1][15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][3]_8\(11),
      I1 => \prod2_reg[3][3]_9\(11),
      I2 => \prod2_reg[0][3]_6\(11),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][3]_7\(11),
      O => \sum[1][15]_i_18_n_0\
    );
\sum[1][15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][0]_11\(12),
      I1 => \prod2_reg[3][0]_12\(12),
      I2 => \prod2_reg_n_0_[0][0][12]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][0]_10\(12),
      O => \sum[1][15]_i_19_n_0\
    );
\sum[1][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6666000"
    )
        port map (
      I0 => \sum[1][19]_i_20_n_0\,
      I1 => \prod2[3][1]_21\(14),
      I2 => \prod2[3][1]_21\(13),
      I3 => \sum[1][15]_i_11_n_0\,
      I4 => \sum[1][15]_i_12_n_0\,
      O => \sum[1][15]_i_2_n_0\
    );
\sum[1][15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sum[1][15]_i_14_n_0\,
      I1 => \prod2[3][1]_21\(12),
      O => \sum[1][15]_i_20_n_0\
    );
\sum[1][15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][3]_8\(10),
      I1 => \prod2_reg[3][3]_9\(10),
      I2 => \prod2_reg[0][3]_6\(10),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][3]_7\(10),
      O => \sum[1][15]_i_21_n_0\
    );
\sum[1][15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][2]_4\(10),
      I1 => \prod2_reg[3][2]_5\(10),
      I2 => \prod2_reg[0][2]_2\(10),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][2]_3\(10),
      O => \sum[1][15]_i_22_n_0\
    );
\sum[1][15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg_n_0_[2][1][10]\,
      I1 => \prod2_reg_n_0_[3][1][10]\,
      I2 => \prod2_reg_n_0_[0][1][10]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg_n_0_[1][1][10]\,
      O => \prod2[3][1]_21\(10)
    );
\sum[1][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6666000"
    )
        port map (
      I0 => \sum[1][15]_i_11_n_0\,
      I1 => \prod2[3][1]_21\(13),
      I2 => \prod2[3][1]_21\(12),
      I3 => \sum[1][15]_i_14_n_0\,
      I4 => \sum[1][15]_i_15_n_0\,
      O => \sum[1][15]_i_3_n_0\
    );
\sum[1][15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \prod2[3][1]_21\(11),
      I1 => \sum[1][15]_i_17_n_0\,
      I2 => \sum[1][15]_i_18_n_0\,
      I3 => \sum[1][15]_i_19_n_0\,
      I4 => \sum[1][15]_i_20_n_0\,
      O => \sum[1][15]_i_4_n_0\
    );
\sum[1][15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \sum[1][15]_i_17_n_0\,
      I1 => \prod2[3][1]_21\(11),
      I2 => \sum[1][15]_i_18_n_0\,
      I3 => \sum[1][15]_i_21_n_0\,
      I4 => \sum[1][15]_i_22_n_0\,
      I5 => \prod2[3][1]_21\(10),
      O => \sum[1][15]_i_5_n_0\
    );
\sum[1][15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666699969999666"
    )
        port map (
      I0 => \sum[1][19]_i_17_n_0\,
      I1 => \prod2[3][1]_21\(15),
      I2 => \prod2[3][1]_21\(14),
      I3 => \sum[1][19]_i_20_n_0\,
      I4 => \sum[1][15]_i_2_n_0\,
      I5 => \sum[1][19]_i_21_n_0\,
      O => \sum[1][15]_i_6_n_0\
    );
\sum[1][15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666699969999666"
    )
        port map (
      I0 => \sum[1][19]_i_20_n_0\,
      I1 => \prod2[3][1]_21\(14),
      I2 => \prod2[3][1]_21\(13),
      I3 => \sum[1][15]_i_11_n_0\,
      I4 => \sum[1][15]_i_3_n_0\,
      I5 => \sum[1][15]_i_12_n_0\,
      O => \sum[1][15]_i_7_n_0\
    );
\sum[1][15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666699969999666"
    )
        port map (
      I0 => \sum[1][15]_i_11_n_0\,
      I1 => \prod2[3][1]_21\(13),
      I2 => \prod2[3][1]_21\(12),
      I3 => \sum[1][15]_i_14_n_0\,
      I4 => \sum[1][15]_i_4_n_0\,
      I5 => \sum[1][15]_i_15_n_0\,
      O => \sum[1][15]_i_8_n_0\
    );
\sum[1][15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \prod2[3][1]_21\(11),
      I1 => \sum[1][15]_i_17_n_0\,
      I2 => \sum[1][15]_i_18_n_0\,
      I3 => \sum[1][15]_i_5_n_0\,
      I4 => \sum[1][15]_i_20_n_0\,
      I5 => \sum[1][15]_i_19_n_0\,
      O => \sum[1][15]_i_9_n_0\
    );
\sum[1][19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][2]_4\(17),
      I1 => \prod2_reg[3][2]_5\(17),
      I2 => \prod2_reg[0][2]_2\(17),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][2]_3\(17),
      O => \sum[1][19]_i_10_n_0\
    );
\sum[1][19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg_n_0_[2][1][17]\,
      I1 => \prod2_reg_n_0_[3][1][17]\,
      I2 => \prod2_reg_n_0_[0][1][17]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg_n_0_[1][1][17]\,
      O => \prod2[3][1]_21\(17)
    );
\sum[1][19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][0]_11\(18),
      I1 => \prod2_reg[3][0]_12\(18),
      I2 => \prod2_reg_n_0_[0][0][18]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][0]_10\(18),
      O => \sum[1][19]_i_12_n_0\
    );
\sum[1][19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg_n_0_[2][1][16]\,
      I1 => \prod2_reg_n_0_[3][1][16]\,
      I2 => \prod2_reg_n_0_[0][1][16]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg_n_0_[1][1][16]\,
      O => \prod2[3][1]_21\(16)
    );
\sum[1][19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][2]_4\(16),
      I1 => \prod2_reg[3][2]_5\(16),
      I2 => \prod2_reg[0][2]_2\(16),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][2]_3\(16),
      O => \sum[1][19]_i_14_n_0\
    );
\sum[1][19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][0]_11\(17),
      I1 => \prod2_reg[3][0]_12\(17),
      I2 => \prod2_reg_n_0_[0][0][17]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][0]_10\(17),
      O => \sum[1][19]_i_15_n_0\
    );
\sum[1][19]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg_n_0_[2][1][15]\,
      I1 => \prod2_reg_n_0_[3][1][15]\,
      I2 => \prod2_reg_n_0_[0][1][15]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg_n_0_[1][1][15]\,
      O => \prod2[3][1]_21\(15)
    );
\sum[1][19]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][2]_4\(15),
      I1 => \prod2_reg[3][2]_5\(15),
      I2 => \prod2_reg[0][2]_2\(15),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][2]_3\(15),
      O => \sum[1][19]_i_17_n_0\
    );
\sum[1][19]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][0]_11\(16),
      I1 => \prod2_reg[3][0]_12\(16),
      I2 => \prod2_reg_n_0_[0][0][16]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][0]_10\(16),
      O => \sum[1][19]_i_18_n_0\
    );
\sum[1][19]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg_n_0_[2][1][14]\,
      I1 => \prod2_reg_n_0_[3][1][14]\,
      I2 => \prod2_reg_n_0_[0][1][14]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg_n_0_[1][1][14]\,
      O => \prod2[3][1]_21\(14)
    );
\sum[1][19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sum[1][19]_i_10_n_0\,
      I1 => \prod2[3][1]_21\(17),
      I2 => \sum[1][19]_i_12_n_0\,
      O => \sum[1][19]_i_2_n_0\
    );
\sum[1][19]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][2]_4\(14),
      I1 => \prod2_reg[3][2]_5\(14),
      I2 => \prod2_reg[0][2]_2\(14),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][2]_3\(14),
      O => \sum[1][19]_i_20_n_0\
    );
\sum[1][19]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][0]_11\(15),
      I1 => \prod2_reg[3][0]_12\(15),
      I2 => \prod2_reg_n_0_[0][0][15]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][0]_10\(15),
      O => \sum[1][19]_i_21_n_0\
    );
\sum[1][19]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][0]_11\(19),
      I1 => \prod2_reg[3][0]_12\(19),
      I2 => \prod2_reg_n_0_[0][0][19]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][0]_10\(19),
      O => \sum[1][19]_i_22_n_0\
    );
\sum[1][19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6666000"
    )
        port map (
      I0 => \sum[1][19]_i_10_n_0\,
      I1 => \prod2[3][1]_21\(17),
      I2 => \prod2[3][1]_21\(16),
      I3 => \sum[1][19]_i_14_n_0\,
      I4 => \sum[1][19]_i_15_n_0\,
      O => \sum[1][19]_i_3_n_0\
    );
\sum[1][19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6666000"
    )
        port map (
      I0 => \sum[1][19]_i_14_n_0\,
      I1 => \prod2[3][1]_21\(16),
      I2 => \prod2[3][1]_21\(15),
      I3 => \sum[1][19]_i_17_n_0\,
      I4 => \sum[1][19]_i_18_n_0\,
      O => \sum[1][19]_i_4_n_0\
    );
\sum[1][19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6666000"
    )
        port map (
      I0 => \sum[1][19]_i_17_n_0\,
      I1 => \prod2[3][1]_21\(15),
      I2 => \prod2[3][1]_21\(14),
      I3 => \sum[1][19]_i_20_n_0\,
      I4 => \sum[1][19]_i_21_n_0\,
      O => \sum[1][19]_i_5_n_0\
    );
\sum[1][19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \sum[1][19]_i_10_n_0\,
      I1 => \prod2[3][1]_21\(17),
      I2 => \sum[1][19]_i_12_n_0\,
      I3 => \sum[1][19]_i_22_n_0\,
      O => \sum[1][19]_i_6_n_0\
    );
\sum[1][19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807F07F807F87F80"
    )
        port map (
      I0 => \prod2[3][1]_21\(16),
      I1 => \sum[1][19]_i_14_n_0\,
      I2 => \sum[1][19]_i_15_n_0\,
      I3 => \sum[1][19]_i_12_n_0\,
      I4 => \prod2[3][1]_21\(17),
      I5 => \sum[1][19]_i_10_n_0\,
      O => \sum[1][19]_i_7_n_0\
    );
\sum[1][19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666699969999666"
    )
        port map (
      I0 => \sum[1][19]_i_10_n_0\,
      I1 => \prod2[3][1]_21\(17),
      I2 => \prod2[3][1]_21\(16),
      I3 => \sum[1][19]_i_14_n_0\,
      I4 => \sum[1][19]_i_4_n_0\,
      I5 => \sum[1][19]_i_15_n_0\,
      O => \sum[1][19]_i_8_n_0\
    );
\sum[1][19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666699969999666"
    )
        port map (
      I0 => \sum[1][19]_i_14_n_0\,
      I1 => \prod2[3][1]_21\(16),
      I2 => \prod2[3][1]_21\(15),
      I3 => \sum[1][19]_i_17_n_0\,
      I4 => \sum[1][19]_i_5_n_0\,
      I5 => \sum[1][19]_i_18_n_0\,
      O => \sum[1][19]_i_9_n_0\
    );
\sum[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][3]_8\(1),
      I1 => \prod2_reg[3][3]_9\(1),
      I2 => \prod2_reg[0][3]_6\(1),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][3]_7\(1),
      O => \sum[1][1]_i_1_n_0\
    );
\sum[1][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_state_reg_n_0,
      I1 => \count_reg_n_0_[2]\,
      I2 => \^count_reg[1]_0\,
      I3 => \^count_reg[0]_0\,
      O => \sum[1]_17\
    );
\sum[1][23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][0]_11\(23),
      I1 => \prod2_reg[3][0]_12\(23),
      I2 => \prod2_reg_n_0_[0][0][23]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][0]_10\(23),
      O => \sum[1][23]_i_3_n_0\
    );
\sum[1][23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][0]_11\(22),
      I1 => \prod2_reg[3][0]_12\(22),
      I2 => \prod2_reg_n_0_[0][0][22]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][0]_10\(22),
      O => \sum[1][23]_i_4_n_0\
    );
\sum[1][23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][0]_11\(21),
      I1 => \prod2_reg[3][0]_12\(21),
      I2 => \prod2_reg_n_0_[0][0][21]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][0]_10\(21),
      O => \sum[1][23]_i_5_n_0\
    );
\sum[1][23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][0]_11\(20),
      I1 => \prod2_reg[3][0]_12\(20),
      I2 => \prod2_reg_n_0_[0][0][20]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][0]_10\(20),
      O => \sum[1][23]_i_6_n_0\
    );
\sum[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][3]_8\(2),
      I1 => \prod2_reg[3][3]_9\(2),
      I2 => \prod2_reg[0][3]_6\(2),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][3]_7\(2),
      O => \sum[1][2]_i_1_n_0\
    );
\sum[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][3]_8\(3),
      I1 => \prod2_reg[3][3]_9\(3),
      I2 => \prod2_reg[0][3]_6\(3),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][3]_7\(3),
      O => \sum[1][3]_i_1_n_0\
    );
\sum[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][3]_8\(4),
      I1 => \prod2_reg[3][3]_9\(4),
      I2 => \prod2_reg[0][3]_6\(4),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][3]_7\(4),
      O => \sum[1][4]_i_1_n_0\
    );
\sum[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][3]_8\(5),
      I1 => \prod2_reg[3][3]_9\(5),
      I2 => \prod2_reg[0][3]_6\(5),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][3]_7\(5),
      O => \sum[1][5]_i_1_n_0\
    );
\sum[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sum[1][7]_i_2_n_0\,
      I1 => \prod2[3][1]_21\(6),
      I2 => \sum[1][7]_i_3_n_0\,
      O => plusOp(6)
    );
\sum[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \sum[1][7]_i_2_n_0\,
      I1 => \sum[1][7]_i_3_n_0\,
      I2 => \prod2[3][1]_21\(6),
      I3 => \sum[1][8]_i_3_n_0\,
      I4 => \prod2[3][1]_21\(7),
      I5 => \sum[1][8]_i_4_n_0\,
      O => plusOp(7)
    );
\sum[1][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][3]_8\(6),
      I1 => \prod2_reg[3][3]_9\(6),
      I2 => \prod2_reg[0][3]_6\(6),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][3]_7\(6),
      O => \sum[1][7]_i_2_n_0\
    );
\sum[1][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][2]_4\(6),
      I1 => \prod2_reg[3][2]_5\(6),
      I2 => \prod2_reg[0][2]_2\(6),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][2]_3\(6),
      O => \sum[1][7]_i_3_n_0\
    );
\sum[1][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg_n_0_[2][1][6]\,
      I1 => \prod2_reg_n_0_[3][1][6]\,
      I2 => \prod2_reg_n_0_[0][1][6]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg_n_0_[1][1][6]\,
      O => \prod2[3][1]_21\(6)
    );
\sum[1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \prod2[3][1]_21\(7),
      I1 => \sum[1][8]_i_3_n_0\,
      I2 => \sum[1][8]_i_4_n_0\,
      I3 => \sum[1][11]_i_5_n_0\,
      I4 => \sum[1][8]_i_5_n_0\,
      O => plusOp(8)
    );
\sum[1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg_n_0_[2][1][7]\,
      I1 => \prod2_reg_n_0_[3][1][7]\,
      I2 => \prod2_reg_n_0_[0][1][7]\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg_n_0_[1][1][7]\,
      O => \prod2[3][1]_21\(7)
    );
\sum[1][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][2]_4\(7),
      I1 => \prod2_reg[3][2]_5\(7),
      I2 => \prod2_reg[0][2]_2\(7),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][2]_3\(7),
      O => \sum[1][8]_i_3_n_0\
    );
\sum[1][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \prod2_reg[2][3]_8\(7),
      I1 => \prod2_reg[3][3]_9\(7),
      I2 => \prod2_reg[0][3]_6\(7),
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => \prod2_reg[1][3]_7\(7),
      O => \sum[1][8]_i_4_n_0\
    );
\sum[1][8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sum[1][11]_i_13_n_0\,
      I1 => \prod2[3][1]_21\(8),
      I2 => \sum[1][11]_i_14_n_0\,
      O => \sum[1][8]_i_5_n_0\
    );
\sum[2][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s_state_reg_n_0,
      I1 => \count_reg_n_0_[2]\,
      I2 => \^count_reg[0]_0\,
      I3 => \^count_reg[1]_0\,
      O => \sum[2]_18\
    );
\sum[3][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_state_reg_n_0,
      I1 => \^count_reg[1]_0\,
      I2 => \count_reg_n_0_[2]\,
      I3 => \^count_reg[0]_0\,
      O => \sum[3]_19\
    );
\sum_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => \sum[1][0]_i_1_n_0\,
      Q => \prod_a_b[0]_16\(24),
      R => '0'
    );
\sum_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => plusOp(10),
      Q => \prod_a_b[0]_16\(34),
      R => '0'
    );
\sum_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => plusOp(11),
      Q => \prod_a_b[0]_16\(35),
      R => '0'
    );
\sum_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => plusOp(12),
      Q => \prod_a_b[0]_16\(36),
      R => '0'
    );
\sum_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => plusOp(13),
      Q => \prod_a_b[0]_16\(37),
      R => '0'
    );
\sum_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => plusOp(14),
      Q => \prod_a_b[0]_16\(38),
      R => '0'
    );
\sum_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => plusOp(15),
      Q => \prod_a_b[0]_16\(39),
      R => '0'
    );
\sum_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => plusOp(16),
      Q => \prod_a_b[0]_16\(40),
      R => '0'
    );
\sum_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => plusOp(17),
      Q => \prod_a_b[0]_16\(41),
      R => '0'
    );
\sum_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => plusOp(18),
      Q => \prod_a_b[0]_16\(42),
      R => '0'
    );
\sum_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => plusOp(19),
      Q => \prod_a_b[0]_16\(43),
      R => '0'
    );
\sum_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => \sum[1][1]_i_1_n_0\,
      Q => \prod_a_b[0]_16\(25),
      R => '0'
    );
\sum_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => plusOp(20),
      Q => \prod_a_b[0]_16\(44),
      R => '0'
    );
\sum_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => plusOp(21),
      Q => \prod_a_b[0]_16\(45),
      R => '0'
    );
\sum_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => plusOp(22),
      Q => \prod_a_b[0]_16\(46),
      R => '0'
    );
\sum_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => plusOp(23),
      Q => \prod_a_b[0]_16\(47),
      R => '0'
    );
\sum_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => \sum[1][2]_i_1_n_0\,
      Q => \prod_a_b[0]_16\(26),
      R => '0'
    );
\sum_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => \sum[1][3]_i_1_n_0\,
      Q => \prod_a_b[0]_16\(27),
      R => '0'
    );
\sum_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => \sum[1][4]_i_1_n_0\,
      Q => \prod_a_b[0]_16\(28),
      R => '0'
    );
\sum_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => \sum[1][5]_i_1_n_0\,
      Q => \prod_a_b[0]_16\(29),
      R => '0'
    );
\sum_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => plusOp(6),
      Q => \prod_a_b[0]_16\(30),
      R => '0'
    );
\sum_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => plusOp(7),
      Q => \prod_a_b[0]_16\(31),
      R => '0'
    );
\sum_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => plusOp(8),
      Q => \prod_a_b[0]_16\(32),
      R => '0'
    );
\sum_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[0]_20\,
      D => plusOp(9),
      Q => \prod_a_b[0]_16\(33),
      R => '0'
    );
\sum_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => \sum[1][0]_i_1_n_0\,
      Q => \prod_a_b[1]_13\(12),
      R => '0'
    );
\sum_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => plusOp(10),
      Q => \prod_a_b[1]_13\(22),
      R => '0'
    );
\sum_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => plusOp(11),
      Q => \prod_a_b[1]_13\(23),
      R => '0'
    );
\sum_reg[1][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg[1][11]_i_1_n_0\,
      CO(2) => \sum_reg[1][11]_i_1_n_1\,
      CO(1) => \sum_reg[1][11]_i_1_n_2\,
      CO(0) => \sum_reg[1][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum[1][11]_i_2_n_0\,
      DI(2) => \sum[1][11]_i_3_n_0\,
      DI(1) => \sum[1][11]_i_4_n_0\,
      DI(0) => \sum[1][11]_i_5_n_0\,
      O(3 downto 1) => plusOp(11 downto 9),
      O(0) => \NLW_sum_reg[1][11]_i_1_O_UNCONNECTED\(0),
      S(3) => \sum[1][11]_i_6_n_0\,
      S(2) => \sum[1][11]_i_7_n_0\,
      S(1) => \sum[1][11]_i_8_n_0\,
      S(0) => \sum[1][11]_i_9_n_0\
    );
\sum_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => plusOp(12),
      Q => \prod_a_b[1]_13\(24),
      R => '0'
    );
\sum_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => plusOp(13),
      Q => \prod_a_b[1]_13\(25),
      R => '0'
    );
\sum_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => plusOp(14),
      Q => \prod_a_b[1]_13\(26),
      R => '0'
    );
\sum_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => plusOp(15),
      Q => \prod_a_b[1]_13\(27),
      R => '0'
    );
\sum_reg[1][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[1][11]_i_1_n_0\,
      CO(3) => \sum_reg[1][15]_i_1_n_0\,
      CO(2) => \sum_reg[1][15]_i_1_n_1\,
      CO(1) => \sum_reg[1][15]_i_1_n_2\,
      CO(0) => \sum_reg[1][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum[1][15]_i_2_n_0\,
      DI(2) => \sum[1][15]_i_3_n_0\,
      DI(1) => \sum[1][15]_i_4_n_0\,
      DI(0) => \sum[1][15]_i_5_n_0\,
      O(3 downto 0) => plusOp(15 downto 12),
      S(3) => \sum[1][15]_i_6_n_0\,
      S(2) => \sum[1][15]_i_7_n_0\,
      S(1) => \sum[1][15]_i_8_n_0\,
      S(0) => \sum[1][15]_i_9_n_0\
    );
\sum_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => plusOp(16),
      Q => \prod_a_b[1]_13\(28),
      R => '0'
    );
\sum_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => plusOp(17),
      Q => \prod_a_b[1]_13\(29),
      R => '0'
    );
\sum_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => plusOp(18),
      Q => \prod_a_b[1]_13\(30),
      R => '0'
    );
\sum_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => plusOp(19),
      Q => \prod_a_b[1]_13\(31),
      R => '0'
    );
\sum_reg[1][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[1][15]_i_1_n_0\,
      CO(3) => \sum_reg[1][19]_i_1_n_0\,
      CO(2) => \sum_reg[1][19]_i_1_n_1\,
      CO(1) => \sum_reg[1][19]_i_1_n_2\,
      CO(0) => \sum_reg[1][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum[1][19]_i_2_n_0\,
      DI(2) => \sum[1][19]_i_3_n_0\,
      DI(1) => \sum[1][19]_i_4_n_0\,
      DI(0) => \sum[1][19]_i_5_n_0\,
      O(3 downto 0) => plusOp(19 downto 16),
      S(3) => \sum[1][19]_i_6_n_0\,
      S(2) => \sum[1][19]_i_7_n_0\,
      S(1) => \sum[1][19]_i_8_n_0\,
      S(0) => \sum[1][19]_i_9_n_0\
    );
\sum_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => \sum[1][1]_i_1_n_0\,
      Q => \prod_a_b[1]_13\(13),
      R => '0'
    );
\sum_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => plusOp(20),
      Q => \prod_a_b[1]_13\(32),
      R => '0'
    );
\sum_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => plusOp(21),
      Q => \prod_a_b[1]_13\(33),
      R => '0'
    );
\sum_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => plusOp(22),
      Q => \prod_a_b[1]_13\(34),
      R => '0'
    );
\sum_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => plusOp(23),
      Q => \prod_a_b[1]_13\(35),
      R => '0'
    );
\sum_reg[1][23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[1][19]_i_1_n_0\,
      CO(3) => \NLW_sum_reg[1][23]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sum_reg[1][23]_i_2_n_1\,
      CO(1) => \sum_reg[1][23]_i_2_n_2\,
      CO(0) => \sum_reg[1][23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(23 downto 20),
      S(3) => \sum[1][23]_i_3_n_0\,
      S(2) => \sum[1][23]_i_4_n_0\,
      S(1) => \sum[1][23]_i_5_n_0\,
      S(0) => \sum[1][23]_i_6_n_0\
    );
\sum_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => \sum[1][2]_i_1_n_0\,
      Q => \prod_a_b[1]_13\(14),
      R => '0'
    );
\sum_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => \sum[1][3]_i_1_n_0\,
      Q => \prod_a_b[1]_13\(15),
      R => '0'
    );
\sum_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => \sum[1][4]_i_1_n_0\,
      Q => \prod_a_b[1]_13\(16),
      R => '0'
    );
\sum_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => \sum[1][5]_i_1_n_0\,
      Q => \prod_a_b[1]_13\(17),
      R => '0'
    );
\sum_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => plusOp(6),
      Q => \prod_a_b[1]_13\(18),
      R => '0'
    );
\sum_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => plusOp(7),
      Q => \prod_a_b[1]_13\(19),
      R => '0'
    );
\sum_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => plusOp(8),
      Q => \prod_a_b[1]_13\(20),
      R => '0'
    );
\sum_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[1]_17\,
      D => plusOp(9),
      Q => \prod_a_b[1]_13\(21),
      R => '0'
    );
\sum_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => \sum[1][0]_i_1_n_0\,
      Q => \prod_a_b[2]_14\(12),
      R => '0'
    );
\sum_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => plusOp(10),
      Q => \prod_a_b[2]_14\(22),
      R => '0'
    );
\sum_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => plusOp(11),
      Q => \prod_a_b[2]_14\(23),
      R => '0'
    );
\sum_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => plusOp(12),
      Q => \prod_a_b[2]_14\(24),
      R => '0'
    );
\sum_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => plusOp(13),
      Q => \prod_a_b[2]_14\(25),
      R => '0'
    );
\sum_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => plusOp(14),
      Q => \prod_a_b[2]_14\(26),
      R => '0'
    );
\sum_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => plusOp(15),
      Q => \prod_a_b[2]_14\(27),
      R => '0'
    );
\sum_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => plusOp(16),
      Q => \prod_a_b[2]_14\(28),
      R => '0'
    );
\sum_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => plusOp(17),
      Q => \prod_a_b[2]_14\(29),
      R => '0'
    );
\sum_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => plusOp(18),
      Q => \prod_a_b[2]_14\(30),
      R => '0'
    );
\sum_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => plusOp(19),
      Q => \prod_a_b[2]_14\(31),
      R => '0'
    );
\sum_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => \sum[1][1]_i_1_n_0\,
      Q => \prod_a_b[2]_14\(13),
      R => '0'
    );
\sum_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => plusOp(20),
      Q => \prod_a_b[2]_14\(32),
      R => '0'
    );
\sum_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => plusOp(21),
      Q => \prod_a_b[2]_14\(33),
      R => '0'
    );
\sum_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => plusOp(22),
      Q => \prod_a_b[2]_14\(34),
      R => '0'
    );
\sum_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => plusOp(23),
      Q => \prod_a_b[2]_14\(35),
      R => '0'
    );
\sum_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => \sum[1][2]_i_1_n_0\,
      Q => \prod_a_b[2]_14\(14),
      R => '0'
    );
\sum_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => \sum[1][3]_i_1_n_0\,
      Q => \prod_a_b[2]_14\(15),
      R => '0'
    );
\sum_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => \sum[1][4]_i_1_n_0\,
      Q => \prod_a_b[2]_14\(16),
      R => '0'
    );
\sum_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => \sum[1][5]_i_1_n_0\,
      Q => \prod_a_b[2]_14\(17),
      R => '0'
    );
\sum_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => plusOp(6),
      Q => \prod_a_b[2]_14\(18),
      R => '0'
    );
\sum_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => plusOp(7),
      Q => \prod_a_b[2]_14\(19),
      R => '0'
    );
\sum_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => plusOp(8),
      Q => \prod_a_b[2]_14\(20),
      R => '0'
    );
\sum_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[2]_18\,
      D => plusOp(9),
      Q => \prod_a_b[2]_14\(21),
      R => '0'
    );
\sum_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => \sum[1][0]_i_1_n_0\,
      Q => fract_48_i(0),
      R => '0'
    );
\sum_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => plusOp(10),
      Q => fract_48_i(10),
      R => '0'
    );
\sum_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => plusOp(11),
      Q => fract_48_i(11),
      R => '0'
    );
\sum_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => plusOp(12),
      Q => \sum_reg[3]_15\(12),
      R => '0'
    );
\sum_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => plusOp(13),
      Q => \sum_reg[3]_15\(13),
      R => '0'
    );
\sum_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => plusOp(14),
      Q => \sum_reg[3]_15\(14),
      R => '0'
    );
\sum_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => plusOp(15),
      Q => \sum_reg[3]_15\(15),
      R => '0'
    );
\sum_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => plusOp(16),
      Q => \sum_reg[3]_15\(16),
      R => '0'
    );
\sum_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => plusOp(17),
      Q => \sum_reg[3]_15\(17),
      R => '0'
    );
\sum_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => plusOp(18),
      Q => \sum_reg[3]_15\(18),
      R => '0'
    );
\sum_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => plusOp(19),
      Q => \sum_reg[3]_15\(19),
      R => '0'
    );
\sum_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => \sum[1][1]_i_1_n_0\,
      Q => fract_48_i(1),
      R => '0'
    );
\sum_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => plusOp(20),
      Q => \sum_reg[3]_15\(20),
      R => '0'
    );
\sum_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => plusOp(21),
      Q => \sum_reg[3]_15\(21),
      R => '0'
    );
\sum_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => plusOp(22),
      Q => \sum_reg[3]_15\(22),
      R => '0'
    );
\sum_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => plusOp(23),
      Q => \sum_reg[3]_15\(23),
      R => '0'
    );
\sum_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => \sum[1][2]_i_1_n_0\,
      Q => fract_48_i(2),
      R => '0'
    );
\sum_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => \sum[1][3]_i_1_n_0\,
      Q => fract_48_i(3),
      R => '0'
    );
\sum_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => \sum[1][4]_i_1_n_0\,
      Q => fract_48_i(4),
      R => '0'
    );
\sum_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => \sum[1][5]_i_1_n_0\,
      Q => fract_48_i(5),
      R => '0'
    );
\sum_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => plusOp(6),
      Q => fract_48_i(6),
      R => '0'
    );
\sum_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => plusOp(7),
      Q => fract_48_i(7),
      R => '0'
    );
\sum_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => plusOp(8),
      Q => fract_48_i(8),
      R => '0'
    );
\sum_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => \sum[3]_19\,
      D => plusOp(9),
      Q => fract_48_i(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_0_0_post_norm_addsub is
  port (
    \s_shr1_reg[0]_0\ : out STD_LOGIC;
    \s_opb_i_reg[0]\ : out STD_LOGIC;
    \s_opa_i_reg[12]\ : out STD_LOGIC;
    \s_fpu_op_i_reg[0]\ : out STD_LOGIC;
    \s_shl1_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \fpu_op_i[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \output_o_reg[31]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \fpu_op_i[1]_0\ : out STD_LOGIC;
    s_shr11 : in STD_LOGIC;
    \s_expo9_1_reg[7]_0\ : in STD_LOGIC;
    clk_i : in STD_LOGIC;
    \s_expo9_1_reg[6]_0\ : in STD_LOGIC;
    \s_expo9_1_reg[5]_0\ : in STD_LOGIC;
    \s_expo9_1_reg[4]_0\ : in STD_LOGIC;
    \s_expo9_1_reg[3]_0\ : in STD_LOGIC;
    \s_expo9_1_reg[2]_0\ : in STD_LOGIC;
    \s_expo9_1_reg[1]_0\ : in STD_LOGIC;
    \s_expo9_1_reg[0]_0\ : in STD_LOGIC;
    \s_shr1_reg[0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \output_o_reg[22]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \output_o_reg[22]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \output_o_reg[22]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_fracto28_1_reg[27]_0\ : in STD_LOGIC;
    \s_fracto28_1_reg[27]_1\ : in STD_LOGIC;
    \s_fracto28_1_reg[10]_0\ : in STD_LOGIC;
    \s_fracto28_1_reg[10]_1\ : in STD_LOGIC;
    \s_fracto28_1_reg[9]_0\ : in STD_LOGIC;
    \output_o_reg[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addsub_sign_o : in STD_LOGIC;
    fpu_op_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_output1_reg[1]\ : in STD_LOGIC;
    \s_output1_reg[7]\ : in STD_LOGIC;
    \s_output1_reg[9]\ : in STD_LOGIC;
    \s_output1_reg[16]\ : in STD_LOGIC;
    \s_output1_reg[25]\ : in STD_LOGIC;
    s_ine_o_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_shl1_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_fracto28_1_reg[26]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_0_0_post_norm_addsub : entity is "post_norm_addsub";
end fpu_design_fpu_0_0_post_norm_addsub;

architecture STRUCTURE of fpu_design_fpu_0_0_post_norm_addsub is
  signal ine_o_i_2_n_0 : STD_LOGIC;
  signal ine_o_i_3_n_0 : STD_LOGIC;
  signal \output_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[12]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[13]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[14]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[15]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[16]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[18]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[19]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[20]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[21]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[21]_i_2_n_0\ : STD_LOGIC;
  signal \output_o[21]_i_3_n_0\ : STD_LOGIC;
  signal \output_o[21]_i_5__0_n_0\ : STD_LOGIC;
  signal \output_o[22]_i_2_n_0\ : STD_LOGIC;
  signal \output_o[26]_i_2_n_0\ : STD_LOGIC;
  signal \output_o[26]_i_3_n_0\ : STD_LOGIC;
  signal \output_o[26]_i_4_n_0\ : STD_LOGIC;
  signal \output_o[26]_i_5__0_n_0\ : STD_LOGIC;
  signal \output_o[26]_i_6_n_0\ : STD_LOGIC;
  signal \output_o[26]_i_8_n_0\ : STD_LOGIC;
  signal \output_o[26]_i_9_n_0\ : STD_LOGIC;
  signal \output_o[29]_i_2_n_0\ : STD_LOGIC;
  signal \output_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[2]_i_3_n_0\ : STD_LOGIC;
  signal \output_o[2]_i_4_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_2__2_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_3__1_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_4__1_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_5__1_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_10_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_11_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_12_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_13_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_14_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_15_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_16_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_17_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_18_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_19_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_20_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_5_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_6_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_7_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_8_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_9_n_0\ : STD_LOGIC;
  signal \output_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \output_o[9]_i_1_n_0\ : STD_LOGIC;
  signal \output_o_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \output_o_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \output_o_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \output_o_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \output_o_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \output_o_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \output_o_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \output_o_reg[10]_i_2_n_7\ : STD_LOGIC;
  signal \output_o_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \output_o_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \output_o_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \output_o_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \output_o_reg[14]_i_2_n_4\ : STD_LOGIC;
  signal \output_o_reg[14]_i_2_n_5\ : STD_LOGIC;
  signal \output_o_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \output_o_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \output_o_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \output_o_reg[18]_i_2_n_1\ : STD_LOGIC;
  signal \output_o_reg[18]_i_2_n_2\ : STD_LOGIC;
  signal \output_o_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \output_o_reg[18]_i_2_n_4\ : STD_LOGIC;
  signal \output_o_reg[18]_i_2_n_5\ : STD_LOGIC;
  signal \output_o_reg[18]_i_2_n_6\ : STD_LOGIC;
  signal \output_o_reg[18]_i_2_n_7\ : STD_LOGIC;
  signal \output_o_reg[22]_i_3_n_3\ : STD_LOGIC;
  signal \output_o_reg[22]_i_3_n_7\ : STD_LOGIC;
  signal \output_o_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \output_o_reg[22]_i_4_n_1\ : STD_LOGIC;
  signal \output_o_reg[22]_i_4_n_2\ : STD_LOGIC;
  signal \output_o_reg[22]_i_4_n_3\ : STD_LOGIC;
  signal \output_o_reg[22]_i_4_n_4\ : STD_LOGIC;
  signal \output_o_reg[22]_i_4_n_5\ : STD_LOGIC;
  signal \output_o_reg[22]_i_4_n_6\ : STD_LOGIC;
  signal \output_o_reg[22]_i_4_n_7\ : STD_LOGIC;
  signal \output_o_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \output_o_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \output_o_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \output_o_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \output_o_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \output_o_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \output_o_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \output_o_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \output_o_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \output_o_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \output_o_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \output_o_reg[2]_i_2_n_7\ : STD_LOGIC;
  signal \output_o_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \output_o_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \output_o_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \output_o_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \output_o_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \output_o_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \output_o_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \output_o_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \output_o_reg[6]_i_2_n_4\ : STD_LOGIC;
  signal \output_o_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \output_o_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \output_o_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal postnorm_addsub_ine_o : STD_LOGIC;
  signal postnorm_addsub_output_o : STD_LOGIC_VECTOR ( 25 downto 1 );
  signal \s_expo9_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_expo9_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_expo9_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_expo9_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_expo9_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_expo9_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_expo9_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_expo9_1_reg_n_0_[7]\ : STD_LOGIC;
  signal s_expo9_3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal s_expo9_31 : STD_LOGIC;
  signal \s_fracto28_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[10]_i_1_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[10]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[10]_i_3_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[27]_i_1_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[8]_i_1_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[8]_i_3_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[9]_i_1_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[9]_i_2_n_0\ : STD_LOGIC;
  signal \s_fracto28_1[9]_i_3_n_0\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[17]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[18]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[20]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[21]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[22]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[23]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[24]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[25]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[26]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[27]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_fracto28_1_reg_n_0_[9]\ : STD_LOGIC;
  signal s_ine_o : STD_LOGIC;
  signal \^s_opa_i_reg[12]\ : STD_LOGIC;
  signal \^s_opb_i_reg[0]\ : STD_LOGIC;
  signal s_output_o : STD_LOGIC_VECTOR ( 29 downto 22 );
  signal \^s_shl1_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^s_shr1_reg[0]_0\ : STD_LOGIC;
  signal s_shr2 : STD_LOGIC;
  signal \NLW_output_o_reg[21]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_o_reg[21]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_output_o_reg[22]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_output_o_reg[22]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ine_o_i_2 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of ine_o_i_3 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \output_o[0]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \output_o[10]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \output_o[11]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \output_o[12]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \output_o[13]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \output_o[14]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \output_o[15]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \output_o[16]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \output_o[17]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \output_o[18]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \output_o[19]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \output_o[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \output_o[20]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \output_o[21]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \output_o[24]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \output_o[27]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \output_o[29]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \output_o[29]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \output_o[2]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \output_o[2]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \output_o[31]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \output_o[3]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \output_o[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \output_o[5]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \output_o[6]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \output_o[7]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \output_o[8]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \output_o[9]_i_1\ : label is "soft_lutpair134";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \output_o_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \output_o_reg[14]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \output_o_reg[18]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \output_o_reg[21]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \output_o_reg[22]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \output_o_reg[22]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \output_o_reg[26]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \output_o_reg[2]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \output_o_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \output_o_reg[6]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \s_fracto28_1[10]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \s_fracto28_1[7]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \s_fracto28_1[8]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \s_fracto28_1[9]_i_2\ : label is "soft_lutpair127";
begin
  \s_opa_i_reg[12]\ <= \^s_opa_i_reg[12]\;
  \s_opb_i_reg[0]\ <= \^s_opb_i_reg[0]\;
  \s_shl1_reg[5]_0\(5 downto 0) <= \^s_shl1_reg[5]_0\(5 downto 0);
  \s_shr1_reg[0]_0\ <= \^s_shr1_reg[0]_0\;
ine_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8A8A8"
    )
        port map (
      I0 => \output_o[29]_i_2_n_0\,
      I1 => ine_o_i_2_n_0,
      I2 => \output_o_reg[2]_i_2_n_7\,
      I3 => s_shr2,
      I4 => \output_o_reg[2]_i_2_n_6\,
      I5 => ine_o_i_3_n_0,
      O => s_ine_o
    );
ine_o_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s_expo9_3(5),
      I1 => s_expo9_3(6),
      I2 => s_expo9_3(0),
      I3 => \output_o[21]_i_3_n_0\,
      O => ine_o_i_2_n_0
    );
ine_o_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^s_shr1_reg[0]_0\,
      I1 => Q(0),
      I2 => p_0_in0_in,
      I3 => \s_fracto28_1_reg_n_0_[0]\,
      O => ine_o_i_3_n_0
    );
ine_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_ine_o,
      Q => postnorm_addsub_ine_o,
      R => '0'
    );
\output_o[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[2]_i_2_n_5\,
      I1 => s_shr2,
      I2 => \output_o_reg[2]_i_2_n_6\,
      O => \output_o[0]_i_1_n_0\
    );
\output_o[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[14]_i_2_n_7\,
      I1 => s_shr2,
      I2 => \output_o_reg[10]_i_2_n_4\,
      O => \output_o[10]_i_1_n_0\
    );
\output_o[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[14]_i_2_n_6\,
      I1 => s_shr2,
      I2 => \output_o_reg[14]_i_2_n_7\,
      O => \output_o[11]_i_1_n_0\
    );
\output_o[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[14]_i_2_n_5\,
      I1 => s_shr2,
      I2 => \output_o_reg[14]_i_2_n_6\,
      O => \output_o[12]_i_1_n_0\
    );
\output_o[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[14]_i_2_n_4\,
      I1 => s_shr2,
      I2 => \output_o_reg[14]_i_2_n_5\,
      O => \output_o[13]_i_1_n_0\
    );
\output_o[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[18]_i_2_n_7\,
      I1 => s_shr2,
      I2 => \output_o_reg[14]_i_2_n_4\,
      O => \output_o[14]_i_1_n_0\
    );
\output_o[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[18]_i_2_n_6\,
      I1 => s_shr2,
      I2 => \output_o_reg[18]_i_2_n_7\,
      O => \output_o[15]_i_1_n_0\
    );
\output_o[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[18]_i_2_n_5\,
      I1 => s_shr2,
      I2 => \output_o_reg[18]_i_2_n_6\,
      O => \output_o[16]_i_1_n_0\
    );
\output_o[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[18]_i_2_n_4\,
      I1 => s_shr2,
      I2 => \output_o_reg[18]_i_2_n_5\,
      O => \output_o[17]_i_1_n_0\
    );
\output_o[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[22]_i_4_n_7\,
      I1 => s_shr2,
      I2 => \output_o_reg[18]_i_2_n_4\,
      O => \output_o[18]_i_1_n_0\
    );
\output_o[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[22]_i_4_n_6\,
      I1 => s_shr2,
      I2 => \output_o_reg[22]_i_4_n_7\,
      O => \output_o[19]_i_1_n_0\
    );
\output_o[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[2]_i_2_n_4\,
      I1 => s_shr2,
      I2 => \output_o_reg[2]_i_2_n_5\,
      O => \output_o[1]_i_1_n_0\
    );
\output_o[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[22]_i_4_n_5\,
      I1 => s_shr2,
      I2 => \output_o_reg[22]_i_4_n_6\,
      O => \output_o[20]_i_1_n_0\
    );
\output_o[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \output_o[21]_i_3_n_0\,
      I1 => s_expo9_3(0),
      I2 => s_expo9_3(6),
      I3 => s_expo9_3(5),
      I4 => \output_o[29]_i_2_n_0\,
      O => \output_o[21]_i_1_n_0\
    );
\output_o[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[22]_i_4_n_4\,
      I1 => s_shr2,
      I2 => \output_o_reg[22]_i_4_n_5\,
      O => \output_o[21]_i_2_n_0\
    );
\output_o[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => s_expo9_3(7),
      I1 => s_expo9_3(2),
      I2 => s_expo9_3(8),
      I3 => s_expo9_3(3),
      I4 => s_expo9_3(1),
      I5 => s_expo9_3(4),
      O => \output_o[21]_i_3_n_0\
    );
\output_o[21]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_expo9_1_reg_n_0_[7]\,
      O => \output_o[21]_i_5__0_n_0\
    );
\output_o[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F777F7F7F777777"
    )
        port map (
      I0 => \output_o[22]_i_2_n_0\,
      I1 => \^s_opb_i_reg[0]\,
      I2 => \output_o[21]_i_1_n_0\,
      I3 => \output_o_reg[22]_i_3_n_7\,
      I4 => s_shr2,
      I5 => \output_o_reg[22]_i_4_n_4\,
      O => s_output_o(22)
    );
\output_o[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555551555151555"
    )
        port map (
      I0 => \^s_opa_i_reg[12]\,
      I1 => \output_o[31]_i_6_n_0\,
      I2 => \output_o[31]_i_5_n_0\,
      I3 => \output_o_reg[22]_0\(31),
      I4 => \output_o_reg[22]_1\(31),
      I5 => \output_o_reg[22]_2\(0),
      O => \output_o[22]_i_2_n_0\
    );
\output_o[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_expo9_3(1),
      I1 => \output_o[29]_i_2_n_0\,
      O => s_output_o(24)
    );
\output_o[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_expo9_31,
      I1 => \s_fracto28_1_reg_n_0_[27]\,
      I2 => \s_fracto28_1_reg_n_0_[26]\,
      O => \output_o[26]_i_2_n_0\
    );
\output_o[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \s_expo9_1_reg_n_0_[2]\,
      I1 => \s_expo9_1_reg_n_0_[3]\,
      O => \output_o[26]_i_3_n_0\
    );
\output_o[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \s_expo9_1_reg_n_0_[1]\,
      I1 => \s_expo9_1_reg_n_0_[2]\,
      O => \output_o[26]_i_4_n_0\
    );
\output_o[26]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => s_expo9_31,
      I1 => \s_fracto28_1_reg_n_0_[27]\,
      I2 => \s_fracto28_1_reg_n_0_[26]\,
      I3 => \s_expo9_1_reg_n_0_[1]\,
      O => \output_o[26]_i_5__0_n_0\
    );
\output_o[26]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \s_fracto28_1_reg_n_0_[26]\,
      I1 => \s_fracto28_1_reg_n_0_[27]\,
      I2 => s_expo9_31,
      I3 => \s_expo9_1_reg_n_0_[0]\,
      O => \output_o[26]_i_6_n_0\
    );
\output_o[26]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \s_expo9_1_reg_n_0_[4]\,
      I1 => \s_expo9_1_reg_n_0_[1]\,
      I2 => \output_o[26]_i_8_n_0\,
      I3 => s_shr2,
      O => s_expo9_31
    );
\output_o[26]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \s_expo9_1_reg_n_0_[3]\,
      I1 => \s_expo9_1_reg_n_0_[5]\,
      I2 => \s_expo9_1_reg_n_0_[6]\,
      I3 => \s_expo9_1_reg_n_0_[7]\,
      I4 => \output_o[26]_i_9_n_0\,
      O => \output_o[26]_i_8_n_0\
    );
\output_o[26]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => \s_fracto28_1_reg_n_0_[27]\,
      I1 => \s_fracto28_1_reg_n_0_[26]\,
      I2 => \s_expo9_1_reg_n_0_[0]\,
      I3 => \s_expo9_1_reg_n_0_[2]\,
      O => \output_o[26]_i_9_n_0\
    );
\output_o[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_expo9_3(4),
      I1 => \output_o[29]_i_2_n_0\,
      O => s_output_o(27)
    );
\output_o[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_expo9_3(6),
      I1 => \output_o[29]_i_2_n_0\,
      O => s_output_o(29)
    );
\output_o[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \output_o[31]_i_6_n_0\,
      I1 => \output_o[31]_i_5_n_0\,
      O => \output_o[29]_i_2_n_0\
    );
\output_o[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[6]_i_2_n_7\,
      I1 => s_shr2,
      I2 => \output_o_reg[2]_i_2_n_4\,
      O => \output_o[2]_i_1_n_0\
    );
\output_o[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"36CCCC64CC36CC64"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => p_1_in4_in,
      I2 => \output_o[2]_i_4_n_0\,
      I3 => \output_o_reg[2]_i_2_0\(0),
      I4 => \output_o_reg[2]_i_2_0\(1),
      I5 => addsub_sign_o,
      O => \output_o[2]_i_3_n_0\
    );
\output_o[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \s_fracto28_1_reg_n_0_[0]\,
      I2 => Q(0),
      I3 => Q(12),
      O => \output_o[2]_i_4_n_0\
    );
\output_o[30]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \s_expo9_1_reg_n_0_[6]\,
      I1 => \s_expo9_1_reg_n_0_[7]\,
      O => \output_o[30]_i_2__2_n_0\
    );
\output_o[30]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \s_expo9_1_reg_n_0_[5]\,
      I1 => \s_expo9_1_reg_n_0_[6]\,
      O => \output_o[30]_i_3__1_n_0\
    );
\output_o[30]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \s_expo9_1_reg_n_0_[4]\,
      I1 => \s_expo9_1_reg_n_0_[5]\,
      O => \output_o[30]_i_4__1_n_0\
    );
\output_o[30]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \s_expo9_1_reg_n_0_[3]\,
      I1 => \s_expo9_1_reg_n_0_[4]\,
      O => \output_o[30]_i_5__1_n_0\
    );
\output_o[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \output_o_reg[22]_0\(18),
      I1 => \output_o_reg[22]_0\(1),
      O => \output_o[31]_i_10_n_0\
    );
\output_o[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \output_o_reg[22]_0\(2),
      I1 => \output_o_reg[22]_0\(11),
      I2 => \output_o_reg[22]_0\(9),
      I3 => \output_o_reg[22]_0\(19),
      O => \output_o[31]_i_11_n_0\
    );
\output_o[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \output_o_reg[22]_0\(23),
      I1 => \output_o_reg[22]_0\(25),
      I2 => \output_o_reg[22]_0\(28),
      I3 => \output_o_reg[22]_0\(29),
      O => \output_o[31]_i_12_n_0\
    );
\output_o[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \output_o_reg[22]_1\(23),
      I1 => \output_o_reg[22]_1\(25),
      I2 => \output_o_reg[22]_1\(28),
      I3 => \output_o_reg[22]_1\(29),
      O => \output_o[31]_i_13_n_0\
    );
\output_o[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \output_o_reg[22]_1\(15),
      I1 => \output_o_reg[22]_1\(16),
      I2 => \output_o_reg[22]_1\(13),
      I3 => \output_o_reg[22]_1\(22),
      O => \output_o[31]_i_14_n_0\
    );
\output_o[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \output_o_reg[22]_1\(14),
      I1 => \output_o_reg[22]_1\(17),
      I2 => \output_o_reg[22]_1\(8),
      I3 => \output_o_reg[22]_1\(21),
      O => \output_o[31]_i_15_n_0\
    );
\output_o[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \output_o_reg[22]_1\(5),
      I1 => \output_o_reg[22]_1\(20),
      I2 => \output_o_reg[22]_1\(6),
      I3 => \output_o_reg[22]_1\(7),
      O => \output_o[31]_i_16_n_0\
    );
\output_o[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \output_o_reg[22]_1\(2),
      I1 => \output_o_reg[22]_1\(11),
      I2 => \output_o_reg[22]_1\(9),
      I3 => \output_o_reg[22]_1\(19),
      O => \output_o[31]_i_17_n_0\
    );
\output_o[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \output_o_reg[22]_0\(15),
      I1 => \output_o_reg[22]_0\(16),
      I2 => \output_o_reg[22]_0\(13),
      I3 => \output_o_reg[22]_0\(22),
      O => \output_o[31]_i_18_n_0\
    );
\output_o[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \output_o_reg[22]_0\(14),
      I1 => \output_o_reg[22]_0\(17),
      I2 => \output_o_reg[22]_0\(8),
      I3 => \output_o_reg[22]_0\(21),
      O => \output_o[31]_i_19_n_0\
    );
\output_o[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000000"
    )
        port map (
      I0 => \output_o_reg[22]_2\(0),
      I1 => \output_o_reg[22]_1\(31),
      I2 => \output_o_reg[22]_0\(31),
      I3 => \output_o[31]_i_5_n_0\,
      I4 => \output_o[31]_i_6_n_0\,
      O => \s_fpu_op_i_reg[0]\
    );
\output_o[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \output_o_reg[22]_0\(5),
      I1 => \output_o_reg[22]_0\(20),
      I2 => \output_o_reg[22]_0\(6),
      I3 => \output_o_reg[22]_0\(7),
      O => \output_o[31]_i_20_n_0\
    );
\output_o[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \output_o[31]_i_7_n_0\,
      I1 => \output_o[31]_i_8_n_0\,
      I2 => \output_o[31]_i_6_n_0\,
      O => \^s_opb_i_reg[0]\
    );
\output_o[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \output_o[31]_i_5_n_0\,
      I1 => \output_o[31]_i_9_n_0\,
      I2 => \output_o[31]_i_10_n_0\,
      I3 => \output_o_reg[22]_0\(12),
      I4 => \output_o_reg[22]_0\(4),
      I5 => \output_o[31]_i_11_n_0\,
      O => \^s_opa_i_reg[12]\
    );
\output_o[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \output_o_reg[22]_0\(26),
      I1 => \output_o_reg[22]_0\(24),
      I2 => \output_o_reg[22]_0\(30),
      I3 => \output_o_reg[22]_0\(27),
      I4 => \output_o[31]_i_12_n_0\,
      O => \output_o[31]_i_5_n_0\
    );
\output_o[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \output_o_reg[22]_1\(26),
      I1 => \output_o_reg[22]_1\(24),
      I2 => \output_o_reg[22]_1\(30),
      I3 => \output_o_reg[22]_1\(27),
      I4 => \output_o[31]_i_13_n_0\,
      O => \output_o[31]_i_6_n_0\
    );
\output_o[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \output_o[31]_i_14_n_0\,
      I1 => \output_o[31]_i_15_n_0\,
      I2 => \output_o[31]_i_16_n_0\,
      I3 => \output_o_reg[22]_1\(0),
      I4 => \output_o_reg[22]_1\(3),
      I5 => \output_o_reg[22]_1\(10),
      O => \output_o[31]_i_7_n_0\
    );
\output_o[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \output_o_reg[22]_1\(18),
      I1 => \output_o_reg[22]_1\(1),
      I2 => \output_o_reg[22]_1\(12),
      I3 => \output_o_reg[22]_1\(4),
      I4 => \output_o[31]_i_17_n_0\,
      O => \output_o[31]_i_8_n_0\
    );
\output_o[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \output_o[31]_i_18_n_0\,
      I1 => \output_o[31]_i_19_n_0\,
      I2 => \output_o[31]_i_20_n_0\,
      I3 => \output_o_reg[22]_0\(0),
      I4 => \output_o_reg[22]_0\(3),
      I5 => \output_o_reg[22]_0\(10),
      O => \output_o[31]_i_9_n_0\
    );
\output_o[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[6]_i_2_n_6\,
      I1 => s_shr2,
      I2 => \output_o_reg[6]_i_2_n_7\,
      O => \output_o[3]_i_1_n_0\
    );
\output_o[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[6]_i_2_n_5\,
      I1 => s_shr2,
      I2 => \output_o_reg[6]_i_2_n_6\,
      O => \output_o[4]_i_1_n_0\
    );
\output_o[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[6]_i_2_n_4\,
      I1 => s_shr2,
      I2 => \output_o_reg[6]_i_2_n_5\,
      O => \output_o[5]_i_1_n_0\
    );
\output_o[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[10]_i_2_n_7\,
      I1 => s_shr2,
      I2 => \output_o_reg[6]_i_2_n_4\,
      O => \output_o[6]_i_1_n_0\
    );
\output_o[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[10]_i_2_n_6\,
      I1 => s_shr2,
      I2 => \output_o_reg[10]_i_2_n_7\,
      O => \output_o[7]_i_1_n_0\
    );
\output_o[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[10]_i_2_n_5\,
      I1 => s_shr2,
      I2 => \output_o_reg[10]_i_2_n_6\,
      O => \output_o[8]_i_1_n_0\
    );
\output_o[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_o_reg[10]_i_2_n_4\,
      I1 => s_shr2,
      I2 => \output_o_reg[10]_i_2_n_5\,
      O => \output_o[9]_i_1_n_0\
    );
\output_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[0]_i_1_n_0\,
      Q => \output_o_reg[31]_0\(0),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[10]_i_1_n_0\,
      Q => \output_o_reg[31]_0\(7),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_o_reg[6]_i_2_n_0\,
      CO(3) => \output_o_reg[10]_i_2_n_0\,
      CO(2) => \output_o_reg[10]_i_2_n_1\,
      CO(1) => \output_o_reg[10]_i_2_n_2\,
      CO(0) => \output_o_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \output_o_reg[10]_i_2_n_4\,
      O(2) => \output_o_reg[10]_i_2_n_5\,
      O(1) => \output_o_reg[10]_i_2_n_6\,
      O(0) => \output_o_reg[10]_i_2_n_7\,
      S(3) => \s_fracto28_1_reg_n_0_[13]\,
      S(2) => \s_fracto28_1_reg_n_0_[12]\,
      S(1) => \s_fracto28_1_reg_n_0_[11]\,
      S(0) => \s_fracto28_1_reg_n_0_[10]\
    );
\output_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[11]_i_1_n_0\,
      Q => \output_o_reg[31]_0\(8),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[12]_i_1_n_0\,
      Q => \output_o_reg[31]_0\(9),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[13]_i_1_n_0\,
      Q => \output_o_reg[31]_0\(10),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[14]_i_1_n_0\,
      Q => \output_o_reg[31]_0\(11),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_o_reg[10]_i_2_n_0\,
      CO(3) => \output_o_reg[14]_i_2_n_0\,
      CO(2) => \output_o_reg[14]_i_2_n_1\,
      CO(1) => \output_o_reg[14]_i_2_n_2\,
      CO(0) => \output_o_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \output_o_reg[14]_i_2_n_4\,
      O(2) => \output_o_reg[14]_i_2_n_5\,
      O(1) => \output_o_reg[14]_i_2_n_6\,
      O(0) => \output_o_reg[14]_i_2_n_7\,
      S(3) => \s_fracto28_1_reg_n_0_[17]\,
      S(2) => \s_fracto28_1_reg_n_0_[16]\,
      S(1) => \s_fracto28_1_reg_n_0_[15]\,
      S(0) => \s_fracto28_1_reg_n_0_[14]\
    );
\output_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[15]_i_1_n_0\,
      Q => \output_o_reg[31]_0\(12),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[16]_i_1_n_0\,
      Q => postnorm_addsub_output_o(16),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[17]_i_1_n_0\,
      Q => \output_o_reg[31]_0\(13),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[18]_i_1_n_0\,
      Q => \output_o_reg[31]_0\(14),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_o_reg[14]_i_2_n_0\,
      CO(3) => \output_o_reg[18]_i_2_n_0\,
      CO(2) => \output_o_reg[18]_i_2_n_1\,
      CO(1) => \output_o_reg[18]_i_2_n_2\,
      CO(0) => \output_o_reg[18]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \output_o_reg[18]_i_2_n_4\,
      O(2) => \output_o_reg[18]_i_2_n_5\,
      O(1) => \output_o_reg[18]_i_2_n_6\,
      O(0) => \output_o_reg[18]_i_2_n_7\,
      S(3) => \s_fracto28_1_reg_n_0_[21]\,
      S(2) => \s_fracto28_1_reg_n_0_[20]\,
      S(1) => \s_fracto28_1_reg_n_0_[19]\,
      S(0) => \s_fracto28_1_reg_n_0_[18]\
    );
\output_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[19]_i_1_n_0\,
      Q => \output_o_reg[31]_0\(15),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[1]_i_1_n_0\,
      Q => postnorm_addsub_output_o(1),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[20]_i_1_n_0\,
      Q => \output_o_reg[31]_0\(16),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[21]_i_2_n_0\,
      Q => \output_o_reg[31]_0\(17),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[21]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_o_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_output_o_reg[21]_i_4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_output_o_reg[21]_i_4_O_UNCONNECTED\(3 downto 1),
      O(0) => s_expo9_3(8),
      S(3 downto 1) => B"000",
      S(0) => \output_o[21]_i_5__0_n_0\
    );
\output_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o(22),
      Q => \output_o_reg[31]_0\(18),
      R => '0'
    );
\output_o_reg[22]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_o_reg[22]_i_4_n_0\,
      CO(3 downto 1) => \NLW_output_o_reg[22]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \output_o_reg[22]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_output_o_reg[22]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => s_shr2,
      O(0) => \output_o_reg[22]_i_3_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \s_fracto28_1_reg_n_0_[27]\,
      S(0) => \s_fracto28_1_reg_n_0_[26]\
    );
\output_o_reg[22]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_o_reg[18]_i_2_n_0\,
      CO(3) => \output_o_reg[22]_i_4_n_0\,
      CO(2) => \output_o_reg[22]_i_4_n_1\,
      CO(1) => \output_o_reg[22]_i_4_n_2\,
      CO(0) => \output_o_reg[22]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \output_o_reg[22]_i_4_n_4\,
      O(2) => \output_o_reg[22]_i_4_n_5\,
      O(1) => \output_o_reg[22]_i_4_n_6\,
      O(0) => \output_o_reg[22]_i_4_n_7\,
      S(3) => \s_fracto28_1_reg_n_0_[25]\,
      S(2) => \s_fracto28_1_reg_n_0_[24]\,
      S(1) => \s_fracto28_1_reg_n_0_[23]\,
      S(0) => \s_fracto28_1_reg_n_0_[22]\
    );
\output_o_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo9_3(0),
      Q => \output_o_reg[31]_0\(19),
      S => \output_o[21]_i_1_n_0\
    );
\output_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o(24),
      Q => \output_o_reg[31]_0\(20),
      R => '0'
    );
\output_o_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo9_3(2),
      Q => postnorm_addsub_output_o(25),
      S => \output_o[21]_i_1_n_0\
    );
\output_o_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo9_3(3),
      Q => \output_o_reg[31]_0\(21),
      S => \output_o[21]_i_1_n_0\
    );
\output_o_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output_o_reg[26]_i_1_n_0\,
      CO(2) => \output_o_reg[26]_i_1_n_1\,
      CO(1) => \output_o_reg[26]_i_1_n_2\,
      CO(0) => \output_o_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \s_expo9_1_reg_n_0_[2]\,
      DI(2) => \s_expo9_1_reg_n_0_[1]\,
      DI(1) => \output_o[26]_i_2_n_0\,
      DI(0) => \s_expo9_1_reg_n_0_[0]\,
      O(3 downto 0) => s_expo9_3(3 downto 0),
      S(3) => \output_o[26]_i_3_n_0\,
      S(2) => \output_o[26]_i_4_n_0\,
      S(1) => \output_o[26]_i_5__0_n_0\,
      S(0) => \output_o[26]_i_6_n_0\
    );
\output_o_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o(27),
      Q => \output_o_reg[31]_0\(22),
      R => '0'
    );
\output_o_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo9_3(5),
      Q => \output_o_reg[31]_0\(23),
      S => \output_o[21]_i_1_n_0\
    );
\output_o_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o(29),
      Q => \output_o_reg[31]_0\(24),
      R => '0'
    );
\output_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[2]_i_1_n_0\,
      Q => \output_o_reg[31]_0\(1),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output_o_reg[2]_i_2_n_0\,
      CO(2) => \output_o_reg[2]_i_2_n_1\,
      CO(1) => \output_o_reg[2]_i_2_n_2\,
      CO(0) => \output_o_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_1_in4_in,
      DI(0) => '0',
      O(3) => \output_o_reg[2]_i_2_n_4\,
      O(2) => \output_o_reg[2]_i_2_n_5\,
      O(1) => \output_o_reg[2]_i_2_n_6\,
      O(0) => \output_o_reg[2]_i_2_n_7\,
      S(3) => \s_fracto28_1_reg_n_0_[5]\,
      S(2) => \s_fracto28_1_reg_n_0_[4]\,
      S(1) => \output_o[2]_i_3_n_0\,
      S(0) => p_1_in2_in
    );
\output_o_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo9_3(7),
      Q => \output_o_reg[31]_0\(25),
      S => \output_o[21]_i_1_n_0\
    );
\output_o_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_o_reg[26]_i_1_n_0\,
      CO(3) => \output_o_reg[30]_i_1_n_0\,
      CO(2) => \output_o_reg[30]_i_1_n_1\,
      CO(1) => \output_o_reg[30]_i_1_n_2\,
      CO(0) => \output_o_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \s_expo9_1_reg_n_0_[6]\,
      DI(2) => \s_expo9_1_reg_n_0_[5]\,
      DI(1) => \s_expo9_1_reg_n_0_[4]\,
      DI(0) => \s_expo9_1_reg_n_0_[3]\,
      O(3 downto 0) => s_expo9_3(7 downto 4),
      S(3) => \output_o[30]_i_2__2_n_0\,
      S(2) => \output_o[30]_i_3__1_n_0\,
      S(1) => \output_o[30]_i_4__1_n_0\,
      S(0) => \output_o[30]_i_5__1_n_0\
    );
\output_o_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(0),
      Q => \output_o_reg[31]_0\(26),
      R => '0'
    );
\output_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[3]_i_1_n_0\,
      Q => \output_o_reg[31]_0\(2),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[4]_i_1_n_0\,
      Q => \output_o_reg[31]_0\(3),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[5]_i_1_n_0\,
      Q => \output_o_reg[31]_0\(4),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[6]_i_1_n_0\,
      Q => \output_o_reg[31]_0\(5),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_o_reg[2]_i_2_n_0\,
      CO(3) => \output_o_reg[6]_i_2_n_0\,
      CO(2) => \output_o_reg[6]_i_2_n_1\,
      CO(1) => \output_o_reg[6]_i_2_n_2\,
      CO(0) => \output_o_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \output_o_reg[6]_i_2_n_4\,
      O(2) => \output_o_reg[6]_i_2_n_5\,
      O(1) => \output_o_reg[6]_i_2_n_6\,
      O(0) => \output_o_reg[6]_i_2_n_7\,
      S(3) => \s_fracto28_1_reg_n_0_[9]\,
      S(2) => \s_fracto28_1_reg_n_0_[8]\,
      S(1) => \s_fracto28_1_reg_n_0_[7]\,
      S(0) => \s_fracto28_1_reg_n_0_[6]\
    );
\output_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[7]_i_1_n_0\,
      Q => postnorm_addsub_output_o(7),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[8]_i_1_n_0\,
      Q => \output_o_reg[31]_0\(6),
      R => \output_o[21]_i_1_n_0\
    );
\output_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[9]_i_1_n_0\,
      Q => postnorm_addsub_output_o(9),
      R => \output_o[21]_i_1_n_0\
    );
\s_expo9_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo9_1_reg[0]_0\,
      Q => \s_expo9_1_reg_n_0_[0]\,
      R => '0'
    );
\s_expo9_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo9_1_reg[1]_0\,
      Q => \s_expo9_1_reg_n_0_[1]\,
      R => s_shr11
    );
\s_expo9_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo9_1_reg[2]_0\,
      Q => \s_expo9_1_reg_n_0_[2]\,
      R => s_shr11
    );
\s_expo9_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo9_1_reg[3]_0\,
      Q => \s_expo9_1_reg_n_0_[3]\,
      R => s_shr11
    );
\s_expo9_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo9_1_reg[4]_0\,
      Q => \s_expo9_1_reg_n_0_[4]\,
      R => s_shr11
    );
\s_expo9_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo9_1_reg[5]_0\,
      Q => \s_expo9_1_reg_n_0_[5]\,
      R => s_shr11
    );
\s_expo9_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo9_1_reg[6]_0\,
      Q => \s_expo9_1_reg_n_0_[6]\,
      R => s_shr11
    );
\s_expo9_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo9_1_reg[7]_0\,
      Q => \s_expo9_1_reg_n_0_[7]\,
      R => s_shr11
    );
\s_fracto28_1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000101"
    )
        port map (
      I0 => \s_fracto28_1[1]_i_2_n_0\,
      I1 => \^s_shl1_reg[5]_0\(0),
      I2 => \^s_shl1_reg[5]_0\(5),
      I3 => Q(1),
      I4 => \^s_shr1_reg[0]_0\,
      O => \s_fracto28_1[0]_i_1_n_0\
    );
\s_fracto28_1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0D1C0C0C0D1C0F3"
    )
        port map (
      I0 => \s_fracto28_1[10]_i_2_n_0\,
      I1 => \^s_shr1_reg[0]_0\,
      I2 => Q(11),
      I3 => \^s_shl1_reg[5]_0\(5),
      I4 => \^s_shl1_reg[5]_0\(0),
      I5 => \s_fracto28_1_reg[10]_0\,
      O => \s_fracto28_1[10]_i_1_n_0\
    );
\s_fracto28_1[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fracto28_1[10]_i_3_n_0\,
      I1 => \^s_shl1_reg[5]_0\(1),
      I2 => \s_fracto28_1_reg[10]_1\,
      O => \s_fracto28_1[10]_i_2_n_0\
    );
\s_fracto28_1[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => Q(3),
      I1 => \^s_shl1_reg[5]_0\(2),
      I2 => \^s_shl1_reg[5]_0\(3),
      I3 => \^s_shl1_reg[5]_0\(4),
      I4 => Q(7),
      O => \s_fracto28_1[10]_i_3_n_0\
    );
\s_fracto28_1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDCCCDCF01000103"
    )
        port map (
      I0 => \s_fracto28_1[1]_i_2_n_0\,
      I1 => \^s_shr1_reg[0]_0\,
      I2 => \^s_shl1_reg[5]_0\(5),
      I3 => \^s_shl1_reg[5]_0\(0),
      I4 => \s_fracto28_1[2]_i_2_n_0\,
      I5 => Q(2),
      O => \s_fracto28_1[1]_i_1_n_0\
    );
\s_fracto28_1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \^s_shl1_reg[5]_0\(1),
      I1 => \^s_shl1_reg[5]_0\(3),
      I2 => Q(0),
      I3 => \^s_shl1_reg[5]_0\(4),
      I4 => \^s_shl1_reg[5]_0\(2),
      O => \s_fracto28_1[1]_i_2_n_0\
    );
\s_fracto28_1[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => \s_fracto28_1_reg[27]_0\,
      I1 => \^s_shl1_reg[5]_0\(0),
      I2 => \^s_shl1_reg[5]_0\(5),
      I3 => \^s_shr1_reg[0]_0\,
      I4 => \s_fracto28_1_reg[27]_1\,
      O => \s_fracto28_1[27]_i_1_n_0\
    );
\s_fracto28_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCDCFCD00010301"
    )
        port map (
      I0 => \s_fracto28_1[3]_i_2_n_0\,
      I1 => \^s_shr1_reg[0]_0\,
      I2 => \^s_shl1_reg[5]_0\(5),
      I3 => \^s_shl1_reg[5]_0\(0),
      I4 => \s_fracto28_1[2]_i_2_n_0\,
      I5 => Q(3),
      O => \s_fracto28_1[2]_i_1_n_0\
    );
\s_fracto28_1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \^s_shl1_reg[5]_0\(1),
      I1 => \^s_shl1_reg[5]_0\(3),
      I2 => Q(1),
      I3 => \^s_shl1_reg[5]_0\(4),
      I4 => \^s_shl1_reg[5]_0\(2),
      O => \s_fracto28_1[2]_i_2_n_0\
    );
\s_fracto28_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0D1C0C0C0D1C0F3"
    )
        port map (
      I0 => \s_fracto28_1[3]_i_2_n_0\,
      I1 => \^s_shr1_reg[0]_0\,
      I2 => Q(4),
      I3 => \^s_shl1_reg[5]_0\(5),
      I4 => \^s_shl1_reg[5]_0\(0),
      I5 => \s_fracto28_1[4]_i_2_n_0\,
      O => \s_fracto28_1[3]_i_1_n_0\
    );
\s_fracto28_1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4FFF7"
    )
        port map (
      I0 => Q(0),
      I1 => \^s_shl1_reg[5]_0\(1),
      I2 => \^s_shl1_reg[5]_0\(2),
      I3 => \^s_shl1_reg[5]_0\(4),
      I4 => Q(2),
      I5 => \^s_shl1_reg[5]_0\(3),
      O => \s_fracto28_1[3]_i_2_n_0\
    );
\s_fracto28_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCDCFCD00010301"
    )
        port map (
      I0 => \s_fracto28_1[5]_i_2_n_0\,
      I1 => \^s_shr1_reg[0]_0\,
      I2 => \^s_shl1_reg[5]_0\(5),
      I3 => \^s_shl1_reg[5]_0\(0),
      I4 => \s_fracto28_1[4]_i_2_n_0\,
      I5 => Q(5),
      O => \s_fracto28_1[4]_i_1_n_0\
    );
\s_fracto28_1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4FFF7"
    )
        port map (
      I0 => Q(1),
      I1 => \^s_shl1_reg[5]_0\(1),
      I2 => \^s_shl1_reg[5]_0\(2),
      I3 => \^s_shl1_reg[5]_0\(4),
      I4 => Q(3),
      I5 => \^s_shl1_reg[5]_0\(3),
      O => \s_fracto28_1[4]_i_2_n_0\
    );
\s_fracto28_1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCDCFCD00010301"
    )
        port map (
      I0 => \s_fracto28_1[6]_i_2_n_0\,
      I1 => \^s_shr1_reg[0]_0\,
      I2 => \^s_shl1_reg[5]_0\(5),
      I3 => \^s_shl1_reg[5]_0\(0),
      I4 => \s_fracto28_1[5]_i_2_n_0\,
      I5 => Q(6),
      O => \s_fracto28_1[5]_i_1_n_0\
    );
\s_fracto28_1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \^s_shl1_reg[5]_0\(2),
      I1 => \^s_shl1_reg[5]_0\(4),
      I2 => Q(2),
      I3 => \^s_shl1_reg[5]_0\(3),
      I4 => \^s_shl1_reg[5]_0\(1),
      I5 => \s_fracto28_1[7]_i_3_n_0\,
      O => \s_fracto28_1[5]_i_2_n_0\
    );
\s_fracto28_1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0D1C0C0C0D1C0F3"
    )
        port map (
      I0 => \s_fracto28_1[6]_i_2_n_0\,
      I1 => \^s_shr1_reg[0]_0\,
      I2 => Q(7),
      I3 => \^s_shl1_reg[5]_0\(5),
      I4 => \^s_shl1_reg[5]_0\(0),
      I5 => \s_fracto28_1[7]_i_2_n_0\,
      O => \s_fracto28_1[6]_i_1_n_0\
    );
\s_fracto28_1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \^s_shl1_reg[5]_0\(2),
      I1 => \^s_shl1_reg[5]_0\(4),
      I2 => Q(3),
      I3 => \^s_shl1_reg[5]_0\(3),
      I4 => \^s_shl1_reg[5]_0\(1),
      I5 => \s_fracto28_1[8]_i_3_n_0\,
      O => \s_fracto28_1[6]_i_2_n_0\
    );
\s_fracto28_1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0D1C0C0C0D1C0F3"
    )
        port map (
      I0 => \s_fracto28_1[7]_i_2_n_0\,
      I1 => \^s_shr1_reg[0]_0\,
      I2 => Q(8),
      I3 => \^s_shl1_reg[5]_0\(5),
      I4 => \^s_shl1_reg[5]_0\(0),
      I5 => \s_fracto28_1[8]_i_2_n_0\,
      O => \s_fracto28_1[7]_i_1_n_0\
    );
\s_fracto28_1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fracto28_1[7]_i_3_n_0\,
      I1 => \^s_shl1_reg[5]_0\(1),
      I2 => \s_fracto28_1[9]_i_3_n_0\,
      O => \s_fracto28_1[7]_i_2_n_0\
    );
\s_fracto28_1[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => Q(0),
      I1 => \^s_shl1_reg[5]_0\(2),
      I2 => \^s_shl1_reg[5]_0\(3),
      I3 => Q(4),
      I4 => \^s_shl1_reg[5]_0\(4),
      O => \s_fracto28_1[7]_i_3_n_0\
    );
\s_fracto28_1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCDCFCD00010301"
    )
        port map (
      I0 => \s_fracto28_1[9]_i_2_n_0\,
      I1 => \^s_shr1_reg[0]_0\,
      I2 => \^s_shl1_reg[5]_0\(5),
      I3 => \^s_shl1_reg[5]_0\(0),
      I4 => \s_fracto28_1[8]_i_2_n_0\,
      I5 => Q(9),
      O => \s_fracto28_1[8]_i_1_n_0\
    );
\s_fracto28_1[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fracto28_1[8]_i_3_n_0\,
      I1 => \^s_shl1_reg[5]_0\(1),
      I2 => \s_fracto28_1[10]_i_3_n_0\,
      O => \s_fracto28_1[8]_i_2_n_0\
    );
\s_fracto28_1[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => Q(1),
      I1 => \^s_shl1_reg[5]_0\(2),
      I2 => \^s_shl1_reg[5]_0\(3),
      I3 => Q(5),
      I4 => \^s_shl1_reg[5]_0\(4),
      O => \s_fracto28_1[8]_i_3_n_0\
    );
\s_fracto28_1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0D1C0C0C0D1C0F3"
    )
        port map (
      I0 => \s_fracto28_1[9]_i_2_n_0\,
      I1 => \^s_shr1_reg[0]_0\,
      I2 => Q(10),
      I3 => \^s_shl1_reg[5]_0\(5),
      I4 => \^s_shl1_reg[5]_0\(0),
      I5 => \s_fracto28_1[10]_i_2_n_0\,
      O => \s_fracto28_1[9]_i_1_n_0\
    );
\s_fracto28_1[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fracto28_1[9]_i_3_n_0\,
      I1 => \^s_shl1_reg[5]_0\(1),
      I2 => \s_fracto28_1_reg[9]_0\,
      O => \s_fracto28_1[9]_i_2_n_0\
    );
\s_fracto28_1[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => Q(2),
      I1 => \^s_shl1_reg[5]_0\(2),
      I2 => \^s_shl1_reg[5]_0\(3),
      I3 => \^s_shl1_reg[5]_0\(4),
      I4 => Q(6),
      O => \s_fracto28_1[9]_i_3_n_0\
    );
\s_fracto28_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1[0]_i_1_n_0\,
      Q => \s_fracto28_1_reg_n_0_[0]\,
      R => '0'
    );
\s_fracto28_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1[10]_i_1_n_0\,
      Q => \s_fracto28_1_reg_n_0_[10]\,
      R => '0'
    );
\s_fracto28_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1_reg[26]_0\(0),
      Q => \s_fracto28_1_reg_n_0_[11]\,
      R => '0'
    );
\s_fracto28_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1_reg[26]_0\(1),
      Q => \s_fracto28_1_reg_n_0_[12]\,
      R => '0'
    );
\s_fracto28_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1_reg[26]_0\(2),
      Q => \s_fracto28_1_reg_n_0_[13]\,
      R => '0'
    );
\s_fracto28_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1_reg[26]_0\(3),
      Q => \s_fracto28_1_reg_n_0_[14]\,
      R => '0'
    );
\s_fracto28_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1_reg[26]_0\(4),
      Q => \s_fracto28_1_reg_n_0_[15]\,
      R => '0'
    );
\s_fracto28_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1_reg[26]_0\(5),
      Q => \s_fracto28_1_reg_n_0_[16]\,
      R => '0'
    );
\s_fracto28_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1_reg[26]_0\(6),
      Q => \s_fracto28_1_reg_n_0_[17]\,
      R => '0'
    );
\s_fracto28_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1_reg[26]_0\(7),
      Q => \s_fracto28_1_reg_n_0_[18]\,
      R => '0'
    );
\s_fracto28_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1_reg[26]_0\(8),
      Q => \s_fracto28_1_reg_n_0_[19]\,
      R => '0'
    );
\s_fracto28_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1[1]_i_1_n_0\,
      Q => p_0_in0_in,
      R => '0'
    );
\s_fracto28_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1_reg[26]_0\(9),
      Q => \s_fracto28_1_reg_n_0_[20]\,
      R => '0'
    );
\s_fracto28_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1_reg[26]_0\(10),
      Q => \s_fracto28_1_reg_n_0_[21]\,
      R => '0'
    );
\s_fracto28_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1_reg[26]_0\(11),
      Q => \s_fracto28_1_reg_n_0_[22]\,
      R => '0'
    );
\s_fracto28_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1_reg[26]_0\(12),
      Q => \s_fracto28_1_reg_n_0_[23]\,
      R => '0'
    );
\s_fracto28_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1_reg[26]_0\(13),
      Q => \s_fracto28_1_reg_n_0_[24]\,
      R => '0'
    );
\s_fracto28_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1_reg[26]_0\(14),
      Q => \s_fracto28_1_reg_n_0_[25]\,
      R => '0'
    );
\s_fracto28_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1_reg[26]_0\(15),
      Q => \s_fracto28_1_reg_n_0_[26]\,
      R => '0'
    );
\s_fracto28_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1[27]_i_1_n_0\,
      Q => \s_fracto28_1_reg_n_0_[27]\,
      R => '0'
    );
\s_fracto28_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1[2]_i_1_n_0\,
      Q => p_1_in2_in,
      R => '0'
    );
\s_fracto28_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1[3]_i_1_n_0\,
      Q => p_1_in4_in,
      R => '0'
    );
\s_fracto28_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1[4]_i_1_n_0\,
      Q => \s_fracto28_1_reg_n_0_[4]\,
      R => '0'
    );
\s_fracto28_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1[5]_i_1_n_0\,
      Q => \s_fracto28_1_reg_n_0_[5]\,
      R => '0'
    );
\s_fracto28_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1[6]_i_1_n_0\,
      Q => \s_fracto28_1_reg_n_0_[6]\,
      R => '0'
    );
\s_fracto28_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1[7]_i_1_n_0\,
      Q => \s_fracto28_1_reg_n_0_[7]\,
      R => '0'
    );
\s_fracto28_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1[8]_i_1_n_0\,
      Q => \s_fracto28_1_reg_n_0_[8]\,
      R => '0'
    );
\s_fracto28_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fracto28_1[9]_i_1_n_0\,
      Q => \s_fracto28_1_reg_n_0_[9]\,
      R => '0'
    );
\s_ine_o_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => fpu_op_i(0),
      I1 => fpu_op_i(1),
      I2 => postnorm_addsub_ine_o,
      I3 => s_ine_o_reg,
      O => \fpu_op_i[1]_0\
    );
\s_output1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => fpu_op_i(0),
      I1 => fpu_op_i(1),
      I2 => postnorm_addsub_output_o(16),
      I3 => \s_output1_reg[16]\,
      O => \fpu_op_i[1]\(3)
    );
\s_output1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => fpu_op_i(0),
      I1 => fpu_op_i(1),
      I2 => postnorm_addsub_output_o(1),
      I3 => \s_output1_reg[1]\,
      O => \fpu_op_i[1]\(0)
    );
\s_output1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => fpu_op_i(0),
      I1 => fpu_op_i(1),
      I2 => postnorm_addsub_output_o(25),
      I3 => \s_output1_reg[25]\,
      O => \fpu_op_i[1]\(4)
    );
\s_output1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => fpu_op_i(0),
      I1 => fpu_op_i(1),
      I2 => postnorm_addsub_output_o(7),
      I3 => \s_output1_reg[7]\,
      O => \fpu_op_i[1]\(1)
    );
\s_output1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => fpu_op_i(0),
      I1 => fpu_op_i(1),
      I2 => postnorm_addsub_output_o(9),
      I3 => \s_output1_reg[9]\,
      O => \fpu_op_i[1]\(2)
    );
\s_shl1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_shl1_reg[5]_1\(0),
      Q => \^s_shl1_reg[5]_0\(0),
      R => SR(0)
    );
\s_shl1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_shl1_reg[5]_1\(1),
      Q => \^s_shl1_reg[5]_0\(1),
      R => SR(0)
    );
\s_shl1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_shl1_reg[5]_1\(2),
      Q => \^s_shl1_reg[5]_0\(2),
      R => SR(0)
    );
\s_shl1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_shl1_reg[5]_1\(3),
      Q => \^s_shl1_reg[5]_0\(3),
      R => SR(0)
    );
\s_shl1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_shl1_reg[5]_1\(4),
      Q => \^s_shl1_reg[5]_0\(4),
      R => SR(0)
    );
\s_shl1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_shl1_reg[5]_1\(5),
      Q => \^s_shl1_reg[5]_0\(5),
      R => SR(0)
    );
\s_shr1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_shr1_reg[0]_1\,
      Q => \^s_shr1_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_0_0_post_norm_div is
  port (
    s_sign_i : out STD_LOGIC;
    post_norm_div_ine : out STD_LOGIC;
    \s_opb_i_reg[0]_0\ : out STD_LOGIC;
    \s_opa_i_reg[0]_0\ : out STD_LOGIC;
    \s_expb_reg[1]_0\ : out STD_LOGIC;
    s_ine_o : out STD_LOGIC;
    \s_opa_i_reg[0]_1\ : out STD_LOGIC;
    s_output_o0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_expa_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \s_frac_rnd_reg[22]\ : out STD_LOGIC;
    s_ine_o_0 : out STD_LOGIC;
    s_output_o0_in_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    post_norm_div_output : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_sign_i_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_expa_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp0 : in STD_LOGIC;
    \output_o_reg[21]_0\ : in STD_LOGIC;
    s_expo3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \s_exp_10_o_reg[3]\ : in STD_LOGIC;
    s_expb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_o_reg[0]_0\ : in STD_LOGIC;
    ine_o_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ine_o_reg_1 : in STD_LOGIC;
    ine_o_reg_2 : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \prod2[0][3][9]_i_15\ : in STD_LOGIC;
    \output_o_reg[22]_0\ : in STD_LOGIC;
    \output_o_reg[22]_1\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_o_reg[22]_2\ : in STD_LOGIC;
    \s_fraco2_reg[3]_i_2_0\ : in STD_LOGIC;
    \s_fraco2_reg[3]_i_2_1\ : in STD_LOGIC;
    \output_o_reg[22]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ine_i : in STD_LOGIC;
    \output_o_reg[30]_0\ : in STD_LOGIC;
    s_sign_i_2 : in STD_LOGIC;
    \s_qutnt_i_reg[26]_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \s_exp_10_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rmndr_o : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_0_0_post_norm_div : entity is "post_norm_div";
end fpu_design_fpu_0_0_post_norm_div;

architecture STRUCTURE of fpu_design_fpu_0_0_post_norm_div is
  signal R : STD_LOGIC;
  signal \i_post_norm_sqrt/eqOp\ : STD_LOGIC;
  signal \i_post_norm_sqrt/s_output_o1\ : STD_LOGIC;
  signal \ine_o_i_10__0_n_0\ : STD_LOGIC;
  signal ine_o_i_10_n_0 : STD_LOGIC;
  signal \ine_o_i_11__0_n_0\ : STD_LOGIC;
  signal ine_o_i_11_n_0 : STD_LOGIC;
  signal \ine_o_i_12__0_n_0\ : STD_LOGIC;
  signal ine_o_i_12_n_0 : STD_LOGIC;
  signal \ine_o_i_13__0_n_0\ : STD_LOGIC;
  signal ine_o_i_13_n_0 : STD_LOGIC;
  signal ine_o_i_14_n_0 : STD_LOGIC;
  signal ine_o_i_19_n_0 : STD_LOGIC;
  signal \ine_o_i_2__1_n_0\ : STD_LOGIC;
  signal \ine_o_i_3__0_n_0\ : STD_LOGIC;
  signal \ine_o_i_3__1_n_0\ : STD_LOGIC;
  signal \ine_o_i_4__0_n_0\ : STD_LOGIC;
  signal ine_o_i_4_n_0 : STD_LOGIC;
  signal \ine_o_i_5__0_n_0\ : STD_LOGIC;
  signal \ine_o_i_6__0_n_0\ : STD_LOGIC;
  signal ine_o_i_6_n_0 : STD_LOGIC;
  signal \ine_o_i_7__0_n_0\ : STD_LOGIC;
  signal \ine_o_i_8__0_n_0\ : STD_LOGIC;
  signal \ine_o_i_9__0_n_0\ : STD_LOGIC;
  signal ine_o_i_9_n_0 : STD_LOGIC;
  signal \output_o[21]_i_2__1_n_0\ : STD_LOGIC;
  signal \output_o[21]_i_3__1_n_0\ : STD_LOGIC;
  signal \output_o[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[22]_i_3_n_0\ : STD_LOGIC;
  signal \output_o[22]_i_5_n_0\ : STD_LOGIC;
  signal \output_o[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \output_o[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \output_o[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \output_o[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \output_o[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_10_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_13_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_3_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_4_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_5_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_7_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_9_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_1__0_n_0\ : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal s_exp_10_i : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \s_exp_10_o[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_exp_10_o[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_exp_10_o[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_exp_10_o[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_exp_10_o[3]_i_7_n_0\ : STD_LOGIC;
  signal \s_exp_10_o[3]_i_8_n_0\ : STD_LOGIC;
  signal \s_exp_10_o[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_exp_10_o[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_exp_10_o[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_exp_10_o[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_exp_10_o[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_exp_10_o[7]_i_7_n_0\ : STD_LOGIC;
  signal \s_exp_10_o[7]_i_8_n_0\ : STD_LOGIC;
  signal \s_exp_10_o[7]_i_9_n_0\ : STD_LOGIC;
  signal \s_exp_10_o[9]_i_2_n_0\ : STD_LOGIC;
  signal \s_exp_10_o_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_exp_10_o_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \s_exp_10_o_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \s_exp_10_o_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \s_exp_10_o_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_exp_10_o_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \s_exp_10_o_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \s_exp_10_o_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \s_exp_10_o_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal s_expa : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_expb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_expb_reg[1]_0\ : STD_LOGIC;
  signal s_expo1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal s_expo10 : STD_LOGIC;
  signal \s_expo1[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_expo1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_expo1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_expo1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_expo1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_expo1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_expo1[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_expo1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_expo1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_expo1[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_expo1[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_expo1[8]_i_4_n_0\ : STD_LOGIC;
  signal \s_expo1[8]_i_5_n_0\ : STD_LOGIC;
  signal \s_expo1[8]_i_6_n_0\ : STD_LOGIC;
  signal \s_expo1[8]_i_7_n_0\ : STD_LOGIC;
  signal \s_expo1_reg[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \s_expo1_reg[8]_i_3__0_n_1\ : STD_LOGIC;
  signal \s_expo1_reg[8]_i_3__0_n_2\ : STD_LOGIC;
  signal \s_expo1_reg[8]_i_3__0_n_3\ : STD_LOGIC;
  signal \s_expo3[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_expo3[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_expo3[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_expo3[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_expo3[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_expo3[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_expo3[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_expo3[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_expo3[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_expo3[8]_i_2_n_0\ : STD_LOGIC;
  signal s_expo3_2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \s_expo3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_expo3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \s_expo3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \s_expo3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \s_expo3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_expo3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \s_expo3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \s_expo3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \s_expo3_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_expo3_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_expo3_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_expo3_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_expo3_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_expo3_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_expo3_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_expo3_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_fraco1[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_fraco1[10]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[10]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[10]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[10]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1[11]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[11]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[11]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1[11]_i_5_n_0\ : STD_LOGIC;
  signal \s_fraco1[12]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[12]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[12]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1[12]_i_5_n_0\ : STD_LOGIC;
  signal \s_fraco1[13]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[13]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[13]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[13]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1[13]_i_5_n_0\ : STD_LOGIC;
  signal \s_fraco1[14]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[14]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[14]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[14]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1[14]_i_5_n_0\ : STD_LOGIC;
  signal \s_fraco1[14]_i_6_n_0\ : STD_LOGIC;
  signal \s_fraco1[15]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[15]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[16]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[16]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[16]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[17]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[17]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[17]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[18]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[18]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[18]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[19]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[19]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[19]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1[20]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[20]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[20]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[20]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1[21]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[21]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[21]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[21]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1[22]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[22]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[22]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[22]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1[23]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[23]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[23]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[23]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1[24]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[24]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[24]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[25]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[25]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[26]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[26]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1[2]_i_5_n_0\ : STD_LOGIC;
  signal \s_fraco1[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_fraco1[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_fraco1[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_fraco1[6]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1[6]_i_5_n_0\ : STD_LOGIC;
  signal \s_fraco1[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1[8]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[8]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[8]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1[9]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco1[9]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco1[9]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco1[9]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco1_reg_n_0_[0]\ : STD_LOGIC;
  signal s_fraco2 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \s_fraco2[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[10]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[11]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[12]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[13]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[14]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[15]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[16]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[17]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[18]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[19]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[20]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[21]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[22]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[3]_i_10_n_0\ : STD_LOGIC;
  signal \s_fraco2[3]_i_11_n_0\ : STD_LOGIC;
  signal \s_fraco2[3]_i_12_n_0\ : STD_LOGIC;
  signal \s_fraco2[3]_i_13_n_0\ : STD_LOGIC;
  signal \s_fraco2[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_fraco2[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_fraco2[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_fraco2[3]_i_8_n_0\ : STD_LOGIC;
  signal \s_fraco2[3]_i_9_n_0\ : STD_LOGIC;
  signal \s_fraco2[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[6]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[8]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2[9]_i_1_n_0\ : STD_LOGIC;
  signal \s_fraco2_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco2_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \s_fraco2_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \s_fraco2_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \s_fraco2_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \s_fraco2_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \s_fraco2_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \s_fraco2_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \s_fraco2_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco2_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \s_fraco2_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \s_fraco2_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \s_fraco2_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \s_fraco2_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \s_fraco2_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \s_fraco2_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \s_fraco2_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco2_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \s_fraco2_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \s_fraco2_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \s_fraco2_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \s_fraco2_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \s_fraco2_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \s_fraco2_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \s_fraco2_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco2_reg[22]_i_2_n_1\ : STD_LOGIC;
  signal \s_fraco2_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \s_fraco2_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \s_fraco2_reg[22]_i_2_n_4\ : STD_LOGIC;
  signal \s_fraco2_reg[22]_i_2_n_5\ : STD_LOGIC;
  signal \s_fraco2_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \s_fraco2_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \s_fraco2_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco2_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \s_fraco2_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \s_fraco2_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \s_fraco2_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \s_fraco2_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \s_fraco2_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \s_fraco2_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \s_fraco2_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_fraco2_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \s_fraco2_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \s_fraco2_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \s_fraco2_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \s_fraco2_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \s_fraco2_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \s_fraco2_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal s_guard : STD_LOGIC;
  signal s_ine_o_1 : STD_LOGIC;
  signal \^s_opa_i_reg[0]_0\ : STD_LOGIC;
  signal s_output_o : STD_LOGIC_VECTOR ( 30 downto 22 );
  signal s_output_o1 : STD_LOGIC;
  signal \s_qutnt_i_reg_n_0_[26]\ : STD_LOGIC;
  signal s_rmndr_i : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal s_round : STD_LOGIC;
  signal s_shl1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_shl1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal s_shr1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \s_shr1[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_shr1[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_shr1[5]_i_4_n_0\ : STD_LOGIC;
  signal \^s_sign_i\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal serial_div_sign : STD_LOGIC;
  signal v_shr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_s_exp_10_o_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_s_exp_10_o_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_s_expo1_reg[8]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_expo3_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_expo3_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_s_fraco2_reg[22]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_s_fraco2_reg[22]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ine_o_i_10__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ine_o_i_11__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of ine_o_i_13 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of ine_o_i_14 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of ine_o_i_19 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ine_o_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ine_o_i_3__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ine_o_i_7__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of ine_o_i_9 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \output_o[21]_i_3__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \output_o[22]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \output_o[22]_i_1__2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \output_o[22]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \output_o[23]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \output_o[24]_i_1__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \output_o[25]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \output_o[26]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \output_o[27]_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \output_o[28]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \output_o[29]_i_1__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \output_o[30]_i_10\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \output_o[30]_i_2__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \output_o[30]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \output_o[30]_i_9\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \output_o[31]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \s_expo1[1]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_expo1[2]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \s_expo1[3]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \s_expo1[5]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_expo1[7]_i_2__0\ : label is "soft_lutpair24";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \s_expo3_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_expo3_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_expo3_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \s_fraco1[0]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s_fraco1[0]_i_5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_fraco1[10]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \s_fraco1[10]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_fraco1[11]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s_fraco1[11]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_fraco1[11]_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_fraco1[12]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s_fraco1[12]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_fraco1[12]_i_5\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_fraco1[13]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_fraco1[13]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_fraco1[13]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_fraco1[14]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_fraco1[14]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_fraco1[14]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_fraco1[14]_i_6\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_fraco1[1]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \s_fraco1[20]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_fraco1[20]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_fraco1[21]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_fraco1[22]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_fraco1[23]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_fraco1[24]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s_fraco1[26]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_fraco1[2]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \s_fraco1[3]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \s_fraco1[3]_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_fraco1[4]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \s_fraco1[4]_i_4\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_fraco1[4]_i_5\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_fraco1[5]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \s_fraco1[5]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_fraco1[6]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \s_fraco1[6]_i_5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_fraco1[7]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \s_fraco1[7]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_fraco1[8]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \s_fraco1[8]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_fraco1[9]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \s_fraco1[9]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_fraco2[10]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \s_fraco2[11]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \s_fraco2[12]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \s_fraco2[13]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \s_fraco2[14]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \s_fraco2[15]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \s_fraco2[16]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \s_fraco2[17]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \s_fraco2[18]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \s_fraco2[19]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \s_fraco2[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \s_fraco2[20]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \s_fraco2[21]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \s_fraco2[22]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \s_fraco2[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \s_fraco2[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \s_fraco2[3]_i_4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_fraco2[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \s_fraco2[5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \s_fraco2[6]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \s_fraco2[7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \s_fraco2[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \s_fraco2[9]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \s_shr1[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_shr1[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_shr1[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_shr1[4]_i_1\ : label is "soft_lutpair21";
begin
  \s_expb_reg[1]_0\ <= \^s_expb_reg[1]_0\;
  \s_opa_i_reg[0]_0\ <= \^s_opa_i_reg[0]_0\;
  s_sign_i <= \^s_sign_i\;
ine_o_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(13),
      I1 => sel0(24),
      I2 => sel0(3),
      I3 => sel0(11),
      O => ine_o_i_10_n_0
    );
\ine_o_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_expa(1),
      I1 => s_expa(0),
      O => \ine_o_i_10__0_n_0\
    );
ine_o_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(8),
      I1 => sel0(9),
      I2 => sel0(1),
      I3 => sel0(4),
      O => ine_o_i_11_n_0
    );
\ine_o_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_expa(5),
      I1 => s_expa(4),
      O => \ine_o_i_11__0_n_0\
    );
ine_o_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \output_o_reg[22]_1\,
      I1 => ine_o_i_19_n_0,
      I2 => s_expa(1),
      I3 => s_expa(3),
      I4 => s_expa(4),
      I5 => s_expa(7),
      O => ine_o_i_12_n_0
    );
\ine_o_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(12),
      I1 => sel0(23),
      I2 => sel0(15),
      I3 => sel0(20),
      O => \ine_o_i_12__0_n_0\
    );
ine_o_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_expb(5),
      I1 => s_expb(4),
      O => ine_o_i_13_n_0
    );
\ine_o_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(22),
      I2 => sel0(0),
      I3 => sel0(19),
      O => \ine_o_i_13__0_n_0\
    );
ine_o_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_expb(0),
      I1 => s_expb(2),
      I2 => s_expb(6),
      I3 => s_expb(1),
      O => ine_o_i_14_n_0
    );
ine_o_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_expa(5),
      I1 => s_expa(2),
      I2 => s_expa(6),
      I3 => s_expa(0),
      O => ine_o_i_19_n_0
    );
\ine_o_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EAAA"
    )
        port map (
      I0 => \ine_o_i_2__1_n_0\,
      I1 => \output_o[30]_i_3_n_0\,
      I2 => \output_o[30]_i_4_n_0\,
      I3 => \output_o[30]_i_7_n_0\,
      I4 => \output_o[21]_i_2__1_n_0\,
      I5 => \ine_o_i_3__1_n_0\,
      O => s_ine_o_1
    );
\ine_o_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_ine_i,
      I1 => \i_post_norm_sqrt/eqOp\,
      I2 => \i_post_norm_sqrt/s_output_o1\,
      O => s_ine_o_0
    );
\ine_o_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEEEE"
    )
        port map (
      I0 => ine_o_reg_0(0),
      I1 => ine_o_reg_1,
      I2 => \ine_o_i_3__0_n_0\,
      I3 => ine_o_i_4_n_0,
      I4 => ine_o_reg_2,
      I5 => ine_o_i_6_n_0,
      O => s_ine_o
    );
\ine_o_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFABFFFFFFAB"
    )
        port map (
      I0 => \ine_o_i_4__0_n_0\,
      I1 => \ine_o_i_5__0_n_0\,
      I2 => \ine_o_i_6__0_n_0\,
      I3 => \ine_o_i_7__0_n_0\,
      I4 => s_shr1(1),
      I5 => \ine_o_i_8__0_n_0\,
      O => \ine_o_i_2__1_n_0\
    );
\ine_o_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => s_expb(1),
      I1 => s_expb(0),
      I2 => s_expb(3),
      I3 => s_expb(2),
      I4 => ine_o_i_9_n_0,
      O => \ine_o_i_3__0_n_0\
    );
\ine_o_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \output_o[30]_i_10_n_0\,
      I1 => s_expb(4),
      I2 => s_expb(5),
      I3 => s_expb(3),
      I4 => s_expb(6),
      I5 => \output_o_reg[0]_0\,
      O => \ine_o_i_3__1_n_0\
    );
ine_o_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => \ine_o_i_10__0_n_0\,
      I1 => s_expa(2),
      I2 => s_expa(3),
      I3 => \ine_o_i_11__0_n_0\,
      I4 => s_expa(6),
      I5 => s_expa(7),
      O => ine_o_i_4_n_0
    );
\ine_o_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => s_shr1(0),
      I1 => R,
      I2 => s_shr1(5),
      I3 => s_shr1(4),
      I4 => s_shr1(3),
      I5 => s_shr1(2),
      O => \ine_o_i_4__0_n_0\
    );
\ine_o_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ine_o_i_9__0_n_0\,
      I1 => ine_o_i_10_n_0,
      I2 => sel0(6),
      I3 => sel0(18),
      I4 => sel0(7),
      I5 => sel0(17),
      O => \ine_o_i_5__0_n_0\
    );
ine_o_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => ine_o_i_12_n_0,
      I1 => s_expb(3),
      I2 => s_expb(7),
      I3 => ine_o_i_13_n_0,
      I4 => ine_o_i_14_n_0,
      I5 => \output_o_reg[22]_0\,
      O => ine_o_i_6_n_0
    );
\ine_o_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => ine_o_i_11_n_0,
      I1 => \ine_o_i_12__0_n_0\,
      I2 => \ine_o_i_13__0_n_0\,
      I3 => sel0(25),
      I4 => \s_qutnt_i_reg_n_0_[26]\,
      I5 => sel0(14),
      O => \ine_o_i_6__0_n_0\
    );
\ine_o_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_fraco2[3]_i_5_n_0\,
      I1 => \s_fraco1_reg_n_0_[0]\,
      I2 => s_round,
      I3 => s_guard,
      O => \ine_o_i_7__0_n_0\
    );
\ine_o_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => s_shr1(0),
      I1 => R,
      I2 => s_shr1(4),
      I3 => s_shr1(2),
      I4 => s_shr1(5),
      I5 => s_shr1(3),
      O => \ine_o_i_8__0_n_0\
    );
ine_o_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s_expb(7),
      I1 => s_expb(6),
      I2 => s_expb(4),
      I3 => s_expb(5),
      O => ine_o_i_9_n_0
    );
\ine_o_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF1"
    )
        port map (
      I0 => s_shr1(0),
      I1 => R,
      I2 => sel0(21),
      I3 => sel0(5),
      I4 => sel0(16),
      I5 => sel0(10),
      O => \ine_o_i_9__0_n_0\
    );
ine_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_ine_o_1,
      Q => post_norm_div_ine,
      R => '0'
    );
\output_o[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFFFFFFFFF"
    )
        port map (
      I0 => \output_o[21]_i_2__1_n_0\,
      I1 => \output_o[30]_i_7_n_0\,
      I2 => \output_o_reg[0]_0\,
      I3 => \output_o[30]_i_5_n_0\,
      I4 => \output_o[30]_i_4_n_0\,
      I5 => \output_o[30]_i_3_n_0\,
      O => s_output_o(22)
    );
\output_o[21]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \output_o[21]_i_3__1_n_0\,
      I1 => s_expa(4),
      I2 => s_expa(5),
      I3 => s_expa(3),
      I4 => s_expa(6),
      I5 => \output_o_reg[22]_2\,
      O => \output_o[21]_i_2__1_n_0\
    );
\output_o[21]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_expa(0),
      I1 => s_expa(1),
      I2 => s_expa(2),
      I3 => s_expa(7),
      O => \output_o[21]_i_3__1_n_0\
    );
\output_o[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => s_output_o(22),
      I1 => s_fraco2(22),
      I2 => s_output_o1,
      O => \output_o[22]_i_1__1_n_0\
    );
\output_o[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \i_post_norm_sqrt/eqOp\,
      I1 => \output_o_reg[22]_3\(0),
      I2 => \i_post_norm_sqrt/s_output_o1\,
      O => \s_frac_rnd_reg[22]\
    );
\output_o[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F7FFF7F04555555"
    )
        port map (
      I0 => ine_o_i_4_n_0,
      I1 => \output_o_reg[22]_0\,
      I2 => \output_o[22]_i_3_n_0\,
      I3 => \output_o_reg[22]_1\,
      I4 => \output_o[22]_i_5_n_0\,
      I5 => \ine_o_i_3__0_n_0\,
      O => \s_expa_reg[2]_0\
    );
\output_o[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_expb(3),
      I1 => s_expb(7),
      I2 => s_expb(4),
      I3 => s_expb(5),
      I4 => ine_o_i_14_n_0,
      O => \output_o[22]_i_3_n_0\
    );
\output_o[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_expa(7),
      I1 => s_expa(4),
      I2 => s_expa(3),
      I3 => s_expa(1),
      I4 => ine_o_i_19_n_0,
      O => \output_o[22]_i_5_n_0\
    );
\output_o[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_output_o(22),
      I1 => \s_expo3_reg_n_0_[0]\,
      I2 => s_output_o(30),
      O => \output_o[23]_i_1__0_n_0\
    );
\output_o[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_output_o(22),
      I1 => \s_expo3_reg_n_0_[1]\,
      I2 => s_output_o(30),
      O => \output_o[24]_i_1__1_n_0\
    );
\output_o[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_output_o(22),
      I1 => \s_expo3_reg_n_0_[2]\,
      I2 => s_output_o(30),
      O => \output_o[25]_i_1__0_n_0\
    );
\output_o[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_output_o(22),
      I1 => \s_expo3_reg_n_0_[3]\,
      I2 => s_output_o(30),
      O => \output_o[26]_i_1__0_n_0\
    );
\output_o[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_output_o(22),
      I1 => \s_expo3_reg_n_0_[4]\,
      I2 => s_output_o(30),
      O => \output_o[27]_i_1__1_n_0\
    );
\output_o[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_output_o(22),
      I1 => \s_expo3_reg_n_0_[5]\,
      I2 => s_output_o(30),
      O => \output_o[28]_i_1__0_n_0\
    );
\output_o[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_output_o(22),
      I1 => \s_expo3_reg_n_0_[6]\,
      I2 => s_output_o(30),
      O => \output_o[29]_i_1__1_n_0\
    );
\output_o[30]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s_expb_reg[1]_0\,
      O => s_output_o0_in(0)
    );
\output_o[30]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_expb(0),
      I1 => s_expb(1),
      I2 => s_expb(2),
      I3 => s_expb(7),
      O => \output_o[30]_i_10_n_0\
    );
\output_o[30]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \s_expo3_reg_n_0_[4]\,
      I1 => \s_expo3_reg_n_0_[7]\,
      I2 => \s_expo3_reg_n_0_[0]\,
      I3 => \s_expo3_reg_n_0_[3]\,
      O => \output_o[30]_i_13_n_0\
    );
\output_o[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i_post_norm_sqrt/s_output_o1\,
      I1 => \i_post_norm_sqrt/eqOp\,
      O => s_output_o0_in_1(0)
    );
\output_o[30]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF77F7"
    )
        port map (
      I0 => \output_o[30]_i_3_n_0\,
      I1 => \output_o[30]_i_4_n_0\,
      I2 => \output_o[30]_i_5_n_0\,
      I3 => \output_o_reg[0]_0\,
      I4 => \output_o[30]_i_7_n_0\,
      O => \output_o[30]_i_1__2_n_0\
    );
\output_o[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCA0A0A0A0"
    )
        port map (
      I0 => \i_post_norm_sqrt/eqOp\,
      I1 => \output_o[30]_i_4__0_n_0\,
      I2 => \output_o_reg[30]_0\,
      I3 => s_expa(0),
      I4 => s_expa(1),
      I5 => s_sign_i_2,
      O => \i_post_norm_sqrt/s_output_o1\
    );
\output_o[30]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_output_o(22),
      I1 => \s_expo3_reg_n_0_[7]\,
      I2 => s_output_o(30),
      O => \output_o[30]_i_2__1_n_0\
    );
\output_o[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => s_expb(6),
      I1 => s_expb(4),
      I2 => s_expb(7),
      I3 => s_expb(5),
      I4 => \output_o[30]_i_9_n_0\,
      O => \output_o[30]_i_3_n_0\
    );
\output_o[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \ine_o_i_11__0_n_0\,
      I1 => s_expa(6),
      I2 => s_expa(7),
      I3 => s_expa(2),
      I4 => s_expa(3),
      I5 => \ine_o_i_10__0_n_0\,
      O => \i_post_norm_sqrt/eqOp\
    );
\output_o[30]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044444444444444"
    )
        port map (
      I0 => \ine_o_i_3__0_n_0\,
      I1 => ine_o_i_4_n_0,
      I2 => \output_o_reg[21]_0\,
      I3 => s_expo3(0),
      I4 => s_expo3(2),
      I5 => s_expo3(1),
      O => \^s_expb_reg[1]_0\
    );
\output_o[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => \ine_o_i_11__0_n_0\,
      I1 => s_expa(7),
      I2 => s_expa(6),
      I3 => \ine_o_i_10__0_n_0\,
      I4 => s_expa(3),
      I5 => s_expa(2),
      O => \output_o[30]_i_4_n_0\
    );
\output_o[30]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_expa(2),
      I1 => s_expa(3),
      I2 => s_expa(4),
      I3 => s_expa(5),
      I4 => s_expa(7),
      I5 => s_expa(6),
      O => \output_o[30]_i_4__0_n_0\
    );
\output_o[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_expb(6),
      I1 => s_expb(3),
      I2 => s_expb(5),
      I3 => s_expb(4),
      I4 => \output_o[30]_i_10_n_0\,
      O => \output_o[30]_i_5_n_0\
    );
\output_o[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => \output_o[30]_i_13_n_0\,
      I2 => \s_expo3_reg_n_0_[5]\,
      I3 => \s_expo3_reg_n_0_[6]\,
      I4 => \s_expo3_reg_n_0_[1]\,
      I5 => \s_expo3_reg_n_0_[2]\,
      O => \output_o[30]_i_7_n_0\
    );
\output_o[30]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000000000000"
    )
        port map (
      I0 => \output_o[21]_i_2__1_n_0\,
      I1 => \output_o[30]_i_7_n_0\,
      I2 => \output_o_reg[0]_0\,
      I3 => \output_o[30]_i_5_n_0\,
      I4 => \output_o[30]_i_4_n_0\,
      I5 => \output_o[30]_i_3_n_0\,
      O => s_output_o(30)
    );
\output_o[30]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_expb(0),
      I1 => s_expb(2),
      I2 => s_expb(1),
      I3 => s_expb(3),
      O => \output_o[30]_i_9_n_0\
    );
\output_o[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^s_sign_i\,
      I1 => s_output_o1,
      O => \output_o[31]_i_1__0_n_0\
    );
\output_o[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF8F8F00FF888F"
    )
        port map (
      I0 => \output_o[21]_i_2__1_n_0\,
      I1 => \output_o[30]_i_5_n_0\,
      I2 => \output_o[30]_i_4_n_0\,
      I3 => \output_o[30]_i_3_n_0\,
      I4 => \output_o_reg[0]_0\,
      I5 => \output_o_reg[22]_2\,
      O => s_output_o1
    );
\output_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(0),
      Q => post_norm_div_output(0),
      R => s_output_o(22)
    );
\output_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(10),
      Q => post_norm_div_output(10),
      R => s_output_o(22)
    );
\output_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(11),
      Q => post_norm_div_output(11),
      R => s_output_o(22)
    );
\output_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(12),
      Q => post_norm_div_output(12),
      R => s_output_o(22)
    );
\output_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(13),
      Q => post_norm_div_output(13),
      R => s_output_o(22)
    );
\output_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(14),
      Q => post_norm_div_output(14),
      R => s_output_o(22)
    );
\output_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(15),
      Q => post_norm_div_output(15),
      R => s_output_o(22)
    );
\output_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(16),
      Q => post_norm_div_output(16),
      R => s_output_o(22)
    );
\output_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(17),
      Q => post_norm_div_output(17),
      R => s_output_o(22)
    );
\output_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(18),
      Q => post_norm_div_output(18),
      R => s_output_o(22)
    );
\output_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(19),
      Q => post_norm_div_output(19),
      R => s_output_o(22)
    );
\output_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(1),
      Q => post_norm_div_output(1),
      R => s_output_o(22)
    );
\output_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(20),
      Q => post_norm_div_output(20),
      R => s_output_o(22)
    );
\output_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(21),
      Q => post_norm_div_output(21),
      R => s_output_o(22)
    );
\output_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[22]_i_1__1_n_0\,
      Q => post_norm_div_output(22),
      R => '0'
    );
\output_o_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[23]_i_1__0_n_0\,
      Q => post_norm_div_output(23),
      S => \output_o[30]_i_1__2_n_0\
    );
\output_o_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[24]_i_1__1_n_0\,
      Q => post_norm_div_output(24),
      S => \output_o[30]_i_1__2_n_0\
    );
\output_o_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[25]_i_1__0_n_0\,
      Q => post_norm_div_output(25),
      S => \output_o[30]_i_1__2_n_0\
    );
\output_o_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[26]_i_1__0_n_0\,
      Q => post_norm_div_output(26),
      S => \output_o[30]_i_1__2_n_0\
    );
\output_o_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[27]_i_1__1_n_0\,
      Q => post_norm_div_output(27),
      S => \output_o[30]_i_1__2_n_0\
    );
\output_o_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[28]_i_1__0_n_0\,
      Q => post_norm_div_output(28),
      S => \output_o[30]_i_1__2_n_0\
    );
\output_o_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[29]_i_1__1_n_0\,
      Q => post_norm_div_output(29),
      S => \output_o[30]_i_1__2_n_0\
    );
\output_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(2),
      Q => post_norm_div_output(2),
      R => s_output_o(22)
    );
\output_o_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[30]_i_2__1_n_0\,
      Q => post_norm_div_output(30),
      S => \output_o[30]_i_1__2_n_0\
    );
\output_o_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[31]_i_1__0_n_0\,
      Q => post_norm_div_output(31),
      R => '0'
    );
\output_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(3),
      Q => post_norm_div_output(3),
      R => s_output_o(22)
    );
\output_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(4),
      Q => post_norm_div_output(4),
      R => s_output_o(22)
    );
\output_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(5),
      Q => post_norm_div_output(5),
      R => s_output_o(22)
    );
\output_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(6),
      Q => post_norm_div_output(6),
      R => s_output_o(22)
    );
\output_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(7),
      Q => post_norm_div_output(7),
      R => s_output_o(22)
    );
\output_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(8),
      Q => post_norm_div_output(8),
      R => s_output_o(22)
    );
\output_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fraco2(9),
      Q => post_norm_div_output(9),
      R => s_output_o(22)
    );
\prod2[0][2][15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^s_opa_i_reg[0]_0\,
      I1 => data0(0),
      I2 => \prod2[0][3][9]_i_15\,
      O => \s_opa_i_reg[0]_1\
    );
\s_exp_10_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(0),
      Q => s_exp_10_i(0),
      R => '0'
    );
\s_exp_10_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(1),
      Q => s_exp_10_i(1),
      R => '0'
    );
\s_exp_10_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(2),
      Q => s_exp_10_i(2),
      R => '0'
    );
\s_exp_10_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(3),
      Q => s_exp_10_i(3),
      R => '0'
    );
\s_exp_10_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(4),
      Q => s_exp_10_i(4),
      R => '0'
    );
\s_exp_10_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(5),
      Q => s_exp_10_i(5),
      R => '0'
    );
\s_exp_10_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(6),
      Q => s_exp_10_i(6),
      R => '0'
    );
\s_exp_10_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(7),
      Q => s_exp_10_i(7),
      R => '0'
    );
\s_exp_10_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(8),
      Q => s_exp_10_i(8),
      R => '0'
    );
\s_exp_10_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(9),
      Q => s_exp_10_i(9),
      R => '0'
    );
\s_exp_10_o[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DD0"
    )
        port map (
      I0 => s_expb(1),
      I1 => s_expa(1),
      I2 => s_expb(2),
      I3 => s_expa(2),
      O => \s_exp_10_o[3]_i_2_n_0\
    );
\s_exp_10_o[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2800"
    )
        port map (
      I0 => plusOp0,
      I1 => s_expa(1),
      I2 => s_expb(1),
      I3 => s_expa_in(0),
      O => \s_exp_10_o[3]_i_3_n_0\
    );
\s_exp_10_o[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => s_expb(1),
      I1 => s_expa(1),
      I2 => s_expa_in(0),
      I3 => plusOp0,
      O => \s_exp_10_o[3]_i_4_n_0\
    );
\s_exp_10_o[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FB44B4BB4F00F"
    )
        port map (
      I0 => s_expa(1),
      I1 => s_expb(1),
      I2 => s_expa(3),
      I3 => s_expb(3),
      I4 => s_expa(2),
      I5 => s_expb(2),
      O => \s_exp_10_o[3]_i_6_n_0\
    );
\s_exp_10_o[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7CF18301830E7CF"
    )
        port map (
      I0 => plusOp0,
      I1 => s_expa(1),
      I2 => s_expb(1),
      I3 => s_expa_in(0),
      I4 => s_expa(2),
      I5 => s_expb(2),
      O => \s_exp_10_o[3]_i_7_n_0\
    );
\s_exp_10_o[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D20F"
    )
        port map (
      I0 => s_sign_i_reg_0(0),
      I1 => \s_exp_10_o_reg[3]\,
      I2 => \s_exp_10_o[3]_i_4_n_0\,
      I3 => s_expb_in(0),
      O => \s_exp_10_o[3]_i_8_n_0\
    );
\s_exp_10_o[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DD0"
    )
        port map (
      I0 => s_expb(5),
      I1 => s_expa(5),
      I2 => s_expb(6),
      I3 => s_expa(6),
      O => \s_exp_10_o[7]_i_2_n_0\
    );
\s_exp_10_o[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DD0"
    )
        port map (
      I0 => s_expb(4),
      I1 => s_expa(4),
      I2 => s_expb(5),
      I3 => s_expa(5),
      O => \s_exp_10_o[7]_i_3_n_0\
    );
\s_exp_10_o[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DD0"
    )
        port map (
      I0 => s_expb(3),
      I1 => s_expa(3),
      I2 => s_expb(4),
      I3 => s_expa(4),
      O => \s_exp_10_o[7]_i_4_n_0\
    );
\s_exp_10_o[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DD0"
    )
        port map (
      I0 => s_expb(2),
      I1 => s_expa(2),
      I2 => s_expb(3),
      I3 => s_expa(3),
      O => \s_exp_10_o[7]_i_5_n_0\
    );
\s_exp_10_o[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \s_exp_10_o[7]_i_2_n_0\,
      I1 => s_expa(7),
      I2 => s_expb(7),
      I3 => s_expa(6),
      I4 => s_expb(6),
      O => \s_exp_10_o[7]_i_6_n_0\
    );
\s_exp_10_o[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FB44B4BB4F00F"
    )
        port map (
      I0 => s_expa(4),
      I1 => s_expb(4),
      I2 => s_expa(6),
      I3 => s_expb(6),
      I4 => s_expa(5),
      I5 => s_expb(5),
      O => \s_exp_10_o[7]_i_7_n_0\
    );
\s_exp_10_o[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FB44B4BB4F00F"
    )
        port map (
      I0 => s_expa(3),
      I1 => s_expb(3),
      I2 => s_expa(5),
      I3 => s_expb(5),
      I4 => s_expa(4),
      I5 => s_expb(4),
      O => \s_exp_10_o[7]_i_8_n_0\
    );
\s_exp_10_o[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FB44B4BB4F00F"
    )
        port map (
      I0 => s_expa(2),
      I1 => s_expb(2),
      I2 => s_expa(4),
      I3 => s_expb(4),
      I4 => s_expa(3),
      I5 => s_expb(3),
      O => \s_exp_10_o[7]_i_9_n_0\
    );
\s_exp_10_o[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D44"
    )
        port map (
      I0 => s_expa(7),
      I1 => s_expb(7),
      I2 => s_expa(6),
      I3 => s_expb(6),
      O => \s_exp_10_o[9]_i_2_n_0\
    );
\s_exp_10_o_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_exp_10_o_reg[3]_i_1_n_0\,
      CO(2) => \s_exp_10_o_reg[3]_i_1_n_1\,
      CO(1) => \s_exp_10_o_reg[3]_i_1_n_2\,
      CO(0) => \s_exp_10_o_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \s_exp_10_o[3]_i_2_n_0\,
      DI(2) => \s_exp_10_o[3]_i_3_n_0\,
      DI(1) => \s_exp_10_o[3]_i_4_n_0\,
      DI(0) => DI(0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \s_exp_10_o[3]_i_6_n_0\,
      S(2) => \s_exp_10_o[3]_i_7_n_0\,
      S(1) => \s_exp_10_o[3]_i_8_n_0\,
      S(0) => S(0)
    );
\s_exp_10_o_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_exp_10_o_reg[3]_i_1_n_0\,
      CO(3) => \s_exp_10_o_reg[7]_i_1_n_0\,
      CO(2) => \s_exp_10_o_reg[7]_i_1_n_1\,
      CO(1) => \s_exp_10_o_reg[7]_i_1_n_2\,
      CO(0) => \s_exp_10_o_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \s_exp_10_o[7]_i_2_n_0\,
      DI(2) => \s_exp_10_o[7]_i_3_n_0\,
      DI(1) => \s_exp_10_o[7]_i_4_n_0\,
      DI(0) => \s_exp_10_o[7]_i_5_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \s_exp_10_o[7]_i_6_n_0\,
      S(2) => \s_exp_10_o[7]_i_7_n_0\,
      S(1) => \s_exp_10_o[7]_i_8_n_0\,
      S(0) => \s_exp_10_o[7]_i_9_n_0\
    );
\s_exp_10_o_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_exp_10_o_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_s_exp_10_o_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \s_exp_10_o_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 2) => \NLW_s_exp_10_o_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \s_exp_10_o[9]_i_2_n_0\
    );
\s_expa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_sign_i_reg_0(1),
      Q => s_expa(0),
      R => '0'
    );
\s_expa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_sign_i_reg_0(2),
      Q => s_expa(1),
      R => '0'
    );
\s_expa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_sign_i_reg_0(3),
      Q => s_expa(2),
      R => '0'
    );
\s_expa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_sign_i_reg_0(4),
      Q => s_expa(3),
      R => '0'
    );
\s_expa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_sign_i_reg_0(5),
      Q => s_expa(4),
      R => '0'
    );
\s_expa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_sign_i_reg_0(6),
      Q => s_expa(5),
      R => '0'
    );
\s_expa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_sign_i_reg_0(7),
      Q => s_expa(6),
      R => '0'
    );
\s_expa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_sign_i_reg_0(8),
      Q => s_expa(7),
      R => '0'
    );
\s_expb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(1),
      Q => s_expb(0),
      R => '0'
    );
\s_expb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(2),
      Q => s_expb(1),
      R => '0'
    );
\s_expb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(3),
      Q => s_expb(2),
      R => '0'
    );
\s_expb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(4),
      Q => s_expb(3),
      R => '0'
    );
\s_expb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(5),
      Q => s_expb(4),
      R => '0'
    );
\s_expb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(6),
      Q => s_expb(5),
      R => '0'
    );
\s_expb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(7),
      Q => s_expb(6),
      R => '0'
    );
\s_expb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(8),
      Q => s_expb(7),
      R => '0'
    );
\s_expo1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_exp_10_i(0),
      I1 => \s_qutnt_i_reg_n_0_[26]\,
      O => \s_expo1[0]_i_1_n_0\
    );
\s_expo1[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => s_exp_10_i(1),
      I1 => s_exp_10_i(0),
      I2 => \s_qutnt_i_reg_n_0_[26]\,
      O => \s_expo1[1]_i_1__0_n_0\
    );
\s_expo1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => s_exp_10_i(2),
      I1 => s_exp_10_i(1),
      I2 => \s_qutnt_i_reg_n_0_[26]\,
      I3 => s_exp_10_i(0),
      O => \s_expo1[2]_i_1__0_n_0\
    );
\s_expo1[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => s_exp_10_i(3),
      I1 => \s_qutnt_i_reg_n_0_[26]\,
      I2 => s_exp_10_i(0),
      I3 => s_exp_10_i(2),
      I4 => s_exp_10_i(1),
      O => \s_expo1[3]_i_1__0_n_0\
    );
\s_expo1[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => s_exp_10_i(4),
      I1 => s_exp_10_i(1),
      I2 => s_exp_10_i(2),
      I3 => s_exp_10_i(0),
      I4 => \s_qutnt_i_reg_n_0_[26]\,
      I5 => s_exp_10_i(3),
      O => \s_expo1[4]_i_1__0_n_0\
    );
\s_expo1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA9AA"
    )
        port map (
      I0 => s_exp_10_i(5),
      I1 => s_exp_10_i(4),
      I2 => s_exp_10_i(3),
      I3 => \s_expo1[5]_i_2_n_0\,
      I4 => s_exp_10_i(2),
      I5 => s_exp_10_i(1),
      O => \s_expo1[5]_i_1__0_n_0\
    );
\s_expo1[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_qutnt_i_reg_n_0_[26]\,
      I1 => s_exp_10_i(0),
      O => \s_expo1[5]_i_2_n_0\
    );
\s_expo1[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => s_exp_10_i(6),
      I1 => s_exp_10_i(4),
      I2 => s_exp_10_i(3),
      I3 => s_exp_10_i(5),
      I4 => \s_expo1[7]_i_2__0_n_0\,
      O => \s_expo1[6]_i_1__0_n_0\
    );
\s_expo1[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => s_exp_10_i(7),
      I1 => \s_expo1[7]_i_2__0_n_0\,
      I2 => s_exp_10_i(5),
      I3 => s_exp_10_i(3),
      I4 => s_exp_10_i(4),
      I5 => s_exp_10_i(6),
      O => \s_expo1[7]_i_1__0_n_0\
    );
\s_expo1[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_exp_10_i(1),
      I1 => s_exp_10_i(2),
      I2 => s_exp_10_i(0),
      I3 => \s_qutnt_i_reg_n_0_[26]\,
      O => \s_expo1[7]_i_2__0_n_0\
    );
\s_expo1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBAAAAAAAE"
    )
        port map (
      I0 => \s_expo1_reg[8]_i_3__0_n_0\,
      I1 => \s_shr1[5]_i_4_n_0\,
      I2 => s_exp_10_i(8),
      I3 => s_exp_10_i(6),
      I4 => s_exp_10_i(7),
      I5 => s_exp_10_i(9),
      O => s_expo10
    );
\s_expo1[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => s_exp_10_i(8),
      I1 => s_exp_10_i(6),
      I2 => \s_shr1[5]_i_4_n_0\,
      I3 => s_exp_10_i(7),
      O => \s_expo1[8]_i_2_n_0\
    );
\s_expo1[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_exp_10_i(9),
      O => \s_expo1[8]_i_4_n_0\
    );
\s_expo1[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_exp_10_i(7),
      I1 => s_exp_10_i(6),
      I2 => s_exp_10_i(8),
      O => \s_expo1[8]_i_5_n_0\
    );
\s_expo1[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_exp_10_i(5),
      I1 => s_exp_10_i(3),
      I2 => s_exp_10_i(4),
      O => \s_expo1[8]_i_6_n_0\
    );
\s_expo1[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => s_exp_10_i(0),
      I1 => \s_qutnt_i_reg_n_0_[26]\,
      I2 => s_exp_10_i(1),
      I3 => s_exp_10_i(2),
      O => \s_expo1[8]_i_7_n_0\
    );
\s_expo1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo1[0]_i_1_n_0\,
      Q => s_expo1(0),
      S => s_expo10
    );
\s_expo1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo1[1]_i_1__0_n_0\,
      Q => s_expo1(1),
      R => s_expo10
    );
\s_expo1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo1[2]_i_1__0_n_0\,
      Q => s_expo1(2),
      R => s_expo10
    );
\s_expo1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo1[3]_i_1__0_n_0\,
      Q => s_expo1(3),
      R => s_expo10
    );
\s_expo1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo1[4]_i_1__0_n_0\,
      Q => s_expo1(4),
      R => s_expo10
    );
\s_expo1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo1[5]_i_1__0_n_0\,
      Q => s_expo1(5),
      R => s_expo10
    );
\s_expo1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo1[6]_i_1__0_n_0\,
      Q => s_expo1(6),
      R => s_expo10
    );
\s_expo1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo1[7]_i_1__0_n_0\,
      Q => s_expo1(7),
      R => s_expo10
    );
\s_expo1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo1[8]_i_2_n_0\,
      Q => s_expo1(8),
      R => s_expo10
    );
\s_expo1_reg[8]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_expo1_reg[8]_i_3__0_n_0\,
      CO(2) => \s_expo1_reg[8]_i_3__0_n_1\,
      CO(1) => \s_expo1_reg[8]_i_3__0_n_2\,
      CO(0) => \s_expo1_reg[8]_i_3__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_s_expo1_reg[8]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \s_expo1[8]_i_4_n_0\,
      S(2) => \s_expo1[8]_i_5_n_0\,
      S(1) => \s_expo1[8]_i_6_n_0\,
      S(0) => \s_expo1[8]_i_7_n_0\
    );
\s_expo3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_2_in__0\(23),
      I1 => R,
      O => \s_expo3[3]_i_2_n_0\
    );
\s_expo3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_expo1(2),
      I1 => s_expo1(3),
      O => \s_expo3[3]_i_3_n_0\
    );
\s_expo3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_expo1(1),
      I1 => s_expo1(2),
      O => \s_expo3[3]_i_4_n_0\
    );
\s_expo3[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => R,
      I1 => \p_2_in__0\(23),
      I2 => s_expo1(1),
      O => \s_expo3[3]_i_5_n_0\
    );
\s_expo3[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \p_2_in__0\(23),
      I1 => R,
      I2 => s_expo1(0),
      O => \s_expo3[3]_i_6_n_0\
    );
\s_expo3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_expo1(6),
      I1 => s_expo1(7),
      O => \s_expo3[7]_i_2_n_0\
    );
\s_expo3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_expo1(5),
      I1 => s_expo1(6),
      O => \s_expo3[7]_i_3_n_0\
    );
\s_expo3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_expo1(4),
      I1 => s_expo1(5),
      O => \s_expo3[7]_i_4_n_0\
    );
\s_expo3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_expo1(3),
      I1 => s_expo1(4),
      O => \s_expo3[7]_i_5_n_0\
    );
\s_expo3[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_expo1(7),
      I1 => s_expo1(8),
      O => \s_expo3[8]_i_2_n_0\
    );
\s_expo3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo3_2(0),
      Q => \s_expo3_reg_n_0_[0]\,
      R => '0'
    );
\s_expo3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo3_2(1),
      Q => \s_expo3_reg_n_0_[1]\,
      R => '0'
    );
\s_expo3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo3_2(2),
      Q => \s_expo3_reg_n_0_[2]\,
      R => '0'
    );
\s_expo3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo3_2(3),
      Q => \s_expo3_reg_n_0_[3]\,
      R => '0'
    );
\s_expo3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_expo3_reg[3]_i_1_n_0\,
      CO(2) => \s_expo3_reg[3]_i_1_n_1\,
      CO(1) => \s_expo3_reg[3]_i_1_n_2\,
      CO(0) => \s_expo3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => s_expo1(2 downto 1),
      DI(1) => \s_expo3[3]_i_2_n_0\,
      DI(0) => s_expo1(0),
      O(3 downto 0) => s_expo3_2(3 downto 0),
      S(3) => \s_expo3[3]_i_3_n_0\,
      S(2) => \s_expo3[3]_i_4_n_0\,
      S(1) => \s_expo3[3]_i_5_n_0\,
      S(0) => \s_expo3[3]_i_6_n_0\
    );
\s_expo3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo3_2(4),
      Q => \s_expo3_reg_n_0_[4]\,
      R => '0'
    );
\s_expo3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo3_2(5),
      Q => \s_expo3_reg_n_0_[5]\,
      R => '0'
    );
\s_expo3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo3_2(6),
      Q => \s_expo3_reg_n_0_[6]\,
      R => '0'
    );
\s_expo3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo3_2(7),
      Q => \s_expo3_reg_n_0_[7]\,
      R => '0'
    );
\s_expo3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_expo3_reg[3]_i_1_n_0\,
      CO(3) => \s_expo3_reg[7]_i_1_n_0\,
      CO(2) => \s_expo3_reg[7]_i_1_n_1\,
      CO(1) => \s_expo3_reg[7]_i_1_n_2\,
      CO(0) => \s_expo3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => s_expo1(6 downto 3),
      O(3 downto 0) => s_expo3_2(7 downto 4),
      S(3) => \s_expo3[7]_i_2_n_0\,
      S(2) => \s_expo3[7]_i_3_n_0\,
      S(1) => \s_expo3[7]_i_4_n_0\,
      S(0) => \s_expo3[7]_i_5_n_0\
    );
\s_expo3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo3_2(8),
      Q => p_0_in5_in,
      R => '0'
    );
\s_expo3_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_expo3_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_s_expo3_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_s_expo3_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => s_expo3_2(8),
      S(3 downto 1) => B"000",
      S(0) => \s_expo3[8]_i_2_n_0\
    );
\s_fraco1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF454545454545"
    )
        port map (
      I0 => \s_fraco1[0]_i_2_n_0\,
      I1 => \s_fraco1[1]_i_3_n_0\,
      I2 => s_shr1(0),
      I3 => s_shl1(0),
      I4 => sel0(25),
      I5 => \s_fraco1[26]_i_2_n_0\,
      O => \s_fraco1[0]_i_1_n_0\
    );
\s_fraco1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF04"
    )
        port map (
      I0 => \s_fraco1[2]_i_4_n_0\,
      I1 => s_shr1(1),
      I2 => s_shr1(0),
      I3 => s_shr1(5),
      I4 => \s_fraco1[26]_i_2_n_0\,
      I5 => \s_fraco1[0]_i_3_n_0\,
      O => \s_fraco1[0]_i_2_n_0\
    );
\s_fraco1[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110333"
    )
        port map (
      I0 => \s_fraco1[4]_i_5_n_0\,
      I1 => \s_fraco1[0]_i_4_n_0\,
      I2 => \s_fraco1[0]_i_5_n_0\,
      I3 => s_shr1(3),
      I4 => s_shr1(2),
      O => \s_fraco1[0]_i_3_n_0\
    );
\s_fraco1[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEFEFEEEEEE"
    )
        port map (
      I0 => s_shr1(0),
      I1 => s_shr1(1),
      I2 => \s_fraco1[24]_i_3_n_0\,
      I3 => sel0(9),
      I4 => s_shr1(4),
      I5 => sel0(25),
      O => \s_fraco1[0]_i_4_n_0\
    );
\s_fraco1[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(1),
      I1 => s_shr1(4),
      I2 => sel0(17),
      O => \s_fraco1[0]_i_5_n_0\
    );
\s_fraco1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA3FAA00AA0C"
    )
        port map (
      I0 => \s_fraco1[10]_i_2_n_0\,
      I1 => s_shr1(0),
      I2 => \s_fraco1[11]_i_3_n_0\,
      I3 => \s_fraco1[26]_i_2_n_0\,
      I4 => s_shr1(5),
      I5 => \s_fraco1[10]_i_3_n_0\,
      O => \s_fraco1[10]_i_1_n_0\
    );
\s_fraco1[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(16),
      I1 => s_shl1(0),
      I2 => sel0(15),
      O => \s_fraco1[10]_i_2_n_0\
    );
\s_fraco1[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \s_fraco1[12]_i_4_n_0\,
      I1 => s_shr1(1),
      I2 => \s_fraco1[10]_i_4_n_0\,
      O => \s_fraco1[10]_i_3_n_0\
    );
\s_fraco1[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(3),
      I1 => s_shr1(3),
      I2 => sel0(11),
      I3 => s_shr1(4),
      I4 => s_shr1(2),
      I5 => \s_fraco1[6]_i_4_n_0\,
      O => \s_fraco1[10]_i_4_n_0\
    );
\s_fraco1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B8B8B888B"
    )
        port map (
      I0 => \s_fraco1[11]_i_2_n_0\,
      I1 => \s_fraco1[26]_i_2_n_0\,
      I2 => s_shr1(5),
      I3 => \s_fraco1[11]_i_3_n_0\,
      I4 => s_shr1(0),
      I5 => \s_fraco1[12]_i_3_n_0\,
      O => \s_fraco1[11]_i_1_n_0\
    );
\s_fraco1[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(15),
      I1 => s_shl1(0),
      I2 => sel0(14),
      O => \s_fraco1[11]_i_2_n_0\
    );
\s_fraco1[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco1[13]_i_4_n_0\,
      I1 => s_shr1(1),
      I2 => \s_fraco1[11]_i_4_n_0\,
      O => \s_fraco1[11]_i_3_n_0\
    );
\s_fraco1[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F70000F4F7FFFF"
    )
        port map (
      I0 => sel0(2),
      I1 => s_shr1(3),
      I2 => s_shr1(4),
      I3 => sel0(10),
      I4 => s_shr1(2),
      I5 => \s_fraco1[11]_i_5_n_0\,
      O => \s_fraco1[11]_i_4_n_0\
    );
\s_fraco1[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(6),
      I1 => s_shr1(3),
      I2 => sel0(14),
      I3 => s_shr1(4),
      O => \s_fraco1[11]_i_5_n_0\
    );
\s_fraco1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B8B8B888B"
    )
        port map (
      I0 => \s_fraco1[12]_i_2_n_0\,
      I1 => \s_fraco1[26]_i_2_n_0\,
      I2 => s_shr1(5),
      I3 => \s_fraco1[12]_i_3_n_0\,
      I4 => s_shr1(0),
      I5 => \s_fraco1[13]_i_3_n_0\,
      O => \s_fraco1[12]_i_1_n_0\
    );
\s_fraco1[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(14),
      I1 => s_shl1(0),
      I2 => sel0(13),
      O => \s_fraco1[12]_i_2_n_0\
    );
\s_fraco1[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco1[14]_i_5_n_0\,
      I1 => s_shr1(1),
      I2 => \s_fraco1[12]_i_4_n_0\,
      O => \s_fraco1[12]_i_3_n_0\
    );
\s_fraco1[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F70000F4F7FFFF"
    )
        port map (
      I0 => sel0(1),
      I1 => s_shr1(3),
      I2 => s_shr1(4),
      I3 => sel0(9),
      I4 => s_shr1(2),
      I5 => \s_fraco1[12]_i_5_n_0\,
      O => \s_fraco1[12]_i_4_n_0\
    );
\s_fraco1[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(5),
      I1 => s_shr1(3),
      I2 => sel0(13),
      I3 => s_shr1(4),
      O => \s_fraco1[12]_i_5_n_0\
    );
\s_fraco1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B8B8B888B"
    )
        port map (
      I0 => \s_fraco1[13]_i_2_n_0\,
      I1 => \s_fraco1[26]_i_2_n_0\,
      I2 => s_shr1(5),
      I3 => \s_fraco1[13]_i_3_n_0\,
      I4 => s_shr1(0),
      I5 => \s_fraco1[14]_i_3_n_0\,
      O => \s_fraco1[13]_i_1_n_0\
    );
\s_fraco1[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(13),
      I1 => s_shl1(0),
      I2 => sel0(12),
      O => \s_fraco1[13]_i_2_n_0\
    );
\s_fraco1[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco1[15]_i_3_n_0\,
      I1 => s_shr1(1),
      I2 => \s_fraco1[13]_i_4_n_0\,
      O => \s_fraco1[13]_i_3_n_0\
    );
\s_fraco1[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F70000F4F7FFFF"
    )
        port map (
      I0 => sel0(0),
      I1 => s_shr1(3),
      I2 => s_shr1(4),
      I3 => sel0(8),
      I4 => s_shr1(2),
      I5 => \s_fraco1[13]_i_5_n_0\,
      O => \s_fraco1[13]_i_4_n_0\
    );
\s_fraco1[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(4),
      I1 => s_shr1(3),
      I2 => sel0(12),
      I3 => s_shr1(4),
      O => \s_fraco1[13]_i_5_n_0\
    );
\s_fraco1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B8B8B888B"
    )
        port map (
      I0 => \s_fraco1[14]_i_2_n_0\,
      I1 => \s_fraco1[26]_i_2_n_0\,
      I2 => s_shr1(5),
      I3 => \s_fraco1[14]_i_3_n_0\,
      I4 => s_shr1(0),
      I5 => \s_fraco1[14]_i_4_n_0\,
      O => \s_fraco1[14]_i_1_n_0\
    );
\s_fraco1[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(12),
      I1 => s_shl1(0),
      I2 => sel0(11),
      O => \s_fraco1[14]_i_2_n_0\
    );
\s_fraco1[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco1[16]_i_3_n_0\,
      I1 => s_shr1(1),
      I2 => \s_fraco1[14]_i_5_n_0\,
      O => \s_fraco1[14]_i_3_n_0\
    );
\s_fraco1[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco1[17]_i_3_n_0\,
      I1 => s_shr1(1),
      I2 => \s_fraco1[15]_i_3_n_0\,
      O => \s_fraco1[14]_i_4_n_0\
    );
\s_fraco1[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F70000F4F7FFFF"
    )
        port map (
      I0 => \s_qutnt_i_reg_n_0_[26]\,
      I1 => s_shr1(3),
      I2 => s_shr1(4),
      I3 => sel0(7),
      I4 => s_shr1(2),
      I5 => \s_fraco1[14]_i_6_n_0\,
      O => \s_fraco1[14]_i_5_n_0\
    );
\s_fraco1[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(3),
      I1 => s_shr1(3),
      I2 => sel0(11),
      I3 => s_shr1(4),
      O => \s_fraco1[14]_i_6_n_0\
    );
\s_fraco1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => sel0(11),
      I1 => s_shl1(0),
      I2 => sel0(10),
      I3 => \s_fraco1[26]_i_2_n_0\,
      I4 => s_shr1(5),
      I5 => \s_fraco1[15]_i_2_n_0\,
      O => \s_fraco1[15]_i_1_n_0\
    );
\s_fraco1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_fraco1[18]_i_3_n_0\,
      I1 => \s_fraco1[16]_i_3_n_0\,
      I2 => s_shr1(0),
      I3 => \s_fraco1[17]_i_3_n_0\,
      I4 => s_shr1(1),
      I5 => \s_fraco1[15]_i_3_n_0\,
      O => \s_fraco1[15]_i_2_n_0\
    );
\s_fraco1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => sel0(6),
      I1 => s_shr1(2),
      I2 => sel0(2),
      I3 => s_shr1(3),
      I4 => s_shr1(4),
      I5 => sel0(10),
      O => \s_fraco1[15]_i_3_n_0\
    );
\s_fraco1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => sel0(10),
      I1 => s_shl1(0),
      I2 => sel0(9),
      I3 => \s_fraco1[26]_i_2_n_0\,
      I4 => s_shr1(5),
      I5 => \s_fraco1[16]_i_2_n_0\,
      O => \s_fraco1[16]_i_1_n_0\
    );
\s_fraco1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_fraco1[19]_i_3_n_0\,
      I1 => \s_fraco1[17]_i_3_n_0\,
      I2 => s_shr1(0),
      I3 => \s_fraco1[18]_i_3_n_0\,
      I4 => s_shr1(1),
      I5 => \s_fraco1[16]_i_3_n_0\,
      O => \s_fraco1[16]_i_2_n_0\
    );
\s_fraco1[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => sel0(5),
      I1 => s_shr1(2),
      I2 => sel0(1),
      I3 => s_shr1(3),
      I4 => s_shr1(4),
      I5 => sel0(9),
      O => \s_fraco1[16]_i_3_n_0\
    );
\s_fraco1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => sel0(9),
      I1 => s_shl1(0),
      I2 => sel0(8),
      I3 => \s_fraco1[26]_i_2_n_0\,
      I4 => s_shr1(5),
      I5 => \s_fraco1[17]_i_2_n_0\,
      O => \s_fraco1[17]_i_1_n_0\
    );
\s_fraco1[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_fraco1[20]_i_4_n_0\,
      I1 => \s_fraco1[18]_i_3_n_0\,
      I2 => s_shr1(0),
      I3 => \s_fraco1[19]_i_3_n_0\,
      I4 => s_shr1(1),
      I5 => \s_fraco1[17]_i_3_n_0\,
      O => \s_fraco1[17]_i_2_n_0\
    );
\s_fraco1[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => sel0(4),
      I1 => s_shr1(2),
      I2 => sel0(0),
      I3 => s_shr1(3),
      I4 => s_shr1(4),
      I5 => sel0(8),
      O => \s_fraco1[17]_i_3_n_0\
    );
\s_fraco1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => sel0(8),
      I1 => s_shl1(0),
      I2 => sel0(7),
      I3 => \s_fraco1[26]_i_2_n_0\,
      I4 => s_shr1(5),
      I5 => \s_fraco1[18]_i_2_n_0\,
      O => \s_fraco1[18]_i_1_n_0\
    );
\s_fraco1[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_fraco1[21]_i_4_n_0\,
      I1 => \s_fraco1[19]_i_3_n_0\,
      I2 => s_shr1(0),
      I3 => \s_fraco1[20]_i_4_n_0\,
      I4 => s_shr1(1),
      I5 => \s_fraco1[18]_i_3_n_0\,
      O => \s_fraco1[18]_i_2_n_0\
    );
\s_fraco1[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => sel0(3),
      I1 => s_shr1(2),
      I2 => \s_qutnt_i_reg_n_0_[26]\,
      I3 => s_shr1(3),
      I4 => s_shr1(4),
      I5 => sel0(7),
      O => \s_fraco1[18]_i_3_n_0\
    );
\s_fraco1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => sel0(7),
      I1 => s_shl1(0),
      I2 => sel0(6),
      I3 => \s_fraco1[26]_i_2_n_0\,
      I4 => s_shr1(5),
      I5 => \s_fraco1[19]_i_2_n_0\,
      O => \s_fraco1[19]_i_1_n_0\
    );
\s_fraco1[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_fraco1[22]_i_4_n_0\,
      I1 => \s_fraco1[20]_i_4_n_0\,
      I2 => s_shr1(0),
      I3 => \s_fraco1[21]_i_4_n_0\,
      I4 => s_shr1(1),
      I5 => \s_fraco1[19]_i_3_n_0\,
      O => \s_fraco1[19]_i_2_n_0\
    );
\s_fraco1[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => sel0(2),
      I1 => s_shr1(2),
      I2 => s_shr1(3),
      I3 => s_shr1(4),
      I4 => sel0(6),
      O => \s_fraco1[19]_i_3_n_0\
    );
\s_fraco1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \s_fraco1[1]_i_2_n_0\,
      I1 => \s_fraco1[26]_i_2_n_0\,
      I2 => \s_fraco1[1]_i_3_n_0\,
      I3 => s_shr1(0),
      I4 => \s_fraco1[2]_i_3_n_0\,
      I5 => s_shr1(5),
      O => \s_fraco1[1]_i_1_n_0\
    );
\s_fraco1[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(25),
      I1 => s_shl1(0),
      I2 => sel0(24),
      O => \s_fraco1[1]_i_2_n_0\
    );
\s_fraco1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \s_fraco1[3]_i_4_n_0\,
      I1 => s_shr1(2),
      I2 => \s_fraco1[3]_i_5_n_0\,
      I3 => s_shr1(1),
      I4 => \s_fraco1[5]_i_5_n_0\,
      I5 => \s_fraco1[1]_i_4_n_0\,
      O => \s_fraco1[1]_i_3_n_0\
    );
\s_fraco1[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(16),
      I2 => s_shr1(3),
      I3 => sel0(8),
      I4 => s_shr1(4),
      I5 => sel0(24),
      O => \s_fraco1[1]_i_4_n_0\
    );
\s_fraco1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B8B8B888B"
    )
        port map (
      I0 => \s_fraco1[20]_i_2_n_0\,
      I1 => \s_fraco1[26]_i_2_n_0\,
      I2 => s_shr1(5),
      I3 => \s_fraco1[20]_i_3_n_0\,
      I4 => s_shr1(0),
      I5 => \s_fraco1[21]_i_3_n_0\,
      O => \s_fraco1[20]_i_1_n_0\
    );
\s_fraco1[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(6),
      I1 => s_shl1(0),
      I2 => sel0(5),
      O => \s_fraco1[20]_i_2_n_0\
    );
\s_fraco1[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco1[22]_i_4_n_0\,
      I1 => s_shr1(1),
      I2 => \s_fraco1[20]_i_4_n_0\,
      O => \s_fraco1[20]_i_3_n_0\
    );
\s_fraco1[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => sel0(1),
      I1 => s_shr1(2),
      I2 => s_shr1(3),
      I3 => s_shr1(4),
      I4 => sel0(5),
      O => \s_fraco1[20]_i_4_n_0\
    );
\s_fraco1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B8B8B888B"
    )
        port map (
      I0 => \s_fraco1[21]_i_2_n_0\,
      I1 => \s_fraco1[26]_i_2_n_0\,
      I2 => s_shr1(5),
      I3 => \s_fraco1[21]_i_3_n_0\,
      I4 => s_shr1(0),
      I5 => \s_fraco1[22]_i_3_n_0\,
      O => \s_fraco1[21]_i_1_n_0\
    );
\s_fraco1[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(5),
      I1 => s_shl1(0),
      I2 => sel0(4),
      O => \s_fraco1[21]_i_2_n_0\
    );
\s_fraco1[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => s_shr1(2),
      I1 => s_shr1(3),
      I2 => sel0(2),
      I3 => s_shr1(4),
      I4 => s_shr1(1),
      I5 => \s_fraco1[21]_i_4_n_0\,
      O => \s_fraco1[21]_i_3_n_0\
    );
\s_fraco1[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => sel0(0),
      I1 => s_shr1(2),
      I2 => s_shr1(3),
      I3 => s_shr1(4),
      I4 => sel0(4),
      O => \s_fraco1[21]_i_4_n_0\
    );
\s_fraco1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B8B8B888B"
    )
        port map (
      I0 => \s_fraco1[22]_i_2_n_0\,
      I1 => \s_fraco1[26]_i_2_n_0\,
      I2 => s_shr1(5),
      I3 => \s_fraco1[22]_i_3_n_0\,
      I4 => s_shr1(0),
      I5 => \s_fraco1[23]_i_3_n_0\,
      O => \s_fraco1[22]_i_1_n_0\
    );
\s_fraco1[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(4),
      I1 => s_shl1(0),
      I2 => sel0(3),
      O => \s_fraco1[22]_i_2_n_0\
    );
\s_fraco1[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => s_shr1(2),
      I1 => s_shr1(3),
      I2 => sel0(1),
      I3 => s_shr1(4),
      I4 => s_shr1(1),
      I5 => \s_fraco1[22]_i_4_n_0\,
      O => \s_fraco1[22]_i_3_n_0\
    );
\s_fraco1[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \s_qutnt_i_reg_n_0_[26]\,
      I1 => s_shr1(2),
      I2 => s_shr1(3),
      I3 => s_shr1(4),
      I4 => sel0(3),
      O => \s_fraco1[22]_i_4_n_0\
    );
\s_fraco1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B8B8B888B"
    )
        port map (
      I0 => \s_fraco1[23]_i_2_n_0\,
      I1 => \s_fraco1[26]_i_2_n_0\,
      I2 => s_shr1(5),
      I3 => \s_fraco1[23]_i_3_n_0\,
      I4 => s_shr1(0),
      I5 => \s_fraco1[23]_i_4_n_0\,
      O => \s_fraco1[23]_i_1_n_0\
    );
\s_fraco1[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(3),
      I1 => s_shl1(0),
      I2 => sel0(2),
      O => \s_fraco1[23]_i_2_n_0\
    );
\s_fraco1[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4FFF7"
    )
        port map (
      I0 => sel0(0),
      I1 => s_shr1(1),
      I2 => s_shr1(2),
      I3 => s_shr1(3),
      I4 => sel0(2),
      I5 => s_shr1(4),
      O => \s_fraco1[23]_i_3_n_0\
    );
\s_fraco1[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4FFF7"
    )
        port map (
      I0 => \s_qutnt_i_reg_n_0_[26]\,
      I1 => s_shr1(1),
      I2 => s_shr1(2),
      I3 => s_shr1(3),
      I4 => sel0(1),
      I5 => s_shr1(4),
      O => \s_fraco1[23]_i_4_n_0\
    );
\s_fraco1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8000000FF"
    )
        port map (
      I0 => sel0(2),
      I1 => s_shl1(0),
      I2 => sel0(1),
      I3 => \s_fraco1[24]_i_2_n_0\,
      I4 => s_shr1(5),
      I5 => \s_fraco1[26]_i_2_n_0\,
      O => \s_fraco1[24]_i_1_n_0\
    );
\s_fraco1[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => s_shr1(1),
      I1 => s_shr1(4),
      I2 => sel0(0),
      I3 => \s_fraco1[24]_i_3_n_0\,
      I4 => s_shr1(0),
      I5 => \s_fraco1[23]_i_4_n_0\,
      O => \s_fraco1[24]_i_2_n_0\
    );
\s_fraco1[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_shr1(3),
      I1 => s_shr1(2),
      O => \s_fraco1[24]_i_3_n_0\
    );
\s_fraco1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF00011111111"
    )
        port map (
      I0 => \s_fraco1[25]_i_2_n_0\,
      I1 => s_shr1(5),
      I2 => sel0(1),
      I3 => s_shl1(0),
      I4 => sel0(0),
      I5 => \s_fraco1[26]_i_2_n_0\,
      O => \s_fraco1[25]_i_1_n_0\
    );
\s_fraco1[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => s_shr1(1),
      I1 => s_shr1(4),
      I2 => \s_qutnt_i_reg_n_0_[26]\,
      I3 => s_shr1(3),
      I4 => s_shr1(2),
      O => \s_fraco1[25]_i_2_n_0\
    );
\s_fraco1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \s_fraco1[26]_i_2_n_0\,
      I1 => \s_qutnt_i_reg_n_0_[26]\,
      I2 => s_shl1(0),
      I3 => sel0(0),
      O => \s_fraco1[26]_i_1_n_0\
    );
\s_fraco1[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_shr1(5),
      I1 => s_shr1(4),
      I2 => s_shr1(3),
      I3 => s_shr1(2),
      I4 => s_shr1(0),
      I5 => s_shr1(1),
      O => \s_fraco1[26]_i_2_n_0\
    );
\s_fraco1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \s_fraco1[2]_i_2_n_0\,
      I1 => \s_fraco1[26]_i_2_n_0\,
      I2 => \s_fraco1[2]_i_3_n_0\,
      I3 => s_shr1(0),
      I4 => \s_fraco1[3]_i_3_n_0\,
      I5 => s_shr1(5),
      O => \s_fraco1[2]_i_1_n_0\
    );
\s_fraco1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(24),
      I1 => s_shl1(0),
      I2 => sel0(23),
      O => \s_fraco1[2]_i_2_n_0\
    );
\s_fraco1[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_fraco1[4]_i_4_n_0\,
      I1 => s_shr1(2),
      I2 => \s_fraco1[4]_i_5_n_0\,
      I3 => s_shr1(1),
      I4 => \s_fraco1[2]_i_4_n_0\,
      O => \s_fraco1[2]_i_3_n_0\
    );
\s_fraco1[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco1[6]_i_5_n_0\,
      I1 => s_shr1(2),
      I2 => \s_fraco1[2]_i_5_n_0\,
      O => \s_fraco1[2]_i_4_n_0\
    );
\s_fraco1[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_qutnt_i_reg_n_0_[26]\,
      I1 => sel0(15),
      I2 => s_shr1(3),
      I3 => sel0(7),
      I4 => s_shr1(4),
      I5 => sel0(23),
      O => \s_fraco1[2]_i_5_n_0\
    );
\s_fraco1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \s_fraco1[3]_i_2_n_0\,
      I1 => \s_fraco1[26]_i_2_n_0\,
      I2 => \s_fraco1[3]_i_3_n_0\,
      I3 => s_shr1(0),
      I4 => \s_fraco1[4]_i_3_n_0\,
      I5 => s_shr1(5),
      O => \s_fraco1[3]_i_1_n_0\
    );
\s_fraco1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(23),
      I1 => s_shl1(0),
      I2 => sel0(22),
      O => \s_fraco1[3]_i_2_n_0\
    );
\s_fraco1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_fraco1[3]_i_4_n_0\,
      I1 => s_shr1(2),
      I2 => \s_fraco1[3]_i_5_n_0\,
      I3 => \s_fraco1[5]_i_4_n_0\,
      I4 => \s_fraco1[5]_i_5_n_0\,
      I5 => s_shr1(1),
      O => \s_fraco1[3]_i_3_n_0\
    );
\s_fraco1[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(10),
      I1 => s_shr1(3),
      I2 => sel0(2),
      I3 => s_shr1(4),
      I4 => sel0(18),
      O => \s_fraco1[3]_i_4_n_0\
    );
\s_fraco1[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(14),
      I1 => s_shr1(3),
      I2 => sel0(6),
      I3 => s_shr1(4),
      I4 => sel0(22),
      O => \s_fraco1[3]_i_5_n_0\
    );
\s_fraco1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \s_fraco1[4]_i_2_n_0\,
      I1 => \s_fraco1[26]_i_2_n_0\,
      I2 => \s_fraco1[4]_i_3_n_0\,
      I3 => s_shr1(0),
      I4 => \s_fraco1[5]_i_3_n_0\,
      I5 => s_shr1(5),
      O => \s_fraco1[4]_i_1_n_0\
    );
\s_fraco1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(22),
      I1 => s_shl1(0),
      I2 => sel0(21),
      O => \s_fraco1[4]_i_2_n_0\
    );
\s_fraco1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_fraco1[6]_i_4_n_0\,
      I1 => \s_fraco1[6]_i_5_n_0\,
      I2 => s_shr1(1),
      I3 => \s_fraco1[4]_i_4_n_0\,
      I4 => s_shr1(2),
      I5 => \s_fraco1[4]_i_5_n_0\,
      O => \s_fraco1[4]_i_3_n_0\
    );
\s_fraco1[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(9),
      I1 => s_shr1(3),
      I2 => sel0(1),
      I3 => s_shr1(4),
      I4 => sel0(17),
      O => \s_fraco1[4]_i_4_n_0\
    );
\s_fraco1[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(13),
      I1 => s_shr1(3),
      I2 => sel0(5),
      I3 => s_shr1(4),
      I4 => sel0(21),
      O => \s_fraco1[4]_i_5_n_0\
    );
\s_fraco1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \s_fraco1[5]_i_2_n_0\,
      I1 => \s_fraco1[26]_i_2_n_0\,
      I2 => \s_fraco1[5]_i_3_n_0\,
      I3 => s_shr1(0),
      I4 => \s_fraco1[6]_i_3_n_0\,
      I5 => s_shr1(5),
      O => \s_fraco1[5]_i_1_n_0\
    );
\s_fraco1[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(21),
      I1 => s_shl1(0),
      I2 => sel0(20),
      O => \s_fraco1[5]_i_2_n_0\
    );
\s_fraco1[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \s_fraco1[5]_i_4_n_0\,
      I1 => s_shr1(2),
      I2 => \s_fraco1[5]_i_5_n_0\,
      I3 => \s_fraco1[7]_i_4_n_0\,
      I4 => s_shr1(1),
      O => \s_fraco1[5]_i_3_n_0\
    );
\s_fraco1[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(8),
      I1 => s_shr1(3),
      I2 => sel0(0),
      I3 => s_shr1(4),
      I4 => sel0(16),
      O => \s_fraco1[5]_i_4_n_0\
    );
\s_fraco1[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(12),
      I1 => s_shr1(3),
      I2 => sel0(4),
      I3 => s_shr1(4),
      I4 => sel0(20),
      O => \s_fraco1[5]_i_5_n_0\
    );
\s_fraco1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \s_fraco1[6]_i_2_n_0\,
      I1 => \s_fraco1[26]_i_2_n_0\,
      I2 => \s_fraco1[6]_i_3_n_0\,
      I3 => s_shr1(0),
      I4 => \s_fraco1[7]_i_3_n_0\,
      I5 => s_shr1(5),
      O => \s_fraco1[6]_i_1_n_0\
    );
\s_fraco1[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(20),
      I1 => s_shl1(0),
      I2 => sel0(19),
      O => \s_fraco1[6]_i_2_n_0\
    );
\s_fraco1[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \s_fraco1[6]_i_4_n_0\,
      I1 => s_shr1(2),
      I2 => \s_fraco1[6]_i_5_n_0\,
      I3 => \s_fraco1[8]_i_4_n_0\,
      I4 => s_shr1(1),
      O => \s_fraco1[6]_i_3_n_0\
    );
\s_fraco1[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(7),
      I1 => s_shr1(3),
      I2 => \s_qutnt_i_reg_n_0_[26]\,
      I3 => s_shr1(4),
      I4 => sel0(15),
      O => \s_fraco1[6]_i_4_n_0\
    );
\s_fraco1[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(11),
      I1 => s_shr1(3),
      I2 => sel0(3),
      I3 => s_shr1(4),
      I4 => sel0(19),
      O => \s_fraco1[6]_i_5_n_0\
    );
\s_fraco1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \s_fraco1[7]_i_2_n_0\,
      I1 => \s_fraco1[26]_i_2_n_0\,
      I2 => \s_fraco1[7]_i_3_n_0\,
      I3 => s_shr1(0),
      I4 => \s_fraco1[8]_i_3_n_0\,
      I5 => s_shr1(5),
      O => \s_fraco1[7]_i_1_n_0\
    );
\s_fraco1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(19),
      I1 => s_shl1(0),
      I2 => sel0(18),
      O => \s_fraco1[7]_i_2_n_0\
    );
\s_fraco1[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco1[9]_i_4_n_0\,
      I1 => s_shr1(1),
      I2 => \s_fraco1[7]_i_4_n_0\,
      O => \s_fraco1[7]_i_3_n_0\
    );
\s_fraco1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(6),
      I1 => s_shr1(3),
      I2 => sel0(14),
      I3 => s_shr1(4),
      I4 => s_shr1(2),
      I5 => \s_fraco1[3]_i_4_n_0\,
      O => \s_fraco1[7]_i_4_n_0\
    );
\s_fraco1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \s_fraco1[8]_i_2_n_0\,
      I1 => \s_fraco1[26]_i_2_n_0\,
      I2 => \s_fraco1[8]_i_3_n_0\,
      I3 => s_shr1(0),
      I4 => \s_fraco1[9]_i_3_n_0\,
      I5 => s_shr1(5),
      O => \s_fraco1[8]_i_1_n_0\
    );
\s_fraco1[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(18),
      I1 => s_shl1(0),
      I2 => sel0(17),
      O => \s_fraco1[8]_i_2_n_0\
    );
\s_fraco1[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco1[10]_i_4_n_0\,
      I1 => s_shr1(1),
      I2 => \s_fraco1[8]_i_4_n_0\,
      O => \s_fraco1[8]_i_3_n_0\
    );
\s_fraco1[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(5),
      I1 => s_shr1(3),
      I2 => sel0(13),
      I3 => s_shr1(4),
      I4 => s_shr1(2),
      I5 => \s_fraco1[4]_i_4_n_0\,
      O => \s_fraco1[8]_i_4_n_0\
    );
\s_fraco1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \s_fraco1[9]_i_2_n_0\,
      I1 => \s_fraco1[26]_i_2_n_0\,
      I2 => \s_fraco1[9]_i_3_n_0\,
      I3 => s_shr1(0),
      I4 => \s_fraco1[10]_i_3_n_0\,
      I5 => s_shr1(5),
      O => \s_fraco1[9]_i_1_n_0\
    );
\s_fraco1[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(17),
      I1 => s_shl1(0),
      I2 => sel0(16),
      O => \s_fraco1[9]_i_2_n_0\
    );
\s_fraco1[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \s_fraco1[11]_i_4_n_0\,
      I1 => s_shr1(1),
      I2 => \s_fraco1[9]_i_4_n_0\,
      O => \s_fraco1[9]_i_3_n_0\
    );
\s_fraco1[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(4),
      I1 => s_shr1(3),
      I2 => sel0(12),
      I3 => s_shr1(4),
      I4 => s_shr1(2),
      I5 => \s_fraco1[5]_i_4_n_0\,
      O => \s_fraco1[9]_i_4_n_0\
    );
\s_fraco1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[0]_i_1_n_0\,
      Q => \s_fraco1_reg_n_0_[0]\,
      R => '0'
    );
\s_fraco1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[10]_i_1_n_0\,
      Q => \p_2_in__0\(7),
      R => '0'
    );
\s_fraco1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[11]_i_1_n_0\,
      Q => \p_2_in__0\(8),
      R => '0'
    );
\s_fraco1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[12]_i_1_n_0\,
      Q => \p_2_in__0\(9),
      R => '0'
    );
\s_fraco1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[13]_i_1_n_0\,
      Q => \p_2_in__0\(10),
      R => '0'
    );
\s_fraco1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[14]_i_1_n_0\,
      Q => \p_2_in__0\(11),
      R => '0'
    );
\s_fraco1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[15]_i_1_n_0\,
      Q => \p_2_in__0\(12),
      R => '0'
    );
\s_fraco1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[16]_i_1_n_0\,
      Q => \p_2_in__0\(13),
      R => '0'
    );
\s_fraco1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[17]_i_1_n_0\,
      Q => \p_2_in__0\(14),
      R => '0'
    );
\s_fraco1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[18]_i_1_n_0\,
      Q => \p_2_in__0\(15),
      R => '0'
    );
\s_fraco1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[19]_i_1_n_0\,
      Q => \p_2_in__0\(16),
      R => '0'
    );
\s_fraco1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[1]_i_1_n_0\,
      Q => s_round,
      R => '0'
    );
\s_fraco1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[20]_i_1_n_0\,
      Q => \p_2_in__0\(17),
      R => '0'
    );
\s_fraco1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[21]_i_1_n_0\,
      Q => \p_2_in__0\(18),
      R => '0'
    );
\s_fraco1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[22]_i_1_n_0\,
      Q => \p_2_in__0\(19),
      R => '0'
    );
\s_fraco1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[23]_i_1_n_0\,
      Q => \p_2_in__0\(20),
      R => '0'
    );
\s_fraco1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[24]_i_1_n_0\,
      Q => \p_2_in__0\(21),
      R => '0'
    );
\s_fraco1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[25]_i_1_n_0\,
      Q => \p_2_in__0\(22),
      R => '0'
    );
\s_fraco1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[26]_i_1_n_0\,
      Q => \p_2_in__0\(23),
      R => '0'
    );
\s_fraco1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[2]_i_1_n_0\,
      Q => s_guard,
      R => '0'
    );
\s_fraco1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[3]_i_1_n_0\,
      Q => p_2_in(0),
      R => '0'
    );
\s_fraco1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[4]_i_1_n_0\,
      Q => \p_2_in__0\(1),
      R => '0'
    );
\s_fraco1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[5]_i_1_n_0\,
      Q => \p_2_in__0\(2),
      R => '0'
    );
\s_fraco1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[6]_i_1_n_0\,
      Q => \p_2_in__0\(3),
      R => '0'
    );
\s_fraco1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[7]_i_1_n_0\,
      Q => \p_2_in__0\(4),
      R => '0'
    );
\s_fraco1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[8]_i_1_n_0\,
      Q => \p_2_in__0\(5),
      R => '0'
    );
\s_fraco1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco1[9]_i_1_n_0\,
      Q => \p_2_in__0\(6),
      R => '0'
    );
\s_fraco2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[3]_i_2_n_6\,
      I1 => R,
      I2 => \s_fraco2_reg[3]_i_2_n_7\,
      O => \s_fraco2[0]_i_1_n_0\
    );
\s_fraco2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[11]_i_2_n_4\,
      I1 => R,
      I2 => \s_fraco2_reg[11]_i_2_n_5\,
      O => \s_fraco2[10]_i_1_n_0\
    );
\s_fraco2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[15]_i_2_n_7\,
      I1 => R,
      I2 => \s_fraco2_reg[11]_i_2_n_4\,
      O => \s_fraco2[11]_i_1_n_0\
    );
\s_fraco2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[15]_i_2_n_6\,
      I1 => R,
      I2 => \s_fraco2_reg[15]_i_2_n_7\,
      O => \s_fraco2[12]_i_1_n_0\
    );
\s_fraco2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[15]_i_2_n_5\,
      I1 => R,
      I2 => \s_fraco2_reg[15]_i_2_n_6\,
      O => \s_fraco2[13]_i_1_n_0\
    );
\s_fraco2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[15]_i_2_n_4\,
      I1 => R,
      I2 => \s_fraco2_reg[15]_i_2_n_5\,
      O => \s_fraco2[14]_i_1_n_0\
    );
\s_fraco2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[19]_i_2_n_7\,
      I1 => R,
      I2 => \s_fraco2_reg[15]_i_2_n_4\,
      O => \s_fraco2[15]_i_1_n_0\
    );
\s_fraco2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[19]_i_2_n_6\,
      I1 => R,
      I2 => \s_fraco2_reg[19]_i_2_n_7\,
      O => \s_fraco2[16]_i_1_n_0\
    );
\s_fraco2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[19]_i_2_n_5\,
      I1 => R,
      I2 => \s_fraco2_reg[19]_i_2_n_6\,
      O => \s_fraco2[17]_i_1_n_0\
    );
\s_fraco2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[19]_i_2_n_4\,
      I1 => R,
      I2 => \s_fraco2_reg[19]_i_2_n_5\,
      O => \s_fraco2[18]_i_1_n_0\
    );
\s_fraco2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[22]_i_2_n_7\,
      I1 => R,
      I2 => \s_fraco2_reg[19]_i_2_n_4\,
      O => \s_fraco2[19]_i_1_n_0\
    );
\s_fraco2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[3]_i_2_n_5\,
      I1 => R,
      I2 => \s_fraco2_reg[3]_i_2_n_6\,
      O => \s_fraco2[1]_i_1_n_0\
    );
\s_fraco2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[22]_i_2_n_6\,
      I1 => R,
      I2 => \s_fraco2_reg[22]_i_2_n_7\,
      O => \s_fraco2[20]_i_1_n_0\
    );
\s_fraco2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[22]_i_2_n_5\,
      I1 => R,
      I2 => \s_fraco2_reg[22]_i_2_n_6\,
      O => \s_fraco2[21]_i_1_n_0\
    );
\s_fraco2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[22]_i_2_n_4\,
      I1 => R,
      I2 => \s_fraco2_reg[22]_i_2_n_5\,
      O => \s_fraco2[22]_i_1_n_0\
    );
\s_fraco2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[3]_i_2_n_4\,
      I1 => R,
      I2 => \s_fraco2_reg[3]_i_2_n_5\,
      O => \s_fraco2[2]_i_1_n_0\
    );
\s_fraco2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[7]_i_2_n_7\,
      I1 => R,
      I2 => \s_fraco2_reg[3]_i_2_n_4\,
      O => \s_fraco2[3]_i_1_n_0\
    );
\s_fraco2[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_rmndr_i(17),
      I1 => s_rmndr_i(11),
      I2 => s_rmndr_i(22),
      I3 => s_rmndr_i(10),
      I4 => \s_fraco2[3]_i_13_n_0\,
      O => \s_fraco2[3]_i_10_n_0\
    );
\s_fraco2[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_rmndr_i(2),
      I1 => s_rmndr_i(4),
      I2 => s_rmndr_i(6),
      I3 => s_rmndr_i(24),
      O => \s_fraco2[3]_i_11_n_0\
    );
\s_fraco2[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_rmndr_i(13),
      I1 => s_rmndr_i(16),
      I2 => s_rmndr_i(3),
      I3 => s_rmndr_i(15),
      O => \s_fraco2[3]_i_12_n_0\
    );
\s_fraco2[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_rmndr_i(0),
      I1 => s_rmndr_i(23),
      I2 => s_rmndr_i(7),
      I3 => s_rmndr_i(12),
      O => \s_fraco2[3]_i_13_n_0\
    );
\s_fraco2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501A8FEFF0100FE"
    )
        port map (
      I0 => s_guard,
      I1 => \s_fraco2[3]_i_4_n_0\,
      I2 => \s_fraco2[3]_i_5_n_0\,
      I3 => \s_fraco2_reg[3]_i_2_0\,
      I4 => p_2_in(0),
      I5 => \s_fraco2_reg[3]_i_2_1\,
      O => \s_fraco2[3]_i_3_n_0\
    );
\s_fraco2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_fraco1_reg_n_0_[0]\,
      I1 => s_round,
      O => \s_fraco2[3]_i_4_n_0\
    );
\s_fraco2[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \s_fraco2[3]_i_8_n_0\,
      I1 => s_rmndr_i(26),
      I2 => s_rmndr_i(21),
      I3 => s_rmndr_i(25),
      I4 => \s_fraco2[3]_i_9_n_0\,
      I5 => \s_fraco2[3]_i_10_n_0\,
      O => \s_fraco2[3]_i_5_n_0\
    );
\s_fraco2[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_rmndr_i(19),
      I1 => s_rmndr_i(14),
      I2 => s_rmndr_i(9),
      I3 => s_rmndr_i(5),
      I4 => \s_fraco2[3]_i_11_n_0\,
      O => \s_fraco2[3]_i_8_n_0\
    );
\s_fraco2[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_rmndr_i(8),
      I1 => s_rmndr_i(1),
      I2 => s_rmndr_i(20),
      I3 => s_rmndr_i(18),
      I4 => \s_fraco2[3]_i_12_n_0\,
      O => \s_fraco2[3]_i_9_n_0\
    );
\s_fraco2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[7]_i_2_n_6\,
      I1 => R,
      I2 => \s_fraco2_reg[7]_i_2_n_7\,
      O => \s_fraco2[4]_i_1_n_0\
    );
\s_fraco2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[7]_i_2_n_5\,
      I1 => R,
      I2 => \s_fraco2_reg[7]_i_2_n_6\,
      O => \s_fraco2[5]_i_1_n_0\
    );
\s_fraco2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[7]_i_2_n_4\,
      I1 => R,
      I2 => \s_fraco2_reg[7]_i_2_n_5\,
      O => \s_fraco2[6]_i_1_n_0\
    );
\s_fraco2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[11]_i_2_n_7\,
      I1 => R,
      I2 => \s_fraco2_reg[7]_i_2_n_4\,
      O => \s_fraco2[7]_i_1_n_0\
    );
\s_fraco2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[11]_i_2_n_6\,
      I1 => R,
      I2 => \s_fraco2_reg[11]_i_2_n_7\,
      O => \s_fraco2[8]_i_1_n_0\
    );
\s_fraco2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_fraco2_reg[11]_i_2_n_5\,
      I1 => R,
      I2 => \s_fraco2_reg[11]_i_2_n_6\,
      O => \s_fraco2[9]_i_1_n_0\
    );
\s_fraco2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[0]_i_1_n_0\,
      Q => s_fraco2(0),
      R => '0'
    );
\s_fraco2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[10]_i_1_n_0\,
      Q => s_fraco2(10),
      R => '0'
    );
\s_fraco2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[11]_i_1_n_0\,
      Q => s_fraco2(11),
      R => '0'
    );
\s_fraco2_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_fraco2_reg[7]_i_2_n_0\,
      CO(3) => \s_fraco2_reg[11]_i_2_n_0\,
      CO(2) => \s_fraco2_reg[11]_i_2_n_1\,
      CO(1) => \s_fraco2_reg[11]_i_2_n_2\,
      CO(0) => \s_fraco2_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_fraco2_reg[11]_i_2_n_4\,
      O(2) => \s_fraco2_reg[11]_i_2_n_5\,
      O(1) => \s_fraco2_reg[11]_i_2_n_6\,
      O(0) => \s_fraco2_reg[11]_i_2_n_7\,
      S(3 downto 0) => \p_2_in__0\(11 downto 8)
    );
\s_fraco2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[12]_i_1_n_0\,
      Q => s_fraco2(12),
      R => '0'
    );
\s_fraco2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[13]_i_1_n_0\,
      Q => s_fraco2(13),
      R => '0'
    );
\s_fraco2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[14]_i_1_n_0\,
      Q => s_fraco2(14),
      R => '0'
    );
\s_fraco2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[15]_i_1_n_0\,
      Q => s_fraco2(15),
      R => '0'
    );
\s_fraco2_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_fraco2_reg[11]_i_2_n_0\,
      CO(3) => \s_fraco2_reg[15]_i_2_n_0\,
      CO(2) => \s_fraco2_reg[15]_i_2_n_1\,
      CO(1) => \s_fraco2_reg[15]_i_2_n_2\,
      CO(0) => \s_fraco2_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_fraco2_reg[15]_i_2_n_4\,
      O(2) => \s_fraco2_reg[15]_i_2_n_5\,
      O(1) => \s_fraco2_reg[15]_i_2_n_6\,
      O(0) => \s_fraco2_reg[15]_i_2_n_7\,
      S(3 downto 0) => \p_2_in__0\(15 downto 12)
    );
\s_fraco2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[16]_i_1_n_0\,
      Q => s_fraco2(16),
      R => '0'
    );
\s_fraco2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[17]_i_1_n_0\,
      Q => s_fraco2(17),
      R => '0'
    );
\s_fraco2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[18]_i_1_n_0\,
      Q => s_fraco2(18),
      R => '0'
    );
\s_fraco2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[19]_i_1_n_0\,
      Q => s_fraco2(19),
      R => '0'
    );
\s_fraco2_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_fraco2_reg[15]_i_2_n_0\,
      CO(3) => \s_fraco2_reg[19]_i_2_n_0\,
      CO(2) => \s_fraco2_reg[19]_i_2_n_1\,
      CO(1) => \s_fraco2_reg[19]_i_2_n_2\,
      CO(0) => \s_fraco2_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_fraco2_reg[19]_i_2_n_4\,
      O(2) => \s_fraco2_reg[19]_i_2_n_5\,
      O(1) => \s_fraco2_reg[19]_i_2_n_6\,
      O(0) => \s_fraco2_reg[19]_i_2_n_7\,
      S(3 downto 0) => \p_2_in__0\(19 downto 16)
    );
\s_fraco2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[1]_i_1_n_0\,
      Q => s_fraco2(1),
      R => '0'
    );
\s_fraco2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[20]_i_1_n_0\,
      Q => s_fraco2(20),
      R => '0'
    );
\s_fraco2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[21]_i_1_n_0\,
      Q => s_fraco2(21),
      R => '0'
    );
\s_fraco2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[22]_i_1_n_0\,
      Q => s_fraco2(22),
      R => '0'
    );
\s_fraco2_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_fraco2_reg[19]_i_2_n_0\,
      CO(3) => \s_fraco2_reg[22]_i_2_n_0\,
      CO(2) => \s_fraco2_reg[22]_i_2_n_1\,
      CO(1) => \s_fraco2_reg[22]_i_2_n_2\,
      CO(0) => \s_fraco2_reg[22]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_fraco2_reg[22]_i_2_n_4\,
      O(2) => \s_fraco2_reg[22]_i_2_n_5\,
      O(1) => \s_fraco2_reg[22]_i_2_n_6\,
      O(0) => \s_fraco2_reg[22]_i_2_n_7\,
      S(3 downto 0) => \p_2_in__0\(23 downto 20)
    );
\s_fraco2_reg[22]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_fraco2_reg[22]_i_2_n_0\,
      CO(3 downto 1) => \NLW_s_fraco2_reg[22]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => R,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_s_fraco2_reg[22]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\s_fraco2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[2]_i_1_n_0\,
      Q => s_fraco2(2),
      R => '0'
    );
\s_fraco2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[3]_i_1_n_0\,
      Q => s_fraco2(3),
      R => '0'
    );
\s_fraco2_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_fraco2_reg[3]_i_2_n_0\,
      CO(2) => \s_fraco2_reg[3]_i_2_n_1\,
      CO(1) => \s_fraco2_reg[3]_i_2_n_2\,
      CO(0) => \s_fraco2_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_2_in(0),
      O(3) => \s_fraco2_reg[3]_i_2_n_4\,
      O(2) => \s_fraco2_reg[3]_i_2_n_5\,
      O(1) => \s_fraco2_reg[3]_i_2_n_6\,
      O(0) => \s_fraco2_reg[3]_i_2_n_7\,
      S(3 downto 1) => \p_2_in__0\(3 downto 1),
      S(0) => \s_fraco2[3]_i_3_n_0\
    );
\s_fraco2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[4]_i_1_n_0\,
      Q => s_fraco2(4),
      R => '0'
    );
\s_fraco2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[5]_i_1_n_0\,
      Q => s_fraco2(5),
      R => '0'
    );
\s_fraco2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[6]_i_1_n_0\,
      Q => s_fraco2(6),
      R => '0'
    );
\s_fraco2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[7]_i_1_n_0\,
      Q => s_fraco2(7),
      R => '0'
    );
\s_fraco2_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_fraco2_reg[3]_i_2_n_0\,
      CO(3) => \s_fraco2_reg[7]_i_2_n_0\,
      CO(2) => \s_fraco2_reg[7]_i_2_n_1\,
      CO(1) => \s_fraco2_reg[7]_i_2_n_2\,
      CO(0) => \s_fraco2_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_fraco2_reg[7]_i_2_n_4\,
      O(2) => \s_fraco2_reg[7]_i_2_n_5\,
      O(1) => \s_fraco2_reg[7]_i_2_n_6\,
      O(0) => \s_fraco2_reg[7]_i_2_n_7\,
      S(3 downto 0) => \p_2_in__0\(7 downto 4)
    );
\s_fraco2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[8]_i_1_n_0\,
      Q => s_fraco2(8),
      R => '0'
    );
\s_fraco2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fraco2[9]_i_1_n_0\,
      Q => s_fraco2(9),
      R => '0'
    );
\s_opa_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_sign_i_reg_0(0),
      Q => \^s_opa_i_reg[0]_0\,
      R => '0'
    );
\s_opb_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(0),
      Q => \s_opb_i_reg[0]_0\,
      R => '0'
    );
\s_qutnt_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(0),
      Q => sel0(25),
      R => '0'
    );
\s_qutnt_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(10),
      Q => sel0(15),
      R => '0'
    );
\s_qutnt_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(11),
      Q => sel0(14),
      R => '0'
    );
\s_qutnt_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(12),
      Q => sel0(13),
      R => '0'
    );
\s_qutnt_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(13),
      Q => sel0(12),
      R => '0'
    );
\s_qutnt_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(14),
      Q => sel0(11),
      R => '0'
    );
\s_qutnt_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(15),
      Q => sel0(10),
      R => '0'
    );
\s_qutnt_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(16),
      Q => sel0(9),
      R => '0'
    );
\s_qutnt_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(17),
      Q => sel0(8),
      R => '0'
    );
\s_qutnt_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(18),
      Q => sel0(7),
      R => '0'
    );
\s_qutnt_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(19),
      Q => sel0(6),
      R => '0'
    );
\s_qutnt_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(1),
      Q => sel0(24),
      R => '0'
    );
\s_qutnt_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(20),
      Q => sel0(5),
      R => '0'
    );
\s_qutnt_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(21),
      Q => sel0(4),
      R => '0'
    );
\s_qutnt_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(22),
      Q => sel0(3),
      R => '0'
    );
\s_qutnt_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(23),
      Q => sel0(2),
      R => '0'
    );
\s_qutnt_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(24),
      Q => sel0(1),
      R => '0'
    );
\s_qutnt_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(25),
      Q => sel0(0),
      R => '0'
    );
\s_qutnt_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(26),
      Q => \s_qutnt_i_reg_n_0_[26]\,
      R => '0'
    );
\s_qutnt_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(2),
      Q => sel0(23),
      R => '0'
    );
\s_qutnt_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(3),
      Q => sel0(22),
      R => '0'
    );
\s_qutnt_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(4),
      Q => sel0(21),
      R => '0'
    );
\s_qutnt_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(5),
      Q => sel0(20),
      R => '0'
    );
\s_qutnt_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(6),
      Q => sel0(19),
      R => '0'
    );
\s_qutnt_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(7),
      Q => sel0(18),
      R => '0'
    );
\s_qutnt_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(8),
      Q => sel0(17),
      R => '0'
    );
\s_qutnt_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_i_reg[26]_0\(9),
      Q => sel0(16),
      R => '0'
    );
\s_rmndr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(0),
      Q => s_rmndr_i(0),
      R => '0'
    );
\s_rmndr_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(10),
      Q => s_rmndr_i(10),
      R => '0'
    );
\s_rmndr_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(11),
      Q => s_rmndr_i(11),
      R => '0'
    );
\s_rmndr_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(12),
      Q => s_rmndr_i(12),
      R => '0'
    );
\s_rmndr_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(13),
      Q => s_rmndr_i(13),
      R => '0'
    );
\s_rmndr_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(14),
      Q => s_rmndr_i(14),
      R => '0'
    );
\s_rmndr_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(15),
      Q => s_rmndr_i(15),
      R => '0'
    );
\s_rmndr_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(16),
      Q => s_rmndr_i(16),
      R => '0'
    );
\s_rmndr_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(17),
      Q => s_rmndr_i(17),
      R => '0'
    );
\s_rmndr_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(18),
      Q => s_rmndr_i(18),
      R => '0'
    );
\s_rmndr_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(19),
      Q => s_rmndr_i(19),
      R => '0'
    );
\s_rmndr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(1),
      Q => s_rmndr_i(1),
      R => '0'
    );
\s_rmndr_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(20),
      Q => s_rmndr_i(20),
      R => '0'
    );
\s_rmndr_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(21),
      Q => s_rmndr_i(21),
      R => '0'
    );
\s_rmndr_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(22),
      Q => s_rmndr_i(22),
      R => '0'
    );
\s_rmndr_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(23),
      Q => s_rmndr_i(23),
      R => '0'
    );
\s_rmndr_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(24),
      Q => s_rmndr_i(24),
      R => '0'
    );
\s_rmndr_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(25),
      Q => s_rmndr_i(25),
      R => '0'
    );
\s_rmndr_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(26),
      Q => s_rmndr_i(26),
      R => '0'
    );
\s_rmndr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(2),
      Q => s_rmndr_i(2),
      R => '0'
    );
\s_rmndr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(3),
      Q => s_rmndr_i(3),
      R => '0'
    );
\s_rmndr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(4),
      Q => s_rmndr_i(4),
      R => '0'
    );
\s_rmndr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(5),
      Q => s_rmndr_i(5),
      R => '0'
    );
\s_rmndr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(6),
      Q => s_rmndr_i(6),
      R => '0'
    );
\s_rmndr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(7),
      Q => s_rmndr_i(7),
      R => '0'
    );
\s_rmndr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(8),
      Q => s_rmndr_i(8),
      R => '0'
    );
\s_rmndr_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmndr_o(9),
      Q => s_rmndr_i(9),
      R => '0'
    );
\s_shl1[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111411"
    )
        port map (
      I0 => s_expo10,
      I1 => s_exp_10_i(8),
      I2 => s_exp_10_i(6),
      I3 => \s_shr1[5]_i_4_n_0\,
      I4 => s_exp_10_i(7),
      I5 => \s_qutnt_i_reg_n_0_[26]\,
      O => \s_shl1[0]_i_1__0_n_0\
    );
\s_shl1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_shl1[0]_i_1__0_n_0\,
      Q => s_shl1(0),
      R => '0'
    );
\s_shr1[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_expo10,
      I1 => s_exp_10_i(0),
      O => v_shr(0)
    );
\s_shr1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_expo10,
      I1 => s_exp_10_i(1),
      O => \s_shr1[1]_i_1_n_0\
    );
\s_shr1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => s_expo10,
      I1 => s_exp_10_i(1),
      I2 => s_exp_10_i(2),
      O => v_shr(2)
    );
\s_shr1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A8"
    )
        port map (
      I0 => s_expo10,
      I1 => s_exp_10_i(1),
      I2 => s_exp_10_i(2),
      I3 => s_exp_10_i(3),
      O => v_shr(3)
    );
\s_shr1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAA8"
    )
        port map (
      I0 => s_expo10,
      I1 => s_exp_10_i(3),
      I2 => s_exp_10_i(2),
      I3 => s_exp_10_i(1),
      I4 => s_exp_10_i(4),
      O => v_shr(4)
    );
\s_shr1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A20808A2"
    )
        port map (
      I0 => s_expo10,
      I1 => \s_shr1[5]_i_3_n_0\,
      I2 => \s_expo1[5]_i_1__0_n_0\,
      I3 => s_exp_10_i(6),
      I4 => \s_shr1[5]_i_4_n_0\,
      O => v_shr(6)
    );
\s_shr1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010F0F0F0E0"
    )
        port map (
      I0 => s_exp_10_i(2),
      I1 => s_exp_10_i(1),
      I2 => s_expo10,
      I3 => s_exp_10_i(4),
      I4 => s_exp_10_i(3),
      I5 => s_exp_10_i(5),
      O => v_shr(5)
    );
\s_shr1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000054"
    )
        port map (
      I0 => s_exp_10_i(4),
      I1 => s_exp_10_i(0),
      I2 => \s_qutnt_i_reg_n_0_[26]\,
      I3 => s_exp_10_i(1),
      I4 => s_exp_10_i(2),
      I5 => s_exp_10_i(3),
      O => \s_shr1[5]_i_3_n_0\
    );
\s_shr1[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \s_expo1[5]_i_2_n_0\,
      I1 => s_exp_10_i(2),
      I2 => s_exp_10_i(1),
      I3 => s_exp_10_i(5),
      I4 => s_exp_10_i(3),
      I5 => s_exp_10_i(4),
      O => \s_shr1[5]_i_4_n_0\
    );
\s_shr1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => v_shr(0),
      Q => s_shr1(0),
      S => v_shr(6)
    );
\s_shr1_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_shr1[1]_i_1_n_0\,
      Q => s_shr1(1),
      S => v_shr(6)
    );
\s_shr1_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => v_shr(2),
      Q => s_shr1(2),
      S => v_shr(6)
    );
\s_shr1_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => v_shr(3),
      Q => s_shr1(3),
      S => v_shr(6)
    );
\s_shr1_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => v_shr(4),
      Q => s_shr1(4),
      S => v_shr(6)
    );
\s_shr1_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => v_shr(5),
      Q => s_shr1(5),
      S => v_shr(6)
    );
\s_sign_i_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => s_sign_i_reg_0(9),
      O => serial_div_sign
    );
s_sign_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => serial_div_sign,
      Q => \^s_sign_i\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_0_0_post_norm_mul is
  port (
    \output_o_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_expo1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_rmode_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_expo1_reg[6]_1\ : out STD_LOGIC;
    \s_expo1_reg[6]_2\ : out STD_LOGIC;
    \s_frac2a_reg[22]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_frac2a_reg[18]_0\ : out STD_LOGIC;
    \s_rmode_i_reg[0]_0\ : out STD_LOGIC;
    \output_o_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \output_o_reg[7]_0\ : out STD_LOGIC;
    \output_o_reg[9]_0\ : out STD_LOGIC;
    \output_o_reg[16]_0\ : out STD_LOGIC;
    \output_o_reg[25]_0\ : out STD_LOGIC;
    ine_o_reg_0 : out STD_LOGIC;
    \s_rmode_i_reg[1]_0\ : out STD_LOGIC;
    sign_i : in STD_LOGIC;
    clk_i : in STD_LOGIC;
    s_output_o0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ine_o : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \output_o_reg[22]_0\ : in STD_LOGIC;
    \output_o_reg[22]_1\ : in STD_LOGIC;
    s_sign_i : in STD_LOGIC;
    post_norm_sqrt_output : in STD_LOGIC_VECTOR ( 29 downto 0 );
    fpu_op_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    post_norm_div_output : in STD_LOGIC_VECTOR ( 29 downto 0 );
    postnorm_addsub_output_o : in STD_LOGIC_VECTOR ( 24 downto 0 );
    post_norm_sqrt_ine_o : in STD_LOGIC;
    post_norm_div_ine : in STD_LOGIC;
    \s_fract_48_i_reg[47]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \s_exp_10_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_0_0_post_norm_mul : entity is "post_norm_mul";
end fpu_design_fpu_0_0_post_norm_mul;

architecture STRUCTURE of fpu_design_fpu_0_0_post_norm_mul is
  signal L : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \L__0\ : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal R : STD_LOGIC;
  signal ine_o_i_16_n_0 : STD_LOGIC;
  signal ine_o_i_18_n_0 : STD_LOGIC;
  signal ine_o_i_21_n_0 : STD_LOGIC;
  signal ine_o_i_23_n_0 : STD_LOGIC;
  signal ine_o_i_24_n_0 : STD_LOGIC;
  signal ine_o_i_26_n_0 : STD_LOGIC;
  signal ine_o_i_27_n_0 : STD_LOGIC;
  signal ine_o_i_28_n_0 : STD_LOGIC;
  signal ine_o_i_29_n_0 : STD_LOGIC;
  signal ine_o_i_30_n_0 : STD_LOGIC;
  signal ine_o_i_7_n_0 : STD_LOGIC;
  signal ine_o_i_8_n_0 : STD_LOGIC;
  signal ine_o_reg_i_17_n_2 : STD_LOGIC;
  signal ine_o_reg_i_17_n_3 : STD_LOGIC;
  signal ine_o_reg_i_22_n_0 : STD_LOGIC;
  signal ine_o_reg_i_22_n_1 : STD_LOGIC;
  signal ine_o_reg_i_22_n_2 : STD_LOGIC;
  signal ine_o_reg_i_22_n_3 : STD_LOGIC;
  signal \output_o[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \output_o[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \output_o[21]_i_4_n_0\ : STD_LOGIC;
  signal \output_o[21]_i_5_n_0\ : STD_LOGIC;
  signal \output_o[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \output_o[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \output_o[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \output_o[26]_i_4__0_n_0\ : STD_LOGIC;
  signal \output_o[26]_i_5_n_0\ : STD_LOGIC;
  signal \output_o[26]_i_6__0_n_0\ : STD_LOGIC;
  signal \output_o[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_10__1_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_4__2_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_5__2_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_6__1_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_7__1_n_0\ : STD_LOGIC;
  signal \output_o[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \output_o_reg[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \output_o_reg[26]_i_1__0_n_1\ : STD_LOGIC;
  signal \output_o_reg[26]_i_1__0_n_2\ : STD_LOGIC;
  signal \output_o_reg[26]_i_1__0_n_3\ : STD_LOGIC;
  signal \output_o_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \output_o_reg[30]_i_2_n_1\ : STD_LOGIC;
  signal \output_o_reg[30]_i_2_n_2\ : STD_LOGIC;
  signal \output_o_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal post_norm_mul_ine : STD_LOGIC;
  signal post_norm_mul_output : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal s_exp_10_i : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal s_expo1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_expo11 : STD_LOGIC;
  signal \s_expo1[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_expo1[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_expo1[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_expo1[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_expo1[0]_i_6_n_0\ : STD_LOGIC;
  signal \s_expo1[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_expo1[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_expo1[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_expo1[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_expo1[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_expo1[6]_i_1_n_0\ : STD_LOGIC;
  signal \s_expo1[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_expo1[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_expo1[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \s_expo1[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \s_expo1[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \s_expo1[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \s_expo1[8]_i_8_n_0\ : STD_LOGIC;
  signal \s_expo1[8]_i_9_n_0\ : STD_LOGIC;
  signal \s_expo1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_expo1_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \s_expo1_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \s_expo1_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \s_expo1_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \s_expo1_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \s_expo1_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \s_expo1_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \^s_expo1_reg[6]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_expo1_reg[6]_2\ : STD_LOGIC;
  signal \s_expo1_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \s_expo1_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \s_expo1_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \s_expo1_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \s_expo1_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \s_expo1_reg[8]_i_3_n_4\ : STD_LOGIC;
  signal \s_expo1_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \s_expo1_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \s_expo1_reg[8]_i_3_n_7\ : STD_LOGIC;
  signal \s_expo1_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_expo1_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_expo1_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_expo1_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_expo1_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_expo1_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_expo1_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_expo1_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_expo1_reg_n_0_[8]\ : STD_LOGIC;
  signal s_expo3 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal s_expo31 : STD_LOGIC;
  signal \s_frac2a[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[10]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[10]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[10]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[10]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[10]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[10]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[11]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[11]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[11]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[11]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[11]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[12]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[12]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[12]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[12]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[12]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[13]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[13]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[13]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[13]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[13]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[13]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[13]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[14]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[14]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[14]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[14]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[14]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[14]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[14]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[15]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[15]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[15]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[15]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[15]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[15]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[16]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[16]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[16]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[16]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[16]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[16]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[16]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[17]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[17]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[17]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[17]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[17]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[17]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[17]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[18]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[18]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[18]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[18]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[18]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[18]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[18]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[19]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[19]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[19]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[19]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[19]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[19]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[19]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[20]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[20]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[20]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[20]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[20]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[20]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[20]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[21]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[21]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[21]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[21]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[21]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[21]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[21]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[22]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[22]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[22]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[22]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[22]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[22]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[22]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[23]_i_10_n_0\ : STD_LOGIC;
  signal \s_frac2a[23]_i_11_n_0\ : STD_LOGIC;
  signal \s_frac2a[23]_i_12_n_0\ : STD_LOGIC;
  signal \s_frac2a[23]_i_13_n_0\ : STD_LOGIC;
  signal \s_frac2a[23]_i_14_n_0\ : STD_LOGIC;
  signal \s_frac2a[23]_i_15_n_0\ : STD_LOGIC;
  signal \s_frac2a[23]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[23]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[23]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[23]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[23]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[23]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[23]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[23]_i_8_n_0\ : STD_LOGIC;
  signal \s_frac2a[23]_i_9_n_0\ : STD_LOGIC;
  signal \s_frac2a[24]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[24]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[24]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[24]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[25]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[25]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[25]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[25]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[25]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[26]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[26]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[26]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[26]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[26]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[27]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[27]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[27]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[27]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[27]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[28]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[28]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[28]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[28]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[28]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[29]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[29]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[29]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[29]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[29]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[2]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[2]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[30]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[30]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[30]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[30]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[30]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[31]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[31]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[31]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[31]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[31]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[31]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[31]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[32]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[32]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[32]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[32]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[32]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[32]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[32]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[33]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[33]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[33]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[33]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[33]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[33]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[33]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[34]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[34]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[34]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[34]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[34]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[34]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[34]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[35]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[35]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[35]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[35]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[35]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[35]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[35]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[36]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[36]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[36]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[36]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[36]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[36]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[36]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[37]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[37]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[37]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[37]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[37]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[37]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[37]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[38]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[38]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[38]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[38]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[38]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[38]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[38]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[39]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[39]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[39]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[39]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[39]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[39]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[40]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[40]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[40]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[40]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[40]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[40]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[41]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[41]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[41]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[41]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[41]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[41]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[42]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[42]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[42]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[42]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[42]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[42]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[43]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[43]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[43]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[43]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[43]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[43]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[43]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[43]_i_8_n_0\ : STD_LOGIC;
  signal \s_frac2a[44]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[44]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[44]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[44]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[44]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[45]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[45]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[45]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[45]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[45]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[45]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[45]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[45]_i_8_n_0\ : STD_LOGIC;
  signal \s_frac2a[46]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[46]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[46]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[46]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[46]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_10_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_11_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_12_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_13_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_14_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_15_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_16_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_17_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_18_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_19_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_20_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_21_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_7_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_8_n_0\ : STD_LOGIC;
  signal \s_frac2a[47]_i_9_n_0\ : STD_LOGIC;
  signal \s_frac2a[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[5]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[6]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[6]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[6]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[8]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[8]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[8]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[8]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[8]_i_6_n_0\ : STD_LOGIC;
  signal \s_frac2a[9]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac2a[9]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac2a[9]_i_3_n_0\ : STD_LOGIC;
  signal \s_frac2a[9]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac2a[9]_i_5_n_0\ : STD_LOGIC;
  signal \s_frac2a[9]_i_6_n_0\ : STD_LOGIC;
  signal \^s_frac2a_reg[18]_0\ : STD_LOGIC;
  signal \^s_frac2a_reg[22]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_frac2a_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[16]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[17]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[18]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[19]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[20]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_frac2a_reg_n_0_[9]\ : STD_LOGIC;
  signal \s_frac_rnd[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[10]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[11]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[12]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[13]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[14]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[15]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[16]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[17]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[18]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[19]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[20]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[21]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[22]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[23]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[24]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[24]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[6]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[8]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[9]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac_rnd_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \s_frac_rnd_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \s_frac_rnd_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \s_frac_rnd_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \s_frac_rnd_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \s_frac_rnd_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \s_frac_rnd_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \s_frac_rnd_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac_rnd_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \s_frac_rnd_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \s_frac_rnd_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \s_frac_rnd_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \s_frac_rnd_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \s_frac_rnd_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \s_frac_rnd_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \s_frac_rnd_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac_rnd_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \s_frac_rnd_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \s_frac_rnd_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \s_frac_rnd_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \s_frac_rnd_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \s_frac_rnd_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \s_frac_rnd_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \s_frac_rnd_reg[24]_i_3_n_1\ : STD_LOGIC;
  signal \s_frac_rnd_reg[24]_i_3_n_2\ : STD_LOGIC;
  signal \s_frac_rnd_reg[24]_i_3_n_3\ : STD_LOGIC;
  signal \s_frac_rnd_reg[24]_i_3_n_4\ : STD_LOGIC;
  signal \s_frac_rnd_reg[24]_i_3_n_5\ : STD_LOGIC;
  signal \s_frac_rnd_reg[24]_i_3_n_6\ : STD_LOGIC;
  signal \s_frac_rnd_reg[24]_i_3_n_7\ : STD_LOGIC;
  signal \s_frac_rnd_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac_rnd_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \s_frac_rnd_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \s_frac_rnd_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \s_frac_rnd_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \s_frac_rnd_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \s_frac_rnd_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \s_frac_rnd_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \s_frac_rnd_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac_rnd_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \s_frac_rnd_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \s_frac_rnd_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \s_frac_rnd_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \s_frac_rnd_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \s_frac_rnd_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \s_frac_rnd_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[16]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[17]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[18]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[19]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[20]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[21]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[22]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[23]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_frac_rnd_reg_n_0_[9]\ : STD_LOGIC;
  signal \s_fract_48_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_fract_48_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_output1[10]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[13]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[14]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[17]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[18]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[19]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[20]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[21]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[22]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[23]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[24]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[26]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[27]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[28]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[29]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[30]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[31]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[8]_i_2_n_0\ : STD_LOGIC;
  signal s_r_zeros : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_r_zeros[0]_i_1_n_0\ : STD_LOGIC;
  signal \^s_rmode_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_round : STD_LOGIC;
  signal s_shl2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \s_shl2[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_shl2[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_shl2[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_shl2[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_shl2[3]_i_7_n_0\ : STD_LOGIC;
  signal \s_shl2[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_shl2[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_shl2[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_shl2[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_shl2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_shl2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \s_shl2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \s_shl2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \s_shl2_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal s_shr2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \s_shr2[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_shr2[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_shr2[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_shr2[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_shr2[0]_i_6_n_0\ : STD_LOGIC;
  signal \s_shr2[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_shr2[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_shr2[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_shr2[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_shr2[5]_i_10_n_0\ : STD_LOGIC;
  signal \s_shr2[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_shr2[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_shr2[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_shr2[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_shr2[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_shr2[5]_i_6_n_0\ : STD_LOGIC;
  signal \s_shr2[5]_i_7_n_0\ : STD_LOGIC;
  signal \s_shr2[5]_i_8_n_0\ : STD_LOGIC;
  signal \s_shr2[5]_i_9_n_0\ : STD_LOGIC;
  signal \s_shr2_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_shr2_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \s_shr2_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \s_shr2_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal s_shr3 : STD_LOGIC;
  signal s_sign_i_0 : STD_LOGIC;
  signal s_zeros : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_zeros[0]_i_10_n_0\ : STD_LOGIC;
  signal \s_zeros[0]_i_11_n_0\ : STD_LOGIC;
  signal \s_zeros[0]_i_12_n_0\ : STD_LOGIC;
  signal \s_zeros[0]_i_13_n_0\ : STD_LOGIC;
  signal \s_zeros[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_zeros[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_zeros[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_zeros[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_zeros[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_zeros[0]_i_6_n_0\ : STD_LOGIC;
  signal \s_zeros[0]_i_7_n_0\ : STD_LOGIC;
  signal \s_zeros[0]_i_8_n_0\ : STD_LOGIC;
  signal \s_zeros[0]_i_9_n_0\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal v_shl1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_ine_o_reg_i_17_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ine_o_reg_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ine_o_reg_i_22_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_o_reg[30]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_o_reg[30]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_s_expo1_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_s_expo1_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_s_frac_rnd_reg[24]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_s_shl2_reg[5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_s_shl2_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_s_shr2_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \output_o[0]_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \output_o[10]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \output_o[11]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \output_o[12]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \output_o[13]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \output_o[14]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \output_o[15]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \output_o[16]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \output_o[17]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \output_o[18]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \output_o[19]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \output_o[1]_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \output_o[20]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \output_o[21]_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \output_o[2]_i_1__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \output_o[3]_i_1__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \output_o[4]_i_1__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \output_o[5]_i_1__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \output_o[6]_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \output_o[7]_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \output_o[8]_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \output_o[9]_i_1__1\ : label is "soft_lutpair85";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \output_o_reg[26]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \output_o_reg[30]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \output_o_reg[30]_i_9\ : label is 35;
  attribute SOFT_HLUTNM of \s_expo1[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \s_expo1[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \s_expo1[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \s_expo1[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \s_expo1[6]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \s_expo1[7]_i_2\ : label is "soft_lutpair120";
  attribute ADDER_THRESHOLD of \s_expo1_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_expo1_reg[8]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \s_expo1_reg[8]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \s_frac2a[13]_i_5\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \s_frac2a[14]_i_5\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \s_frac2a[15]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \s_frac2a[16]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \s_frac2a[17]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \s_frac2a[17]_i_7\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \s_frac2a[18]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \s_frac2a[18]_i_7\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \s_frac2a[19]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \s_frac2a[19]_i_7\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \s_frac2a[1]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \s_frac2a[1]_i_3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \s_frac2a[1]_i_5\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \s_frac2a[20]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \s_frac2a[20]_i_7\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \s_frac2a[21]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \s_frac2a[21]_i_7\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \s_frac2a[22]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \s_frac2a[22]_i_7\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \s_frac2a[23]_i_15\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \s_frac2a[23]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \s_frac2a[24]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \s_frac2a[25]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \s_frac2a[26]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \s_frac2a[27]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \s_frac2a[29]_i_3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \s_frac2a[2]_i_6\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \s_frac2a[30]_i_3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \s_frac2a[31]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \s_frac2a[31]_i_6\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \s_frac2a[32]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \s_frac2a[32]_i_6\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \s_frac2a[33]_i_6\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \s_frac2a[34]_i_5\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \s_frac2a[34]_i_6\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \s_frac2a[35]_i_5\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \s_frac2a[35]_i_6\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \s_frac2a[36]_i_6\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \s_frac2a[36]_i_7\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \s_frac2a[37]_i_6\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \s_frac2a[38]_i_6\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \s_frac2a[3]_i_6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \s_frac2a[41]_i_5\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \s_frac2a[43]_i_5\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \s_frac2a[43]_i_8\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \s_frac2a[45]_i_5\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \s_frac2a[45]_i_8\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \s_frac2a[46]_i_4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \s_frac2a[47]_i_10\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \s_frac2a[47]_i_11\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \s_frac2a[47]_i_13\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \s_frac2a[47]_i_15\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \s_frac2a[47]_i_17\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \s_frac2a[47]_i_19\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \s_frac2a[47]_i_21\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \s_frac2a[47]_i_8\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \s_frac2a[4]_i_5\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \s_frac2a[4]_i_6\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \s_frac2a[5]_i_5\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \s_frac2a[5]_i_6\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \s_frac2a[6]_i_5\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \s_frac2a[6]_i_6\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \s_frac2a[7]_i_5\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \s_frac2a[7]_i_6\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \s_frac_rnd[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \s_frac_rnd[10]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \s_frac_rnd[11]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \s_frac_rnd[12]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \s_frac_rnd[13]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \s_frac_rnd[14]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \s_frac_rnd[15]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \s_frac_rnd[16]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \s_frac_rnd[17]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \s_frac_rnd[18]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \s_frac_rnd[19]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \s_frac_rnd[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \s_frac_rnd[20]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \s_frac_rnd[21]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \s_frac_rnd[22]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \s_frac_rnd[23]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \s_frac_rnd[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \s_frac_rnd[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \s_frac_rnd[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \s_frac_rnd[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \s_frac_rnd[6]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \s_frac_rnd[7]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \s_frac_rnd[8]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \s_frac_rnd[9]_i_1\ : label is "soft_lutpair95";
  attribute ADDER_THRESHOLD of \s_frac_rnd_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \s_frac_rnd_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \s_frac_rnd_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \s_frac_rnd_reg[24]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \s_frac_rnd_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \s_frac_rnd_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \s_fraco2[3]_i_6\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \s_fraco2[3]_i_7\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \s_r_zeros[0]_i_1\ : label is "soft_lutpair60";
  attribute ADDER_THRESHOLD of \s_shl2_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_shl2_reg[5]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \s_shr2[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \s_shr2[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \s_shr2[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \s_shr2[5]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \s_shr2[5]_i_7\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \s_shr2[5]_i_9\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \s_zeros[0]_i_1\ : label is "soft_lutpair60";
begin
  \s_expo1_reg[6]_0\(2 downto 0) <= \^s_expo1_reg[6]_0\(2 downto 0);
  \s_expo1_reg[6]_2\ <= \^s_expo1_reg[6]_2\;
  \s_frac2a_reg[18]_0\ <= \^s_frac2a_reg[18]_0\;
  \s_frac2a_reg[22]_0\(0) <= \^s_frac2a_reg[22]_0\(0);
  s_rmode_i(1 downto 0) <= \^s_rmode_i\(1 downto 0);
ine_o_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \s_frac2a_reg_n_0_[17]\,
      I1 => \s_frac2a_reg_n_0_[9]\,
      I2 => \s_frac2a_reg_n_0_[10]\,
      I3 => \s_frac2a_reg_n_0_[0]\,
      I4 => ine_o_i_21_n_0,
      O => ine_o_i_16_n_0
    );
ine_o_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \s_frac2a_reg_n_0_[12]\,
      I1 => \s_frac2a_reg_n_0_[5]\,
      I2 => \s_frac2a_reg_n_0_[11]\,
      O => ine_o_i_18_n_0
    );
ine_o_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_frac2a_reg_n_0_[7]\,
      I1 => \s_frac2a_reg_n_0_[14]\,
      I2 => \s_frac2a_reg_n_0_[4]\,
      I3 => \s_frac2a_reg_n_0_[13]\,
      O => ine_o_i_21_n_0
    );
ine_o_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => s_shr2(5),
      I1 => ine_o_i_30_n_0,
      I2 => s_shr2(4),
      O => ine_o_i_23_n_0
    );
ine_o_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => s_shr2(4),
      I1 => s_shr2(3),
      I2 => s_shr2(1),
      I3 => s_shr3,
      I4 => s_shr2(0),
      I5 => s_shr2(2),
      O => ine_o_i_24_n_0
    );
ine_o_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => s_shr2(3),
      I1 => s_shr2(2),
      I2 => s_shr2(0),
      I3 => s_shr3,
      I4 => s_shr2(1),
      O => ine_o_i_26_n_0
    );
ine_o_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => s_shr2(2),
      I1 => s_shr2(1),
      I2 => s_shr3,
      I3 => s_shr2(0),
      O => ine_o_i_27_n_0
    );
ine_o_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => s_shr2(1),
      I1 => s_shr2(0),
      I2 => s_shr3,
      O => ine_o_i_28_n_0
    );
ine_o_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => s_r_zeros(0),
      I1 => s_shr2(0),
      I2 => s_shr3,
      O => ine_o_i_29_n_0
    );
\ine_o_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ine_o_i_7_n_0,
      I1 => \s_frac2a_reg_n_0_[18]\,
      I2 => \s_frac2a_reg_n_0_[20]\,
      I3 => \s_frac2a_reg_n_0_[6]\,
      I4 => \s_frac2a_reg_n_0_[8]\,
      I5 => ine_o_i_8_n_0,
      O => \^s_frac2a_reg[18]_0\
    );
ine_o_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s_shr2(2),
      I1 => s_shr2(0),
      I2 => s_shr3,
      I3 => s_shr2(1),
      I4 => s_shr2(3),
      O => ine_o_i_30_n_0
    );
ine_o_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^s_expo1_reg[6]_0\(1),
      I1 => \^s_expo1_reg[6]_0\(2),
      I2 => \^s_expo1_reg[6]_0\(0),
      I3 => \^s_expo1_reg[6]_2\,
      O => \s_expo1_reg[6]_1\
    );
ine_o_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_frac2a_reg_n_0_[1]\,
      I1 => \s_frac2a_reg_n_0_[16]\,
      I2 => s_round,
      I3 => \s_frac2a_reg_n_0_[19]\,
      O => ine_o_i_7_n_0
    );
ine_o_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ine_o_i_16_n_0,
      I1 => \s_frac2a_reg_n_0_[3]\,
      I2 => \s_frac2a_reg_n_0_[15]\,
      I3 => ine_o_reg_i_17_n_2,
      I4 => \s_frac2a_reg_n_0_[2]\,
      I5 => ine_o_i_18_n_0,
      O => ine_o_i_8_n_0
    );
ine_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_ine_o,
      Q => post_norm_mul_ine,
      R => '0'
    );
ine_o_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => ine_o_reg_i_22_n_0,
      CO(3 downto 2) => NLW_ine_o_reg_i_17_CO_UNCONNECTED(3 downto 2),
      CO(1) => ine_o_reg_i_17_n_2,
      CO(0) => ine_o_reg_i_17_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ine_o_reg_i_17_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => ine_o_i_23_n_0,
      S(0) => ine_o_i_24_n_0
    );
ine_o_reg_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ine_o_reg_i_22_n_0,
      CO(2) => ine_o_reg_i_22_n_1,
      CO(1) => ine_o_reg_i_22_n_2,
      CO(0) => ine_o_reg_i_22_n_3,
      CYINIT => '1',
      DI(3 downto 1) => B"000",
      DI(0) => s_r_zeros(0),
      O(3 downto 0) => NLW_ine_o_reg_i_22_O_UNCONNECTED(3 downto 0),
      S(3) => ine_o_i_26_n_0,
      S(2) => ine_o_i_27_n_0,
      S(1) => ine_o_i_28_n_0,
      S(0) => ine_o_i_29_n_0
    );
\output_o[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[0]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[1]\,
      O => \output_o[0]_i_1__1_n_0\
    );
\output_o[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[10]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[11]\,
      O => \output_o[10]_i_1__1_n_0\
    );
\output_o[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[11]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[12]\,
      O => \output_o[11]_i_1__1_n_0\
    );
\output_o[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[12]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[13]\,
      O => \output_o[12]_i_1__1_n_0\
    );
\output_o[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[13]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[14]\,
      O => \output_o[13]_i_1__1_n_0\
    );
\output_o[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[14]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[15]\,
      O => \output_o[14]_i_1__1_n_0\
    );
\output_o[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[15]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[16]\,
      O => \output_o[15]_i_1__1_n_0\
    );
\output_o[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[16]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[17]\,
      O => \output_o[16]_i_1__1_n_0\
    );
\output_o[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[17]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[18]\,
      O => \output_o[17]_i_1__1_n_0\
    );
\output_o[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[18]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[19]\,
      O => \output_o[18]_i_1__1_n_0\
    );
\output_o[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[19]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[20]\,
      O => \output_o[19]_i_1__1_n_0\
    );
\output_o[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[1]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[2]\,
      O => \output_o[1]_i_1__1_n_0\
    );
\output_o[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[20]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[21]\,
      O => \output_o[20]_i_1__1_n_0\
    );
\output_o[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[21]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[22]\,
      O => \output_o[21]_i_1__2_n_0\
    );
\output_o[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \output_o[21]_i_3__0_n_0\,
      I1 => \output_o[21]_i_4_n_0\,
      I2 => \s_expo1_reg_n_0_[1]\,
      I3 => \L__0\(46),
      I4 => \s_expo1_reg_n_0_[4]\,
      I5 => \s_expo1_reg_n_0_[3]\,
      O => s_expo31
    );
\output_o[21]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => s_shr3,
      I1 => \output_o[21]_i_5_n_0\,
      I2 => \s_expo1_reg_n_0_[3]\,
      I3 => \L__0\(46),
      I4 => \s_expo1_reg_n_0_[4]\,
      I5 => \s_expo1_reg_n_0_[2]\,
      O => \output_o[21]_i_3__0_n_0\
    );
\output_o[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \s_expo1_reg_n_0_[8]\,
      I1 => \s_expo1_reg_n_0_[7]\,
      I2 => \s_expo1_reg_n_0_[2]\,
      I3 => \s_expo1_reg_n_0_[5]\,
      I4 => \s_expo1_reg_n_0_[6]\,
      I5 => \s_expo1_reg_n_0_[0]\,
      O => \output_o[21]_i_4_n_0\
    );
\output_o[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \s_expo1_reg_n_0_[7]\,
      I1 => \s_expo1_reg_n_0_[8]\,
      I2 => \s_expo1_reg_n_0_[1]\,
      I3 => \s_expo1_reg_n_0_[5]\,
      I4 => \s_expo1_reg_n_0_[6]\,
      I5 => \s_expo1_reg_n_0_[0]\,
      O => \output_o[21]_i_5_n_0\
    );
\output_o[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA808"
    )
        port map (
      I0 => \output_o_reg[22]_0\,
      I1 => \s_frac_rnd_reg_n_0_[22]\,
      I2 => s_expo31,
      I3 => \s_frac_rnd_reg_n_0_[23]\,
      I4 => \output_o_reg[22]_1\,
      O => \output_o[22]_i_1__0_n_0\
    );
\output_o[26]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \L__0\(46),
      I1 => s_expo31,
      O => \output_o[26]_i_2__0_n_0\
    );
\output_o[26]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \s_expo1_reg_n_0_[2]\,
      I1 => \s_expo1_reg_n_0_[3]\,
      O => \output_o[26]_i_3__0_n_0\
    );
\output_o[26]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \s_expo1_reg_n_0_[1]\,
      I1 => \s_expo1_reg_n_0_[2]\,
      O => \output_o[26]_i_4__0_n_0\
    );
\output_o[26]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => s_expo31,
      I1 => \L__0\(46),
      I2 => \s_expo1_reg_n_0_[1]\,
      O => \output_o[26]_i_5_n_0\
    );
\output_o[26]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \L__0\(46),
      I1 => s_expo31,
      I2 => \s_expo1_reg_n_0_[0]\,
      O => \output_o[26]_i_6__0_n_0\
    );
\output_o[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[2]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[3]\,
      O => \output_o[2]_i_1__1_n_0\
    );
\output_o[30]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \s_expo1_reg_n_0_[7]\,
      I1 => \s_expo1_reg_n_0_[8]\,
      O => \output_o[30]_i_10__1_n_0\
    );
\output_o[30]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \s_expo1_reg_n_0_[6]\,
      I1 => \s_expo1_reg_n_0_[7]\,
      O => \output_o[30]_i_4__2_n_0\
    );
\output_o[30]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \s_expo1_reg_n_0_[5]\,
      I1 => \s_expo1_reg_n_0_[6]\,
      O => \output_o[30]_i_5__2_n_0\
    );
\output_o[30]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \s_expo1_reg_n_0_[4]\,
      I1 => \s_expo1_reg_n_0_[5]\,
      O => \output_o[30]_i_6__1_n_0\
    );
\output_o[30]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \s_expo1_reg_n_0_[3]\,
      I1 => \s_expo1_reg_n_0_[4]\,
      O => \output_o[30]_i_7__1_n_0\
    );
\output_o[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => s_expo3(7),
      I1 => s_expo3(2),
      I2 => s_expo3(8),
      I3 => s_expo3(3),
      I4 => s_expo3(1),
      I5 => s_expo3(4),
      O => \^s_expo1_reg[6]_2\
    );
\output_o[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[3]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[4]\,
      O => \output_o[3]_i_1__1_n_0\
    );
\output_o[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[4]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[5]\,
      O => \output_o[4]_i_1__1_n_0\
    );
\output_o[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[5]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[6]\,
      O => \output_o[5]_i_1__1_n_0\
    );
\output_o[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[6]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[7]\,
      O => \output_o[6]_i_1__1_n_0\
    );
\output_o[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[7]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[8]\,
      O => \output_o[7]_i_1__1_n_0\
    );
\output_o[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[8]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[9]\,
      O => \output_o[8]_i_1__1_n_0\
    );
\output_o[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \s_frac_rnd_reg_n_0_[9]\,
      I1 => s_expo31,
      I2 => \s_frac_rnd_reg_n_0_[10]\,
      O => \output_o[9]_i_1__1_n_0\
    );
\output_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[0]_i_1__1_n_0\,
      Q => \output_o_reg[2]_0\(0),
      R => s_output_o0_in(0)
    );
\output_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[10]_i_1__1_n_0\,
      Q => post_norm_mul_output(10),
      R => s_output_o0_in(0)
    );
\output_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[11]_i_1__1_n_0\,
      Q => post_norm_mul_output(11),
      R => s_output_o0_in(0)
    );
\output_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[12]_i_1__1_n_0\,
      Q => post_norm_mul_output(12),
      R => s_output_o0_in(0)
    );
\output_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[13]_i_1__1_n_0\,
      Q => post_norm_mul_output(13),
      R => s_output_o0_in(0)
    );
\output_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[14]_i_1__1_n_0\,
      Q => post_norm_mul_output(14),
      R => s_output_o0_in(0)
    );
\output_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[15]_i_1__1_n_0\,
      Q => post_norm_mul_output(15),
      R => s_output_o0_in(0)
    );
\output_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[16]_i_1__1_n_0\,
      Q => post_norm_mul_output(16),
      R => s_output_o0_in(0)
    );
\output_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[17]_i_1__1_n_0\,
      Q => post_norm_mul_output(17),
      R => s_output_o0_in(0)
    );
\output_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[18]_i_1__1_n_0\,
      Q => post_norm_mul_output(18),
      R => s_output_o0_in(0)
    );
\output_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[19]_i_1__1_n_0\,
      Q => post_norm_mul_output(19),
      R => s_output_o0_in(0)
    );
\output_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[1]_i_1__1_n_0\,
      Q => post_norm_mul_output(1),
      R => s_output_o0_in(0)
    );
\output_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[20]_i_1__1_n_0\,
      Q => post_norm_mul_output(20),
      R => s_output_o0_in(0)
    );
\output_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[21]_i_1__2_n_0\,
      Q => post_norm_mul_output(21),
      R => s_output_o0_in(0)
    );
\output_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[22]_i_1__0_n_0\,
      Q => post_norm_mul_output(22),
      R => '0'
    );
\output_o_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \^s_expo1_reg[6]_0\(0),
      Q => post_norm_mul_output(23),
      S => s_output_o0_in(0)
    );
\output_o_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo3(1),
      Q => post_norm_mul_output(24),
      S => s_output_o0_in(0)
    );
\output_o_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo3(2),
      Q => post_norm_mul_output(25),
      S => s_output_o0_in(0)
    );
\output_o_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo3(3),
      Q => post_norm_mul_output(26),
      S => s_output_o0_in(0)
    );
\output_o_reg[26]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output_o_reg[26]_i_1__0_n_0\,
      CO(2) => \output_o_reg[26]_i_1__0_n_1\,
      CO(1) => \output_o_reg[26]_i_1__0_n_2\,
      CO(0) => \output_o_reg[26]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \s_expo1_reg_n_0_[2]\,
      DI(2) => \s_expo1_reg_n_0_[1]\,
      DI(1) => \output_o[26]_i_2__0_n_0\,
      DI(0) => \s_expo1_reg_n_0_[0]\,
      O(3 downto 1) => s_expo3(3 downto 1),
      O(0) => \^s_expo1_reg[6]_0\(0),
      S(3) => \output_o[26]_i_3__0_n_0\,
      S(2) => \output_o[26]_i_4__0_n_0\,
      S(1) => \output_o[26]_i_5_n_0\,
      S(0) => \output_o[26]_i_6__0_n_0\
    );
\output_o_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo3(4),
      Q => post_norm_mul_output(27),
      S => s_output_o0_in(0)
    );
\output_o_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \^s_expo1_reg[6]_0\(1),
      Q => post_norm_mul_output(28),
      S => s_output_o0_in(0)
    );
\output_o_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \^s_expo1_reg[6]_0\(2),
      Q => post_norm_mul_output(29),
      S => s_output_o0_in(0)
    );
\output_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[2]_i_1__1_n_0\,
      Q => \output_o_reg[2]_0\(1),
      R => s_output_o0_in(0)
    );
\output_o_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_expo3(7),
      Q => post_norm_mul_output(30),
      S => s_output_o0_in(0)
    );
\output_o_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_o_reg[26]_i_1__0_n_0\,
      CO(3) => \output_o_reg[30]_i_2_n_0\,
      CO(2) => \output_o_reg[30]_i_2_n_1\,
      CO(1) => \output_o_reg[30]_i_2_n_2\,
      CO(0) => \output_o_reg[30]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \s_expo1_reg_n_0_[6]\,
      DI(2) => \s_expo1_reg_n_0_[5]\,
      DI(1) => \s_expo1_reg_n_0_[4]\,
      DI(0) => \s_expo1_reg_n_0_[3]\,
      O(3) => s_expo3(7),
      O(2 downto 1) => \^s_expo1_reg[6]_0\(2 downto 1),
      O(0) => s_expo3(4),
      S(3) => \output_o[30]_i_4__2_n_0\,
      S(2) => \output_o[30]_i_5__2_n_0\,
      S(1) => \output_o[30]_i_6__1_n_0\,
      S(0) => \output_o[30]_i_7__1_n_0\
    );
\output_o_reg[30]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_o_reg[30]_i_2_n_0\,
      CO(3 downto 0) => \NLW_output_o_reg[30]_i_9_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_output_o_reg[30]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => s_expo3(8),
      S(3 downto 1) => B"000",
      S(0) => \output_o[30]_i_10__1_n_0\
    );
\output_o_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_sign_i_0,
      Q => post_norm_mul_output(31),
      R => '0'
    );
\output_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[3]_i_1__1_n_0\,
      Q => post_norm_mul_output(3),
      R => s_output_o0_in(0)
    );
\output_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[4]_i_1__1_n_0\,
      Q => post_norm_mul_output(4),
      R => s_output_o0_in(0)
    );
\output_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[5]_i_1__1_n_0\,
      Q => post_norm_mul_output(5),
      R => s_output_o0_in(0)
    );
\output_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[6]_i_1__1_n_0\,
      Q => post_norm_mul_output(6),
      R => s_output_o0_in(0)
    );
\output_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[7]_i_1__1_n_0\,
      Q => post_norm_mul_output(7),
      R => s_output_o0_in(0)
    );
\output_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[8]_i_1__1_n_0\,
      Q => post_norm_mul_output(8),
      R => s_output_o0_in(0)
    );
\output_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o[9]_i_1__1_n_0\,
      Q => post_norm_mul_output(9),
      R => s_output_o0_in(0)
    );
\s_exp_10_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(0),
      Q => s_exp_10_i(0),
      R => '0'
    );
\s_exp_10_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(1),
      Q => s_exp_10_i(1),
      R => '0'
    );
\s_exp_10_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(2),
      Q => s_exp_10_i(2),
      R => '0'
    );
\s_exp_10_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(3),
      Q => s_exp_10_i(3),
      R => '0'
    );
\s_exp_10_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(4),
      Q => s_exp_10_i(4),
      R => '0'
    );
\s_exp_10_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(5),
      Q => s_exp_10_i(5),
      R => '0'
    );
\s_exp_10_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(6),
      Q => s_exp_10_i(6),
      R => '0'
    );
\s_exp_10_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(7),
      Q => s_exp_10_i(7),
      R => '0'
    );
\s_exp_10_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(8),
      Q => s_exp_10_i(8),
      R => '0'
    );
\s_exp_10_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_10_i_reg[9]_0\(9),
      Q => s_exp_10_i(9),
      R => '0'
    );
\s_expo1[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_exp_10_i(1),
      O => \s_expo1[0]_i_2_n_0\
    );
\s_expo1[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_exp_10_i(2),
      I1 => s_exp_10_i(3),
      O => \s_expo1[0]_i_3_n_0\
    );
\s_expo1[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_exp_10_i(1),
      I1 => s_exp_10_i(2),
      O => \s_expo1[0]_i_4_n_0\
    );
\s_expo1[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => s_zeros(0),
      I1 => R,
      I2 => s_exp_10_i(1),
      O => \s_expo1[0]_i_5_n_0\
    );
\s_expo1[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => R,
      I1 => s_zeros(0),
      I2 => s_exp_10_i(0),
      O => \s_expo1[0]_i_6_n_0\
    );
\s_expo1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_expo1_reg[0]_i_1_n_6\,
      I1 => p_0_in,
      O => \s_expo1[1]_i_1_n_0\
    );
\s_expo1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_expo1_reg[0]_i_1_n_5\,
      I1 => p_0_in,
      O => \s_expo1[2]_i_1_n_0\
    );
\s_expo1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_expo1_reg[0]_i_1_n_4\,
      I1 => p_0_in,
      O => \s_expo1[3]_i_1_n_0\
    );
\s_expo1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_expo1_reg[8]_i_3_n_7\,
      I1 => p_0_in,
      O => \s_expo1[4]_i_1_n_0\
    );
\s_expo1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_expo1_reg[8]_i_3_n_6\,
      I1 => p_0_in,
      O => \s_expo1[5]_i_1_n_0\
    );
\s_expo1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_expo1_reg[8]_i_3_n_5\,
      I1 => p_0_in,
      O => \s_expo1[6]_i_1_n_0\
    );
\s_expo1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \s_shr2[5]_i_3_n_0\,
      I1 => p_0_in4_in,
      I2 => \s_shr2_reg[0]_i_2_n_0\,
      O => \s_expo1[7]_i_1_n_0\
    );
\s_expo1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_expo1_reg[8]_i_3_n_4\,
      I1 => p_0_in,
      O => \s_expo1[7]_i_2_n_0\
    );
\s_expo1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_shr2[5]_i_3_n_0\,
      I1 => p_0_in4_in,
      I2 => \s_shr2_reg[0]_i_2_n_0\,
      I3 => p_0_in,
      O => s_expo1(0)
    );
\s_expo1[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_exp_10_i(8),
      I1 => s_exp_10_i(9),
      O => \s_expo1[8]_i_4__0_n_0\
    );
\s_expo1[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_exp_10_i(7),
      I1 => s_exp_10_i(8),
      O => \s_expo1[8]_i_5__0_n_0\
    );
\s_expo1[8]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_exp_10_i(6),
      I1 => s_exp_10_i(7),
      O => \s_expo1[8]_i_6__0_n_0\
    );
\s_expo1[8]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_exp_10_i(5),
      I1 => s_exp_10_i(6),
      O => \s_expo1[8]_i_7__0_n_0\
    );
\s_expo1[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_exp_10_i(4),
      I1 => s_exp_10_i(5),
      O => \s_expo1[8]_i_8_n_0\
    );
\s_expo1[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_exp_10_i(3),
      I1 => s_exp_10_i(4),
      O => \s_expo1[8]_i_9_n_0\
    );
\s_expo1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo1_reg[0]_i_1_n_7\,
      Q => \s_expo1_reg_n_0_[0]\,
      S => s_expo1(0)
    );
\s_expo1_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_expo1_reg[0]_i_1_n_0\,
      CO(2) => \s_expo1_reg[0]_i_1_n_1\,
      CO(1) => \s_expo1_reg[0]_i_1_n_2\,
      CO(0) => \s_expo1_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => s_exp_10_i(2 downto 1),
      DI(1) => \s_expo1[0]_i_2_n_0\,
      DI(0) => s_exp_10_i(0),
      O(3) => \s_expo1_reg[0]_i_1_n_4\,
      O(2) => \s_expo1_reg[0]_i_1_n_5\,
      O(1) => \s_expo1_reg[0]_i_1_n_6\,
      O(0) => \s_expo1_reg[0]_i_1_n_7\,
      S(3) => \s_expo1[0]_i_3_n_0\,
      S(2) => \s_expo1[0]_i_4_n_0\,
      S(1) => \s_expo1[0]_i_5_n_0\,
      S(0) => \s_expo1[0]_i_6_n_0\
    );
\s_expo1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo1[1]_i_1_n_0\,
      Q => \s_expo1_reg_n_0_[1]\,
      R => \s_expo1[7]_i_1_n_0\
    );
\s_expo1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo1[2]_i_1_n_0\,
      Q => \s_expo1_reg_n_0_[2]\,
      R => \s_expo1[7]_i_1_n_0\
    );
\s_expo1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo1[3]_i_1_n_0\,
      Q => \s_expo1_reg_n_0_[3]\,
      R => \s_expo1[7]_i_1_n_0\
    );
\s_expo1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo1[4]_i_1_n_0\,
      Q => \s_expo1_reg_n_0_[4]\,
      R => \s_expo1[7]_i_1_n_0\
    );
\s_expo1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo1[5]_i_1_n_0\,
      Q => \s_expo1_reg_n_0_[5]\,
      R => \s_expo1[7]_i_1_n_0\
    );
\s_expo1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo1[6]_i_1_n_0\,
      Q => \s_expo1_reg_n_0_[6]\,
      R => \s_expo1[7]_i_1_n_0\
    );
\s_expo1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expo1[7]_i_2_n_0\,
      Q => \s_expo1_reg_n_0_[7]\,
      R => \s_expo1[7]_i_1_n_0\
    );
\s_expo1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => p_0_in,
      Q => \s_expo1_reg_n_0_[8]\,
      R => s_expo1(0)
    );
\s_expo1_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_expo1_reg[8]_i_3_n_0\,
      CO(3 downto 1) => \NLW_s_expo1_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \s_expo1_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => s_exp_10_i(7),
      O(3 downto 2) => \NLW_s_expo1_reg[8]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => p_0_in4_in,
      O(0) => p_0_in,
      S(3 downto 2) => B"00",
      S(1) => \s_expo1[8]_i_4__0_n_0\,
      S(0) => \s_expo1[8]_i_5__0_n_0\
    );
\s_expo1_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_expo1_reg[0]_i_1_n_0\,
      CO(3) => \s_expo1_reg[8]_i_3_n_0\,
      CO(2) => \s_expo1_reg[8]_i_3_n_1\,
      CO(1) => \s_expo1_reg[8]_i_3_n_2\,
      CO(0) => \s_expo1_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => s_exp_10_i(6 downto 3),
      O(3) => \s_expo1_reg[8]_i_3_n_4\,
      O(2) => \s_expo1_reg[8]_i_3_n_5\,
      O(1) => \s_expo1_reg[8]_i_3_n_6\,
      O(0) => \s_expo1_reg[8]_i_3_n_7\,
      S(3) => \s_expo1[8]_i_6__0_n_0\,
      S(2) => \s_expo1[8]_i_7__0_n_0\,
      S(1) => \s_expo1[8]_i_8_n_0\,
      S(0) => \s_expo1[8]_i_9_n_0\
    );
\s_frac2a[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \s_frac2a[0]_i_2_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[47]_i_4_n_0\,
      I3 => \s_frac2a[1]_i_3_n_0\,
      I4 => s_shr2(0),
      I5 => \s_frac2a[0]_i_3_n_0\,
      O => \s_frac2a[0]_i_1_n_0\
    );
\s_frac2a[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => s_shl2(2),
      I1 => s_shl2(4),
      I2 => \s_fract_48_i_reg_n_0_[0]\,
      I3 => s_shl2(5),
      I4 => s_shl2(3),
      I5 => s_shl2(1),
      O => \s_frac2a[0]_i_2_n_0\
    );
\s_frac2a[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B8BBB8BB"
    )
        port map (
      I0 => \s_frac2a[2]_i_5_n_0\,
      I1 => s_shr2(1),
      I2 => \s_frac2a[4]_i_5_n_0\,
      I3 => s_shr2(2),
      I4 => \s_frac2a[0]_i_4_n_0\,
      I5 => \s_frac2a[0]_i_5_n_0\,
      O => \s_frac2a[0]_i_3_n_0\
    );
\s_frac2a[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => sel0(6),
      I1 => s_shr2(5),
      I2 => sel0(38),
      I3 => s_shr2(4),
      I4 => sel0(22),
      I5 => s_shr2(3),
      O => \s_frac2a[0]_i_4_n_0\
    );
\s_frac2a[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => s_shr2(3),
      I1 => \s_fract_48_i_reg_n_0_[0]\,
      I2 => s_shr2(5),
      I3 => sel0(30),
      I4 => s_shr2(4),
      I5 => sel0(14),
      O => \s_frac2a[0]_i_5_n_0\
    );
\s_frac2a[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[10]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[11]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[10]_i_3_n_0\,
      O => \s_frac2a[10]_i_1_n_0\
    );
\s_frac2a[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[10]_i_4_n_0\,
      I1 => s_shl2(1),
      I2 => \s_frac2a[12]_i_4_n_0\,
      I3 => \s_frac2a[11]_i_4_n_0\,
      I4 => \s_frac2a[13]_i_4_n_0\,
      I5 => s_shl2(0),
      O => \s_frac2a[10]_i_2_n_0\
    );
\s_frac2a[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[14]_i_6_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[10]_i_5_n_0\,
      I3 => \s_frac2a[16]_i_5_n_0\,
      I4 => \s_frac2a[12]_i_5_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[10]_i_3_n_0\
    );
\s_frac2a[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => sel0(1),
      I1 => s_shl2(2),
      I2 => s_shl2(4),
      I3 => sel0(5),
      I4 => s_shl2(5),
      I5 => s_shl2(3),
      O => \s_frac2a[10]_i_4_n_0\
    );
\s_frac2a[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(32),
      I1 => s_shr2(4),
      I2 => sel0(16),
      I3 => s_shr2(5),
      I4 => s_shr2(3),
      I5 => \s_frac2a[10]_i_6_n_0\,
      O => \s_frac2a[10]_i_5_n_0\
    );
\s_frac2a[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(24),
      I1 => s_shr2(4),
      I2 => sel0(40),
      I3 => s_shr2(5),
      I4 => sel0(8),
      O => \s_frac2a[10]_i_6_n_0\
    );
\s_frac2a[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[11]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[12]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[11]_i_3_n_0\,
      O => \s_frac2a[11]_i_1_n_0\
    );
\s_frac2a[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[11]_i_4_n_0\,
      I1 => s_shl2(1),
      I2 => \s_frac2a[13]_i_4_n_0\,
      I3 => \s_frac2a[12]_i_4_n_0\,
      I4 => \s_frac2a[14]_i_4_n_0\,
      I5 => s_shl2(0),
      O => \s_frac2a[11]_i_2_n_0\
    );
\s_frac2a[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[15]_i_5_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[11]_i_5_n_0\,
      I3 => \s_frac2a[17]_i_5_n_0\,
      I4 => \s_frac2a[13]_i_6_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[11]_i_3_n_0\
    );
\s_frac2a[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => s_shl2(4),
      I1 => sel0(2),
      I2 => s_shl2(5),
      I3 => s_shl2(3),
      I4 => s_shl2(2),
      I5 => \s_frac2a[15]_i_6_n_0\,
      O => \s_frac2a[11]_i_4_n_0\
    );
\s_frac2a[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(33),
      I1 => s_shr2(4),
      I2 => sel0(17),
      I3 => s_shr2(5),
      I4 => s_shr2(3),
      I5 => \s_frac2a[11]_i_6_n_0\,
      O => \s_frac2a[11]_i_5_n_0\
    );
\s_frac2a[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(25),
      I1 => s_shr2(4),
      I2 => sel0(41),
      I3 => s_shr2(5),
      I4 => sel0(9),
      O => \s_frac2a[11]_i_6_n_0\
    );
\s_frac2a[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[12]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[13]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[12]_i_3_n_0\,
      O => \s_frac2a[12]_i_1_n_0\
    );
\s_frac2a[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[12]_i_4_n_0\,
      I1 => s_shl2(1),
      I2 => \s_frac2a[14]_i_4_n_0\,
      I3 => \s_frac2a[13]_i_4_n_0\,
      I4 => \s_frac2a[13]_i_5_n_0\,
      I5 => s_shl2(0),
      O => \s_frac2a[12]_i_2_n_0\
    );
\s_frac2a[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[16]_i_5_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[12]_i_5_n_0\,
      I3 => \s_frac2a[18]_i_5_n_0\,
      I4 => \s_frac2a[14]_i_6_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[12]_i_3_n_0\
    );
\s_frac2a[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => s_shl2(4),
      I1 => sel0(3),
      I2 => s_shl2(5),
      I3 => s_shl2(3),
      I4 => s_shl2(2),
      I5 => \s_frac2a[16]_i_6_n_0\,
      O => \s_frac2a[12]_i_4_n_0\
    );
\s_frac2a[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(34),
      I1 => s_shr2(4),
      I2 => sel0(18),
      I3 => s_shr2(5),
      I4 => s_shr2(3),
      I5 => \s_frac2a[12]_i_6_n_0\,
      O => \s_frac2a[12]_i_5_n_0\
    );
\s_frac2a[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(26),
      I1 => s_shr2(4),
      I2 => sel0(42),
      I3 => s_shr2(5),
      I4 => sel0(10),
      O => \s_frac2a[12]_i_6_n_0\
    );
\s_frac2a[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[13]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[14]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[13]_i_3_n_0\,
      O => \s_frac2a[13]_i_1_n_0\
    );
\s_frac2a[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[13]_i_4_n_0\,
      I1 => s_shl2(1),
      I2 => \s_frac2a[13]_i_5_n_0\,
      I3 => \s_frac2a[14]_i_4_n_0\,
      I4 => \s_frac2a[14]_i_5_n_0\,
      I5 => s_shl2(0),
      O => \s_frac2a[13]_i_2_n_0\
    );
\s_frac2a[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[17]_i_5_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[13]_i_6_n_0\,
      I3 => \s_frac2a[19]_i_5_n_0\,
      I4 => \s_frac2a[15]_i_5_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[13]_i_3_n_0\
    );
\s_frac2a[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => s_shl2(4),
      I1 => sel0(4),
      I2 => s_shl2(5),
      I3 => s_shl2(3),
      I4 => s_shl2(2),
      I5 => \s_frac2a[17]_i_6_n_0\,
      O => \s_frac2a[13]_i_4_n_0\
    );
\s_frac2a[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[15]_i_6_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[19]_i_6_n_0\,
      O => \s_frac2a[13]_i_5_n_0\
    );
\s_frac2a[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(35),
      I1 => s_shr2(4),
      I2 => sel0(19),
      I3 => s_shr2(5),
      I4 => s_shr2(3),
      I5 => \s_frac2a[13]_i_7_n_0\,
      O => \s_frac2a[13]_i_6_n_0\
    );
\s_frac2a[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(27),
      I1 => s_shr2(4),
      I2 => sel0(43),
      I3 => s_shr2(5),
      I4 => sel0(11),
      O => \s_frac2a[13]_i_7_n_0\
    );
\s_frac2a[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[14]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[15]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[14]_i_3_n_0\,
      O => \s_frac2a[14]_i_1_n_0\
    );
\s_frac2a[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[14]_i_4_n_0\,
      I1 => s_shl2(1),
      I2 => \s_frac2a[14]_i_5_n_0\,
      I3 => s_shl2(0),
      I4 => \s_frac2a[15]_i_4_n_0\,
      O => \s_frac2a[14]_i_2_n_0\
    );
\s_frac2a[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[20]_i_5_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[16]_i_5_n_0\,
      I3 => \s_frac2a[18]_i_5_n_0\,
      I4 => \s_frac2a[14]_i_6_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[14]_i_3_n_0\
    );
\s_frac2a[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => s_shl2(4),
      I1 => sel0(5),
      I2 => s_shl2(5),
      I3 => s_shl2(3),
      I4 => s_shl2(2),
      I5 => \s_frac2a[18]_i_6_n_0\,
      O => \s_frac2a[14]_i_4_n_0\
    );
\s_frac2a[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[16]_i_6_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[20]_i_6_n_0\,
      O => \s_frac2a[14]_i_5_n_0\
    );
\s_frac2a[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(36),
      I1 => s_shr2(4),
      I2 => sel0(20),
      I3 => s_shr2(5),
      I4 => s_shr2(3),
      I5 => \s_frac2a[14]_i_7_n_0\,
      O => \s_frac2a[14]_i_6_n_0\
    );
\s_frac2a[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(28),
      I1 => s_shr2(4),
      I2 => sel0(44),
      I3 => s_shr2(5),
      I4 => sel0(12),
      O => \s_frac2a[14]_i_7_n_0\
    );
\s_frac2a[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[15]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[16]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[15]_i_3_n_0\,
      O => \s_frac2a[15]_i_1_n_0\
    );
\s_frac2a[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[15]_i_4_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[16]_i_4_n_0\,
      O => \s_frac2a[15]_i_2_n_0\
    );
\s_frac2a[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[21]_i_5_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[17]_i_5_n_0\,
      I3 => \s_frac2a[19]_i_5_n_0\,
      I4 => \s_frac2a[15]_i_5_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[15]_i_3_n_0\
    );
\s_frac2a[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[15]_i_6_n_0\,
      I1 => \s_frac2a[19]_i_6_n_0\,
      I2 => s_shl2(1),
      I3 => \s_frac2a[17]_i_6_n_0\,
      I4 => s_shl2(2),
      I5 => \s_frac2a[21]_i_6_n_0\,
      O => \s_frac2a[15]_i_4_n_0\
    );
\s_frac2a[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(37),
      I1 => s_shr2(4),
      I2 => sel0(21),
      I3 => s_shr2(5),
      I4 => s_shr2(3),
      I5 => \s_frac2a[15]_i_7_n_0\,
      O => \s_frac2a[15]_i_5_n_0\
    );
\s_frac2a[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \s_fract_48_i_reg_n_0_[0]\,
      I1 => s_shl2(3),
      I2 => s_shl2(5),
      I3 => sel0(6),
      I4 => s_shl2(4),
      O => \s_frac2a[15]_i_6_n_0\
    );
\s_frac2a[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(29),
      I1 => s_shr2(4),
      I2 => R,
      I3 => s_shr2(5),
      I4 => sel0(13),
      O => \s_frac2a[15]_i_7_n_0\
    );
\s_frac2a[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[16]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[17]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[16]_i_3_n_0\,
      O => \s_frac2a[16]_i_1_n_0\
    );
\s_frac2a[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[16]_i_4_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[17]_i_4_n_0\,
      O => \s_frac2a[16]_i_2_n_0\
    );
\s_frac2a[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[20]_i_5_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[16]_i_5_n_0\,
      I3 => \s_frac2a[22]_i_5_n_0\,
      I4 => \s_frac2a[18]_i_5_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[16]_i_3_n_0\
    );
\s_frac2a[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[16]_i_6_n_0\,
      I1 => \s_frac2a[20]_i_6_n_0\,
      I2 => s_shl2(1),
      I3 => \s_frac2a[18]_i_6_n_0\,
      I4 => s_shl2(2),
      I5 => \s_frac2a[22]_i_6_n_0\,
      O => \s_frac2a[16]_i_4_n_0\
    );
\s_frac2a[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(38),
      I1 => s_shr2(4),
      I2 => sel0(22),
      I3 => s_shr2(5),
      I4 => s_shr2(3),
      I5 => \s_frac2a[16]_i_7_n_0\,
      O => \s_frac2a[16]_i_5_n_0\
    );
\s_frac2a[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \s_fract_48_i_reg_n_0_[1]\,
      I1 => s_shl2(3),
      I2 => s_shl2(5),
      I3 => sel0(7),
      I4 => s_shl2(4),
      O => \s_frac2a[16]_i_6_n_0\
    );
\s_frac2a[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(30),
      I1 => s_shr2(4),
      I2 => sel0(14),
      I3 => s_shr2(5),
      O => \s_frac2a[16]_i_7_n_0\
    );
\s_frac2a[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[17]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[18]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[17]_i_3_n_0\,
      O => \s_frac2a[17]_i_1_n_0\
    );
\s_frac2a[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[17]_i_4_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[18]_i_4_n_0\,
      O => \s_frac2a[17]_i_2_n_0\
    );
\s_frac2a[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33FF00CCB8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[21]_i_5_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[17]_i_5_n_0\,
      I3 => \s_frac2a[23]_i_13_n_0\,
      I4 => \s_frac2a[19]_i_5_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[17]_i_3_n_0\
    );
\s_frac2a[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[17]_i_6_n_0\,
      I1 => \s_frac2a[21]_i_6_n_0\,
      I2 => s_shl2(1),
      I3 => \s_frac2a[19]_i_6_n_0\,
      I4 => s_shl2(2),
      I5 => \s_frac2a[23]_i_14_n_0\,
      O => \s_frac2a[17]_i_4_n_0\
    );
\s_frac2a[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(39),
      I1 => s_shr2(4),
      I2 => sel0(23),
      I3 => s_shr2(5),
      I4 => s_shr2(3),
      I5 => \s_frac2a[17]_i_7_n_0\,
      O => \s_frac2a[17]_i_5_n_0\
    );
\s_frac2a[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sel0(0),
      I1 => s_shl2(3),
      I2 => s_shl2(5),
      I3 => sel0(8),
      I4 => s_shl2(4),
      O => \s_frac2a[17]_i_6_n_0\
    );
\s_frac2a[17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(31),
      I1 => s_shr2(4),
      I2 => sel0(15),
      I3 => s_shr2(5),
      O => \s_frac2a[17]_i_7_n_0\
    );
\s_frac2a[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[18]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[19]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[18]_i_3_n_0\,
      O => \s_frac2a[18]_i_1_n_0\
    );
\s_frac2a[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[18]_i_4_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[19]_i_4_n_0\,
      O => \s_frac2a[18]_i_2_n_0\
    );
\s_frac2a[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[23]_i_9_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[20]_i_5_n_0\,
      I3 => \s_frac2a[22]_i_5_n_0\,
      I4 => \s_frac2a[18]_i_5_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[18]_i_3_n_0\
    );
\s_frac2a[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[18]_i_6_n_0\,
      I1 => \s_frac2a[22]_i_6_n_0\,
      I2 => s_shl2(1),
      I3 => \s_frac2a[20]_i_6_n_0\,
      I4 => s_shl2(2),
      I5 => \s_frac2a[24]_i_4_n_0\,
      O => \s_frac2a[18]_i_4_n_0\
    );
\s_frac2a[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(40),
      I1 => s_shr2(4),
      I2 => sel0(24),
      I3 => s_shr2(5),
      I4 => s_shr2(3),
      I5 => \s_frac2a[18]_i_7_n_0\,
      O => \s_frac2a[18]_i_5_n_0\
    );
\s_frac2a[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sel0(1),
      I1 => s_shl2(3),
      I2 => s_shl2(5),
      I3 => sel0(9),
      I4 => s_shl2(4),
      O => \s_frac2a[18]_i_6_n_0\
    );
\s_frac2a[18]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(32),
      I1 => s_shr2(4),
      I2 => sel0(16),
      I3 => s_shr2(5),
      O => \s_frac2a[18]_i_7_n_0\
    );
\s_frac2a[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[19]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[20]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[19]_i_3_n_0\,
      O => \s_frac2a[19]_i_1_n_0\
    );
\s_frac2a[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[19]_i_4_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[20]_i_4_n_0\,
      O => \s_frac2a[19]_i_2_n_0\
    );
\s_frac2a[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B833FF00CC"
    )
        port map (
      I0 => \s_frac2a[23]_i_11_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[21]_i_5_n_0\,
      I3 => \s_frac2a[23]_i_13_n_0\,
      I4 => \s_frac2a[19]_i_5_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[19]_i_3_n_0\
    );
\s_frac2a[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[19]_i_6_n_0\,
      I1 => \s_frac2a[23]_i_14_n_0\,
      I2 => s_shl2(1),
      I3 => \s_frac2a[21]_i_6_n_0\,
      I4 => s_shl2(2),
      I5 => \s_frac2a[25]_i_4_n_0\,
      O => \s_frac2a[19]_i_4_n_0\
    );
\s_frac2a[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B800B80000FFFF"
    )
        port map (
      I0 => sel0(41),
      I1 => s_shr2(4),
      I2 => sel0(25),
      I3 => s_shr2(5),
      I4 => \s_frac2a[19]_i_7_n_0\,
      I5 => s_shr2(3),
      O => \s_frac2a[19]_i_5_n_0\
    );
\s_frac2a[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sel0(2),
      I1 => s_shl2(3),
      I2 => s_shl2(5),
      I3 => sel0(10),
      I4 => s_shl2(4),
      O => \s_frac2a[19]_i_6_n_0\
    );
\s_frac2a[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => sel0(33),
      I1 => s_shr2(4),
      I2 => sel0(17),
      I3 => s_shr2(5),
      O => \s_frac2a[19]_i_7_n_0\
    );
\s_frac2a[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[1]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[2]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[1]_i_3_n_0\,
      O => \s_frac2a[1]_i_1_n_0\
    );
\s_frac2a[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[0]_i_2_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[2]_i_4_n_0\,
      O => \s_frac2a[1]_i_2_n_0\
    );
\s_frac2a[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[3]_i_5_n_0\,
      I1 => s_shr2(1),
      I2 => \s_frac2a[1]_i_4_n_0\,
      O => \s_frac2a[1]_i_3_n_0\
    );
\s_frac2a[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[5]_i_5_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[9]_i_6_n_0\,
      I3 => s_shr2(3),
      I4 => \s_frac2a[1]_i_5_n_0\,
      O => \s_frac2a[1]_i_4_n_0\
    );
\s_frac2a[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(15),
      I1 => s_shr2(4),
      I2 => sel0(31),
      I3 => s_shr2(5),
      I4 => \s_fract_48_i_reg_n_0_[1]\,
      O => \s_frac2a[1]_i_5_n_0\
    );
\s_frac2a[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[20]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[21]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[20]_i_3_n_0\,
      O => \s_frac2a[20]_i_1_n_0\
    );
\s_frac2a[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[20]_i_4_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[21]_i_4_n_0\,
      O => \s_frac2a[20]_i_2_n_0\
    );
\s_frac2a[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[23]_i_9_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[20]_i_5_n_0\,
      I3 => \s_frac2a[23]_i_7_n_0\,
      I4 => \s_frac2a[22]_i_5_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[20]_i_3_n_0\
    );
\s_frac2a[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[20]_i_6_n_0\,
      I1 => \s_frac2a[24]_i_4_n_0\,
      I2 => s_shl2(1),
      I3 => \s_frac2a[22]_i_6_n_0\,
      I4 => s_shl2(2),
      I5 => \s_frac2a[26]_i_4_n_0\,
      O => \s_frac2a[20]_i_4_n_0\
    );
\s_frac2a[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(42),
      I1 => s_shr2(4),
      I2 => sel0(26),
      I3 => s_shr2(5),
      I4 => s_shr2(3),
      I5 => \s_frac2a[20]_i_7_n_0\,
      O => \s_frac2a[20]_i_5_n_0\
    );
\s_frac2a[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sel0(3),
      I1 => s_shl2(3),
      I2 => s_shl2(5),
      I3 => sel0(11),
      I4 => s_shl2(4),
      O => \s_frac2a[20]_i_6_n_0\
    );
\s_frac2a[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(34),
      I1 => s_shr2(4),
      I2 => sel0(18),
      I3 => s_shr2(5),
      O => \s_frac2a[20]_i_7_n_0\
    );
\s_frac2a[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[21]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[22]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[21]_i_3_n_0\,
      O => \s_frac2a[21]_i_1_n_0\
    );
\s_frac2a[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[21]_i_4_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[22]_i_4_n_0\,
      O => \s_frac2a[21]_i_2_n_0\
    );
\s_frac2a[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC33FFB8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[23]_i_11_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[21]_i_5_n_0\,
      I3 => \s_frac2a[23]_i_12_n_0\,
      I4 => \s_frac2a[23]_i_13_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[21]_i_3_n_0\
    );
\s_frac2a[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[21]_i_6_n_0\,
      I1 => \s_frac2a[25]_i_4_n_0\,
      I2 => s_shl2(1),
      I3 => \s_frac2a[23]_i_14_n_0\,
      I4 => s_shl2(2),
      I5 => \s_frac2a[27]_i_4_n_0\,
      O => \s_frac2a[21]_i_4_n_0\
    );
\s_frac2a[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(43),
      I1 => s_shr2(4),
      I2 => sel0(27),
      I3 => s_shr2(5),
      I4 => s_shr2(3),
      I5 => \s_frac2a[21]_i_7_n_0\,
      O => \s_frac2a[21]_i_5_n_0\
    );
\s_frac2a[21]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sel0(4),
      I1 => s_shl2(3),
      I2 => s_shl2(5),
      I3 => sel0(12),
      I4 => s_shl2(4),
      O => \s_frac2a[21]_i_6_n_0\
    );
\s_frac2a[21]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(35),
      I1 => s_shr2(4),
      I2 => sel0(19),
      I3 => s_shr2(5),
      O => \s_frac2a[21]_i_7_n_0\
    );
\s_frac2a[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[22]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[23]_i_4_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[22]_i_3_n_0\,
      O => \s_frac2a[22]_i_1_n_0\
    );
\s_frac2a[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[22]_i_4_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[23]_i_5_n_0\,
      O => \s_frac2a[22]_i_2_n_0\
    );
\s_frac2a[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[23]_i_8_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[23]_i_9_n_0\,
      I3 => \s_frac2a[23]_i_7_n_0\,
      I4 => \s_frac2a[22]_i_5_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[22]_i_3_n_0\
    );
\s_frac2a[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[22]_i_6_n_0\,
      I1 => \s_frac2a[26]_i_4_n_0\,
      I2 => s_shl2(1),
      I3 => \s_frac2a[24]_i_4_n_0\,
      I4 => s_shl2(2),
      I5 => \s_frac2a[28]_i_4_n_0\,
      O => \s_frac2a[22]_i_4_n_0\
    );
\s_frac2a[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(44),
      I1 => s_shr2(4),
      I2 => sel0(28),
      I3 => s_shr2(5),
      I4 => s_shr2(3),
      I5 => \s_frac2a[22]_i_7_n_0\,
      O => \s_frac2a[22]_i_5_n_0\
    );
\s_frac2a[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sel0(5),
      I1 => s_shl2(3),
      I2 => s_shl2(5),
      I3 => sel0(13),
      I4 => s_shl2(4),
      O => \s_frac2a[22]_i_6_n_0\
    );
\s_frac2a[22]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(36),
      I1 => s_shr2(4),
      I2 => sel0(20),
      I3 => s_shr2(5),
      O => \s_frac2a[22]_i_7_n_0\
    );
\s_frac2a[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[23]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[23]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[23]_i_4_n_0\,
      O => \s_frac2a[23]_i_1_n_0\
    );
\s_frac2a[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(35),
      I1 => s_shr2(3),
      I2 => sel0(43),
      I3 => s_shr2(4),
      I4 => sel0(27),
      I5 => s_shr2(5),
      O => \s_frac2a[23]_i_10_n_0\
    );
\s_frac2a[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(31),
      I1 => s_shr2(3),
      I2 => sel0(39),
      I3 => s_shr2(4),
      I4 => sel0(23),
      I5 => s_shr2(5),
      O => \s_frac2a[23]_i_11_n_0\
    );
\s_frac2a[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => sel0(33),
      I1 => s_shr2(3),
      I2 => sel0(41),
      I3 => s_shr2(4),
      I4 => sel0(25),
      I5 => s_shr2(5),
      O => \s_frac2a[23]_i_12_n_0\
    );
\s_frac2a[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => R,
      I1 => s_shr2(4),
      I2 => sel0(29),
      I3 => s_shr2(5),
      I4 => \s_frac2a[23]_i_15_n_0\,
      I5 => s_shr2(3),
      O => \s_frac2a[23]_i_13_n_0\
    );
\s_frac2a[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(6),
      I1 => s_shl2(3),
      I2 => \s_fract_48_i_reg_n_0_[0]\,
      I3 => s_shl2(4),
      I4 => sel0(14),
      I5 => s_shl2(5),
      O => \s_frac2a[23]_i_14_n_0\
    );
\s_frac2a[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => sel0(37),
      I1 => s_shr2(4),
      I2 => sel0(21),
      I3 => s_shr2(5),
      O => \s_frac2a[23]_i_15_n_0\
    );
\s_frac2a[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[23]_i_5_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[24]_i_2_n_0\,
      O => \s_frac2a[23]_i_2_n_0\
    );
\s_frac2a[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[23]_i_6_n_0\,
      I1 => \s_frac2a[23]_i_7_n_0\,
      I2 => s_shr2(1),
      I3 => \s_frac2a[23]_i_8_n_0\,
      I4 => s_shr2(2),
      I5 => \s_frac2a[23]_i_9_n_0\,
      O => \s_frac2a[23]_i_3_n_0\
    );
\s_frac2a[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B800CC33FF"
    )
        port map (
      I0 => \s_frac2a[23]_i_10_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[23]_i_11_n_0\,
      I3 => \s_frac2a[23]_i_12_n_0\,
      I4 => \s_frac2a[23]_i_13_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[23]_i_4_n_0\
    );
\s_frac2a[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[23]_i_14_n_0\,
      I1 => \s_frac2a[27]_i_4_n_0\,
      I2 => s_shl2(1),
      I3 => \s_frac2a[25]_i_4_n_0\,
      I4 => s_shl2(2),
      I5 => \s_frac2a[29]_i_4_n_0\,
      O => \s_frac2a[23]_i_5_n_0\
    );
\s_frac2a[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(36),
      I1 => s_shr2(3),
      I2 => sel0(44),
      I3 => s_shr2(4),
      I4 => sel0(28),
      I5 => s_shr2(5),
      O => \s_frac2a[23]_i_6_n_0\
    );
\s_frac2a[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(32),
      I1 => s_shr2(3),
      I2 => sel0(40),
      I3 => s_shr2(4),
      I4 => sel0(24),
      I5 => s_shr2(5),
      O => \s_frac2a[23]_i_7_n_0\
    );
\s_frac2a[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(34),
      I1 => s_shr2(3),
      I2 => sel0(42),
      I3 => s_shr2(4),
      I4 => sel0(26),
      I5 => s_shr2(5),
      O => \s_frac2a[23]_i_8_n_0\
    );
\s_frac2a[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(30),
      I1 => s_shr2(3),
      I2 => sel0(38),
      I3 => s_shr2(4),
      I4 => sel0(22),
      I5 => s_shr2(5),
      O => \s_frac2a[23]_i_9_n_0\
    );
\s_frac2a[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[24]_i_2_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[25]_i_2_n_0\,
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[24]_i_3_n_0\,
      O => \s_frac2a[24]_i_1_n_0\
    );
\s_frac2a[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[24]_i_4_n_0\,
      I1 => \s_frac2a[28]_i_4_n_0\,
      I2 => s_shl2(1),
      I3 => \s_frac2a[26]_i_4_n_0\,
      I4 => s_shl2(2),
      I5 => \s_frac2a[30]_i_4_n_0\,
      O => \s_frac2a[24]_i_2_n_0\
    );
\s_frac2a[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[25]_i_5_n_0\,
      I1 => s_shr2(0),
      I2 => \s_frac2a[23]_i_3_n_0\,
      O => \s_frac2a[24]_i_3_n_0\
    );
\s_frac2a[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(7),
      I1 => s_shl2(3),
      I2 => \s_fract_48_i_reg_n_0_[1]\,
      I3 => s_shl2(4),
      I4 => sel0(15),
      I5 => s_shl2(5),
      O => \s_frac2a[24]_i_4_n_0\
    );
\s_frac2a[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[25]_i_2_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[26]_i_2_n_0\,
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[25]_i_3_n_0\,
      O => \s_frac2a[25]_i_1_n_0\
    );
\s_frac2a[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[25]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[29]_i_4_n_0\,
      I3 => \s_frac2a[27]_i_4_n_0\,
      I4 => \s_frac2a[31]_i_4_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[25]_i_2_n_0\
    );
\s_frac2a[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[26]_i_5_n_0\,
      I1 => s_shr2(0),
      I2 => \s_frac2a[25]_i_5_n_0\,
      O => \s_frac2a[25]_i_3_n_0\
    );
\s_frac2a[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(8),
      I1 => s_shl2(3),
      I2 => sel0(0),
      I3 => s_shl2(4),
      I4 => sel0(16),
      I5 => s_shl2(5),
      O => \s_frac2a[25]_i_4_n_0\
    );
\s_frac2a[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_frac2a[31]_i_7_n_0\,
      I1 => \s_frac2a[23]_i_12_n_0\,
      I2 => s_shr2(1),
      I3 => \s_frac2a[23]_i_10_n_0\,
      I4 => s_shr2(2),
      I5 => \s_frac2a[23]_i_11_n_0\,
      O => \s_frac2a[25]_i_5_n_0\
    );
\s_frac2a[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[26]_i_2_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[27]_i_2_n_0\,
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[26]_i_3_n_0\,
      O => \s_frac2a[26]_i_1_n_0\
    );
\s_frac2a[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[28]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[32]_i_4_n_0\,
      I3 => \s_frac2a[26]_i_4_n_0\,
      I4 => \s_frac2a[30]_i_4_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[26]_i_2_n_0\
    );
\s_frac2a[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[27]_i_5_n_0\,
      I1 => s_shr2(0),
      I2 => \s_frac2a[26]_i_5_n_0\,
      O => \s_frac2a[26]_i_3_n_0\
    );
\s_frac2a[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(9),
      I1 => s_shl2(3),
      I2 => sel0(1),
      I3 => s_shl2(4),
      I4 => sel0(17),
      I5 => s_shl2(5),
      O => \s_frac2a[26]_i_4_n_0\
    );
\s_frac2a[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[32]_i_7_n_0\,
      I1 => \s_frac2a[23]_i_8_n_0\,
      I2 => s_shr2(1),
      I3 => \s_frac2a[23]_i_6_n_0\,
      I4 => s_shr2(2),
      I5 => \s_frac2a[23]_i_7_n_0\,
      O => \s_frac2a[26]_i_5_n_0\
    );
\s_frac2a[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[27]_i_2_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[28]_i_2_n_0\,
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[27]_i_3_n_0\,
      O => \s_frac2a[27]_i_1_n_0\
    );
\s_frac2a[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[29]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[33]_i_4_n_0\,
      I3 => \s_frac2a[27]_i_4_n_0\,
      I4 => \s_frac2a[31]_i_4_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[27]_i_2_n_0\
    );
\s_frac2a[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[28]_i_5_n_0\,
      I1 => s_shr2(0),
      I2 => \s_frac2a[27]_i_5_n_0\,
      O => \s_frac2a[27]_i_3_n_0\
    );
\s_frac2a[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(10),
      I1 => s_shl2(3),
      I2 => sel0(2),
      I3 => s_shl2(4),
      I4 => sel0(18),
      I5 => s_shl2(5),
      O => \s_frac2a[27]_i_4_n_0\
    );
\s_frac2a[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFA0AFC0C0CFCF"
    )
        port map (
      I0 => \s_frac2a[33]_i_7_n_0\,
      I1 => \s_frac2a[23]_i_10_n_0\,
      I2 => s_shr2(1),
      I3 => \s_frac2a[31]_i_7_n_0\,
      I4 => \s_frac2a[23]_i_12_n_0\,
      I5 => s_shr2(2),
      O => \s_frac2a[27]_i_5_n_0\
    );
\s_frac2a[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[28]_i_2_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[29]_i_2_n_0\,
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[28]_i_3_n_0\,
      O => \s_frac2a[28]_i_1_n_0\
    );
\s_frac2a[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[28]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[32]_i_4_n_0\,
      I3 => \s_frac2a[30]_i_4_n_0\,
      I4 => \s_frac2a[34]_i_4_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[28]_i_2_n_0\
    );
\s_frac2a[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[29]_i_5_n_0\,
      I1 => s_shr2(0),
      I2 => \s_frac2a[28]_i_5_n_0\,
      O => \s_frac2a[28]_i_3_n_0\
    );
\s_frac2a[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(11),
      I1 => s_shl2(3),
      I2 => sel0(3),
      I3 => s_shl2(4),
      I4 => sel0(19),
      I5 => s_shl2(5),
      O => \s_frac2a[28]_i_4_n_0\
    );
\s_frac2a[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[34]_i_7_n_0\,
      I1 => \s_frac2a[23]_i_6_n_0\,
      I2 => s_shr2(1),
      I3 => \s_frac2a[32]_i_7_n_0\,
      I4 => s_shr2(2),
      I5 => \s_frac2a[23]_i_8_n_0\,
      O => \s_frac2a[28]_i_5_n_0\
    );
\s_frac2a[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[29]_i_2_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[30]_i_2_n_0\,
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[29]_i_3_n_0\,
      O => \s_frac2a[29]_i_1_n_0\
    );
\s_frac2a[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[29]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[33]_i_4_n_0\,
      I3 => \s_frac2a[31]_i_4_n_0\,
      I4 => \s_frac2a[35]_i_4_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[29]_i_2_n_0\
    );
\s_frac2a[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[30]_i_5_n_0\,
      I1 => s_shr2(0),
      I2 => \s_frac2a[29]_i_5_n_0\,
      O => \s_frac2a[29]_i_3_n_0\
    );
\s_frac2a[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(12),
      I1 => s_shl2(3),
      I2 => sel0(4),
      I3 => s_shl2(4),
      I4 => sel0(20),
      I5 => s_shl2(5),
      O => \s_frac2a[29]_i_4_n_0\
    );
\s_frac2a[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_frac2a[35]_i_7_n_0\,
      I1 => \s_frac2a[31]_i_7_n_0\,
      I2 => s_shr2(1),
      I3 => \s_frac2a[33]_i_7_n_0\,
      I4 => s_shr2(2),
      I5 => \s_frac2a[23]_i_10_n_0\,
      O => \s_frac2a[29]_i_5_n_0\
    );
\s_frac2a[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[2]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[3]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[2]_i_3_n_0\,
      O => \s_frac2a[2]_i_1_n_0\
    );
\s_frac2a[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[2]_i_4_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[3]_i_4_n_0\,
      I3 => s_shl2(1),
      I4 => \s_frac2a[5]_i_4_n_0\,
      O => \s_frac2a[2]_i_2_n_0\
    );
\s_frac2a[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[8]_i_5_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[4]_i_5_n_0\,
      I3 => s_shr2(1),
      I4 => \s_frac2a[2]_i_5_n_0\,
      O => \s_frac2a[2]_i_3_n_0\
    );
\s_frac2a[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => s_shl2(2),
      I1 => s_shl2(4),
      I2 => \s_fract_48_i_reg_n_0_[1]\,
      I3 => s_shl2(5),
      I4 => s_shl2(3),
      I5 => s_shl2(1),
      O => \s_frac2a[2]_i_4_n_0\
    );
\s_frac2a[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[6]_i_5_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[10]_i_6_n_0\,
      I3 => s_shr2(3),
      I4 => \s_frac2a[2]_i_6_n_0\,
      O => \s_frac2a[2]_i_5_n_0\
    );
\s_frac2a[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(16),
      I1 => s_shr2(4),
      I2 => sel0(32),
      I3 => s_shr2(5),
      I4 => sel0(0),
      O => \s_frac2a[2]_i_6_n_0\
    );
\s_frac2a[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[30]_i_2_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[31]_i_2_n_0\,
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[30]_i_3_n_0\,
      O => \s_frac2a[30]_i_1_n_0\
    );
\s_frac2a[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[32]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[36]_i_4_n_0\,
      I3 => \s_frac2a[30]_i_4_n_0\,
      I4 => \s_frac2a[34]_i_4_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[30]_i_2_n_0\
    );
\s_frac2a[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[31]_i_5_n_0\,
      I1 => s_shr2(0),
      I2 => \s_frac2a[30]_i_5_n_0\,
      O => \s_frac2a[30]_i_3_n_0\
    );
\s_frac2a[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(13),
      I1 => s_shl2(3),
      I2 => sel0(5),
      I3 => s_shl2(4),
      I4 => sel0(21),
      I5 => s_shl2(5),
      O => \s_frac2a[30]_i_4_n_0\
    );
\s_frac2a[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF0F00AACCAACC"
    )
        port map (
      I0 => \s_frac2a[34]_i_7_n_0\,
      I1 => \s_frac2a[23]_i_6_n_0\,
      I2 => \s_frac2a[36]_i_7_n_0\,
      I3 => s_shr2(2),
      I4 => \s_frac2a[32]_i_7_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[30]_i_5_n_0\
    );
\s_frac2a[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[31]_i_2_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[32]_i_2_n_0\,
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[31]_i_3_n_0\,
      O => \s_frac2a[31]_i_1_n_0\
    );
\s_frac2a[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[33]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[37]_i_4_n_0\,
      I3 => \s_frac2a[31]_i_4_n_0\,
      I4 => \s_frac2a[35]_i_4_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[31]_i_2_n_0\
    );
\s_frac2a[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[32]_i_5_n_0\,
      I1 => s_shr2(0),
      I2 => \s_frac2a[31]_i_5_n_0\,
      O => \s_frac2a[31]_i_3_n_0\
    );
\s_frac2a[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \s_fract_48_i_reg_n_0_[0]\,
      I1 => s_shl2(4),
      I2 => sel0(14),
      I3 => s_shl2(5),
      I4 => s_shl2(3),
      I5 => \s_frac2a[31]_i_6_n_0\,
      O => \s_frac2a[31]_i_4_n_0\
    );
\s_frac2a[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F505FC0C0CFCF"
    )
        port map (
      I0 => \s_frac2a[37]_i_7_n_0\,
      I1 => \s_frac2a[33]_i_7_n_0\,
      I2 => s_shr2(1),
      I3 => \s_frac2a[35]_i_7_n_0\,
      I4 => \s_frac2a[31]_i_7_n_0\,
      I5 => s_shr2(2),
      O => \s_frac2a[31]_i_5_n_0\
    );
\s_frac2a[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(6),
      I1 => s_shl2(4),
      I2 => sel0(22),
      I3 => s_shl2(5),
      O => \s_frac2a[31]_i_6_n_0\
    );
\s_frac2a[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => sel0(37),
      I1 => s_shr2(3),
      I2 => R,
      I3 => s_shr2(4),
      I4 => sel0(29),
      I5 => s_shr2(5),
      O => \s_frac2a[31]_i_7_n_0\
    );
\s_frac2a[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[32]_i_2_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[33]_i_2_n_0\,
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[32]_i_3_n_0\,
      O => \s_frac2a[32]_i_1_n_0\
    );
\s_frac2a[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[32]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[36]_i_4_n_0\,
      I3 => \s_frac2a[34]_i_4_n_0\,
      I4 => \s_frac2a[38]_i_4_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[32]_i_2_n_0\
    );
\s_frac2a[32]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \s_frac2a[32]_i_5_n_0\,
      I1 => \s_frac2a[33]_i_5_n_0\,
      I2 => s_shr2(0),
      O => \s_frac2a[32]_i_3_n_0\
    );
\s_frac2a[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \s_fract_48_i_reg_n_0_[1]\,
      I1 => s_shl2(4),
      I2 => sel0(15),
      I3 => s_shl2(5),
      I4 => s_shl2(3),
      I5 => \s_frac2a[32]_i_6_n_0\,
      O => \s_frac2a[32]_i_4_n_0\
    );
\s_frac2a[32]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505FCFCF505FC0C0"
    )
        port map (
      I0 => \s_frac2a[38]_i_7_n_0\,
      I1 => \s_frac2a[34]_i_7_n_0\,
      I2 => s_shr2(1),
      I3 => \s_frac2a[36]_i_7_n_0\,
      I4 => s_shr2(2),
      I5 => \s_frac2a[32]_i_7_n_0\,
      O => \s_frac2a[32]_i_5_n_0\
    );
\s_frac2a[32]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(7),
      I1 => s_shl2(4),
      I2 => sel0(23),
      I3 => s_shl2(5),
      O => \s_frac2a[32]_i_6_n_0\
    );
\s_frac2a[32]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sel0(38),
      I1 => s_shr2(3),
      I2 => s_shr2(5),
      I3 => sel0(30),
      I4 => s_shr2(4),
      O => \s_frac2a[32]_i_7_n_0\
    );
\s_frac2a[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[33]_i_2_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[34]_i_2_n_0\,
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[33]_i_3_n_0\,
      O => \s_frac2a[33]_i_1_n_0\
    );
\s_frac2a[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[33]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[37]_i_4_n_0\,
      I3 => \s_frac2a[35]_i_4_n_0\,
      I4 => \s_frac2a[39]_i_4_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[33]_i_2_n_0\
    );
\s_frac2a[33]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"747400FF"
    )
        port map (
      I0 => \s_frac2a[36]_i_5_n_0\,
      I1 => s_shr2(1),
      I2 => \s_frac2a[34]_i_5_n_0\,
      I3 => \s_frac2a[33]_i_5_n_0\,
      I4 => s_shr2(0),
      O => \s_frac2a[33]_i_3_n_0\
    );
\s_frac2a[33]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(0),
      I1 => s_shl2(4),
      I2 => sel0(16),
      I3 => s_shl2(5),
      I4 => s_shl2(3),
      I5 => \s_frac2a[33]_i_6_n_0\,
      O => \s_frac2a[33]_i_4_n_0\
    );
\s_frac2a[33]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \s_frac2a[39]_i_6_n_0\,
      I1 => \s_frac2a[35]_i_7_n_0\,
      I2 => s_shr2(1),
      I3 => \s_frac2a[37]_i_7_n_0\,
      I4 => s_shr2(2),
      I5 => \s_frac2a[33]_i_7_n_0\,
      O => \s_frac2a[33]_i_5_n_0\
    );
\s_frac2a[33]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(8),
      I1 => s_shl2(4),
      I2 => sel0(24),
      I3 => s_shl2(5),
      O => \s_frac2a[33]_i_6_n_0\
    );
\s_frac2a[33]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sel0(39),
      I1 => s_shr2(3),
      I2 => s_shr2(5),
      I3 => sel0(31),
      I4 => s_shr2(4),
      O => \s_frac2a[33]_i_7_n_0\
    );
\s_frac2a[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[34]_i_2_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[35]_i_2_n_0\,
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[34]_i_3_n_0\,
      O => \s_frac2a[34]_i_1_n_0\
    );
\s_frac2a[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[36]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[40]_i_4_n_0\,
      I3 => \s_frac2a[34]_i_4_n_0\,
      I4 => \s_frac2a[38]_i_4_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[34]_i_2_n_0\
    );
\s_frac2a[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747474733FF00CC"
    )
        port map (
      I0 => \s_frac2a[37]_i_5_n_0\,
      I1 => s_shr2(1),
      I2 => \s_frac2a[35]_i_5_n_0\,
      I3 => \s_frac2a[36]_i_5_n_0\,
      I4 => \s_frac2a[34]_i_5_n_0\,
      I5 => s_shr2(0),
      O => \s_frac2a[34]_i_3_n_0\
    );
\s_frac2a[34]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(1),
      I1 => s_shl2(4),
      I2 => sel0(17),
      I3 => s_shl2(5),
      I4 => s_shl2(3),
      I5 => \s_frac2a[34]_i_6_n_0\,
      O => \s_frac2a[34]_i_4_n_0\
    );
\s_frac2a[34]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \s_frac2a[38]_i_7_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[34]_i_7_n_0\,
      O => \s_frac2a[34]_i_5_n_0\
    );
\s_frac2a[34]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(9),
      I1 => s_shl2(4),
      I2 => sel0(25),
      I3 => s_shl2(5),
      O => \s_frac2a[34]_i_6_n_0\
    );
\s_frac2a[34]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sel0(40),
      I1 => s_shr2(3),
      I2 => s_shr2(5),
      I3 => sel0(32),
      I4 => s_shr2(4),
      O => \s_frac2a[34]_i_7_n_0\
    );
\s_frac2a[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[35]_i_2_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[36]_i_2_n_0\,
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[35]_i_3_n_0\,
      O => \s_frac2a[35]_i_1_n_0\
    );
\s_frac2a[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[37]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[41]_i_4_n_0\,
      I3 => \s_frac2a[35]_i_4_n_0\,
      I4 => \s_frac2a[39]_i_4_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[35]_i_2_n_0\
    );
\s_frac2a[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC33FF47474747"
    )
        port map (
      I0 => \s_frac2a[37]_i_5_n_0\,
      I1 => s_shr2(1),
      I2 => \s_frac2a[35]_i_5_n_0\,
      I3 => \s_frac2a[38]_i_5_n_0\,
      I4 => \s_frac2a[36]_i_5_n_0\,
      I5 => s_shr2(0),
      O => \s_frac2a[35]_i_3_n_0\
    );
\s_frac2a[35]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(2),
      I1 => s_shl2(4),
      I2 => sel0(18),
      I3 => s_shl2(5),
      I4 => s_shl2(3),
      I5 => \s_frac2a[35]_i_6_n_0\,
      O => \s_frac2a[35]_i_4_n_0\
    );
\s_frac2a[35]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[39]_i_6_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[35]_i_7_n_0\,
      O => \s_frac2a[35]_i_5_n_0\
    );
\s_frac2a[35]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(10),
      I1 => s_shl2(4),
      I2 => sel0(26),
      I3 => s_shl2(5),
      O => \s_frac2a[35]_i_6_n_0\
    );
\s_frac2a[35]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => sel0(41),
      I1 => s_shr2(3),
      I2 => s_shr2(4),
      I3 => sel0(33),
      I4 => s_shr2(5),
      O => \s_frac2a[35]_i_7_n_0\
    );
\s_frac2a[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[36]_i_2_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[37]_i_2_n_0\,
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[36]_i_3_n_0\,
      O => \s_frac2a[36]_i_1_n_0\
    );
\s_frac2a[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[36]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[40]_i_4_n_0\,
      I3 => \s_frac2a[38]_i_4_n_0\,
      I4 => \s_frac2a[42]_i_4_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[36]_i_2_n_0\
    );
\s_frac2a[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747474700CC33FF"
    )
        port map (
      I0 => \s_frac2a[39]_i_5_n_0\,
      I1 => s_shr2(1),
      I2 => \s_frac2a[37]_i_5_n_0\,
      I3 => \s_frac2a[38]_i_5_n_0\,
      I4 => \s_frac2a[36]_i_5_n_0\,
      I5 => s_shr2(0),
      O => \s_frac2a[36]_i_3_n_0\
    );
\s_frac2a[36]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(3),
      I1 => s_shl2(4),
      I2 => sel0(19),
      I3 => s_shl2(5),
      I4 => s_shl2(3),
      I5 => \s_frac2a[36]_i_6_n_0\,
      O => \s_frac2a[36]_i_4_n_0\
    );
\s_frac2a[36]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => s_shr2(3),
      I1 => s_shr2(4),
      I2 => sel0(38),
      I3 => s_shr2(5),
      I4 => s_shr2(2),
      I5 => \s_frac2a[36]_i_7_n_0\,
      O => \s_frac2a[36]_i_5_n_0\
    );
\s_frac2a[36]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(11),
      I1 => s_shl2(4),
      I2 => sel0(27),
      I3 => s_shl2(5),
      O => \s_frac2a[36]_i_6_n_0\
    );
\s_frac2a[36]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFFFDFD"
    )
        port map (
      I0 => sel0(34),
      I1 => s_shr2(4),
      I2 => s_shr2(5),
      I3 => sel0(42),
      I4 => s_shr2(3),
      O => \s_frac2a[36]_i_7_n_0\
    );
\s_frac2a[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[37]_i_2_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[38]_i_2_n_0\,
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[37]_i_3_n_0\,
      O => \s_frac2a[37]_i_1_n_0\
    );
\s_frac2a[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[37]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[41]_i_4_n_0\,
      I3 => \s_frac2a[39]_i_4_n_0\,
      I4 => \s_frac2a[43]_i_4_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[37]_i_2_n_0\
    );
\s_frac2a[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747474700CC33FF"
    )
        port map (
      I0 => \s_frac2a[40]_i_6_n_0\,
      I1 => s_shr2(1),
      I2 => \s_frac2a[38]_i_5_n_0\,
      I3 => \s_frac2a[39]_i_5_n_0\,
      I4 => \s_frac2a[37]_i_5_n_0\,
      I5 => s_shr2(0),
      O => \s_frac2a[37]_i_3_n_0\
    );
\s_frac2a[37]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(4),
      I1 => s_shl2(4),
      I2 => sel0(20),
      I3 => s_shl2(5),
      I4 => s_shl2(3),
      I5 => \s_frac2a[37]_i_6_n_0\,
      O => \s_frac2a[37]_i_4_n_0\
    );
\s_frac2a[37]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => s_shr2(3),
      I1 => s_shr2(4),
      I2 => sel0(39),
      I3 => s_shr2(5),
      I4 => s_shr2(2),
      I5 => \s_frac2a[37]_i_7_n_0\,
      O => \s_frac2a[37]_i_5_n_0\
    );
\s_frac2a[37]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(12),
      I1 => s_shl2(4),
      I2 => sel0(28),
      I3 => s_shl2(5),
      O => \s_frac2a[37]_i_6_n_0\
    );
\s_frac2a[37]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFFFDFD"
    )
        port map (
      I0 => sel0(35),
      I1 => s_shr2(4),
      I2 => s_shr2(5),
      I3 => sel0(43),
      I4 => s_shr2(3),
      O => \s_frac2a[37]_i_7_n_0\
    );
\s_frac2a[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[38]_i_2_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[39]_i_2_n_0\,
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[38]_i_3_n_0\,
      O => \s_frac2a[38]_i_1_n_0\
    );
\s_frac2a[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[40]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[44]_i_4_n_0\,
      I3 => \s_frac2a[38]_i_4_n_0\,
      I4 => \s_frac2a[42]_i_4_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[38]_i_2_n_0\
    );
\s_frac2a[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747474700CC33FF"
    )
        port map (
      I0 => \s_frac2a[40]_i_5_n_0\,
      I1 => s_shr2(1),
      I2 => \s_frac2a[39]_i_5_n_0\,
      I3 => \s_frac2a[40]_i_6_n_0\,
      I4 => \s_frac2a[38]_i_5_n_0\,
      I5 => s_shr2(0),
      O => \s_frac2a[38]_i_3_n_0\
    );
\s_frac2a[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(5),
      I1 => s_shl2(4),
      I2 => sel0(21),
      I3 => s_shl2(5),
      I4 => s_shl2(3),
      I5 => \s_frac2a[38]_i_6_n_0\,
      O => \s_frac2a[38]_i_4_n_0\
    );
\s_frac2a[38]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => s_shr2(3),
      I1 => s_shr2(4),
      I2 => sel0(40),
      I3 => s_shr2(5),
      I4 => s_shr2(2),
      I5 => \s_frac2a[38]_i_7_n_0\,
      O => \s_frac2a[38]_i_5_n_0\
    );
\s_frac2a[38]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(13),
      I1 => s_shl2(4),
      I2 => sel0(29),
      I3 => s_shl2(5),
      O => \s_frac2a[38]_i_6_n_0\
    );
\s_frac2a[38]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFFFDFD"
    )
        port map (
      I0 => sel0(36),
      I1 => s_shr2(4),
      I2 => s_shr2(5),
      I3 => sel0(44),
      I4 => s_shr2(3),
      O => \s_frac2a[38]_i_7_n_0\
    );
\s_frac2a[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[39]_i_2_n_0\,
      I1 => s_shl2(0),
      I2 => \s_frac2a[40]_i_2_n_0\,
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[39]_i_3_n_0\,
      O => \s_frac2a[39]_i_1_n_0\
    );
\s_frac2a[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[41]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[45]_i_4_n_0\,
      I3 => \s_frac2a[39]_i_4_n_0\,
      I4 => \s_frac2a[43]_i_4_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[39]_i_2_n_0\
    );
\s_frac2a[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC33FF47474747"
    )
        port map (
      I0 => \s_frac2a[40]_i_5_n_0\,
      I1 => s_shr2(1),
      I2 => \s_frac2a[39]_i_5_n_0\,
      I3 => \s_frac2a[41]_i_6_n_0\,
      I4 => \s_frac2a[40]_i_6_n_0\,
      I5 => s_shr2(0),
      O => \s_frac2a[39]_i_3_n_0\
    );
\s_frac2a[39]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(6),
      I1 => s_shl2(4),
      I2 => sel0(22),
      I3 => s_shl2(5),
      I4 => s_shl2(3),
      I5 => \s_frac2a[43]_i_7_n_0\,
      O => \s_frac2a[39]_i_4_n_0\
    );
\s_frac2a[39]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => s_shr2(3),
      I1 => s_shr2(5),
      I2 => sel0(41),
      I3 => s_shr2(4),
      I4 => s_shr2(2),
      I5 => \s_frac2a[39]_i_6_n_0\,
      O => \s_frac2a[39]_i_5_n_0\
    );
\s_frac2a[39]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => R,
      I1 => s_shr2(3),
      I2 => s_shr2(4),
      I3 => sel0(37),
      I4 => s_shr2(5),
      O => \s_frac2a[39]_i_6_n_0\
    );
\s_frac2a[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[3]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[4]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[3]_i_3_n_0\,
      O => \s_frac2a[3]_i_1_n_0\
    );
\s_frac2a[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[3]_i_4_n_0\,
      I1 => \s_frac2a[5]_i_4_n_0\,
      I2 => s_shl2(0),
      I3 => \s_frac2a[4]_i_4_n_0\,
      I4 => s_shl2(1),
      I5 => \s_frac2a[6]_i_4_n_0\,
      O => \s_frac2a[3]_i_2_n_0\
    );
\s_frac2a[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[9]_i_5_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[5]_i_5_n_0\,
      I3 => s_shr2(1),
      I4 => \s_frac2a[3]_i_5_n_0\,
      O => \s_frac2a[3]_i_3_n_0\
    );
\s_frac2a[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => s_shl2(3),
      I1 => s_shl2(5),
      I2 => \s_fract_48_i_reg_n_0_[0]\,
      I3 => s_shl2(4),
      I4 => s_shl2(2),
      O => \s_frac2a[3]_i_4_n_0\
    );
\s_frac2a[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[7]_i_5_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[11]_i_6_n_0\,
      I3 => s_shr2(3),
      I4 => \s_frac2a[3]_i_6_n_0\,
      O => \s_frac2a[3]_i_5_n_0\
    );
\s_frac2a[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(17),
      I1 => s_shr2(4),
      I2 => sel0(33),
      I3 => s_shr2(5),
      I4 => sel0(1),
      O => \s_frac2a[3]_i_6_n_0\
    );
\s_frac2a[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA00CAFF"
    )
        port map (
      I0 => \s_frac2a[41]_i_2_n_0\,
      I1 => \s_frac2a[40]_i_2_n_0\,
      I2 => s_shl2(0),
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[40]_i_3_n_0\,
      O => \s_frac2a[40]_i_1_n_0\
    );
\s_frac2a[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[40]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[44]_i_4_n_0\,
      I3 => \s_frac2a[42]_i_4_n_0\,
      I4 => \s_frac2a[46]_i_5_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[40]_i_2_n_0\
    );
\s_frac2a[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[42]_i_6_n_0\,
      I1 => \s_frac2a[40]_i_5_n_0\,
      I2 => s_shr2(0),
      I3 => \s_frac2a[41]_i_6_n_0\,
      I4 => s_shr2(1),
      I5 => \s_frac2a[40]_i_6_n_0\,
      O => \s_frac2a[40]_i_3_n_0\
    );
\s_frac2a[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(7),
      I1 => s_shl2(4),
      I2 => sel0(23),
      I3 => s_shl2(5),
      I4 => s_shl2(3),
      I5 => \s_frac2a[47]_i_20_n_0\,
      O => \s_frac2a[40]_i_4_n_0\
    );
\s_frac2a[40]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => s_shr2(4),
      I1 => s_shr2(3),
      I2 => s_shr2(5),
      I3 => sel0(39),
      I4 => s_shr2(2),
      I5 => sel0(43),
      O => \s_frac2a[40]_i_5_n_0\
    );
\s_frac2a[40]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => s_shr2(4),
      I1 => s_shr2(3),
      I2 => s_shr2(5),
      I3 => sel0(38),
      I4 => s_shr2(2),
      I5 => sel0(42),
      O => \s_frac2a[40]_i_6_n_0\
    );
\s_frac2a[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFCCCCC"
    )
        port map (
      I0 => \s_frac2a[41]_i_2_n_0\,
      I1 => \s_frac2a[41]_i_3_n_0\,
      I2 => \s_frac2a[42]_i_2_n_0\,
      I3 => s_shl2(0),
      I4 => \s_frac2a[47]_i_4_n_0\,
      O => \s_frac2a[41]_i_1_n_0\
    );
\s_frac2a[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[41]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[45]_i_4_n_0\,
      I3 => \s_frac2a[43]_i_4_n_0\,
      I4 => \s_frac2a[43]_i_5_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[41]_i_2_n_0\
    );
\s_frac2a[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111D111DDD0C110C"
    )
        port map (
      I0 => \s_frac2a[41]_i_5_n_0\,
      I1 => s_shr2(0),
      I2 => \s_frac2a[41]_i_6_n_0\,
      I3 => s_shr2(1),
      I4 => sel0(42),
      I5 => \s_frac2a[45]_i_6_n_0\,
      O => \s_frac2a[41]_i_3_n_0\
    );
\s_frac2a[41]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(8),
      I1 => s_shl2(4),
      I2 => sel0(24),
      I3 => s_shl2(5),
      I4 => s_shl2(3),
      I5 => \s_frac2a[45]_i_7_n_0\,
      O => \s_frac2a[41]_i_4_n_0\
    );
\s_frac2a[41]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[42]_i_6_n_0\,
      I1 => s_shr2(1),
      I2 => \s_frac2a[40]_i_5_n_0\,
      O => \s_frac2a[41]_i_5_n_0\
    );
\s_frac2a[41]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => s_shr2(4),
      I1 => s_shr2(3),
      I2 => s_shr2(5),
      I3 => sel0(40),
      I4 => s_shr2(2),
      I5 => sel0(44),
      O => \s_frac2a[41]_i_6_n_0\
    );
\s_frac2a[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFCCCCC"
    )
        port map (
      I0 => \s_frac2a[42]_i_2_n_0\,
      I1 => \s_frac2a[42]_i_3_n_0\,
      I2 => \s_frac2a[43]_i_2_n_0\,
      I3 => s_shl2(0),
      I4 => \s_frac2a[47]_i_4_n_0\,
      O => \s_frac2a[42]_i_1_n_0\
    );
\s_frac2a[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[44]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[47]_i_11_n_0\,
      I3 => \s_frac2a[42]_i_4_n_0\,
      I4 => \s_frac2a[46]_i_5_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[42]_i_2_n_0\
    );
\s_frac2a[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111D111DDD0C110C"
    )
        port map (
      I0 => \s_frac2a[42]_i_5_n_0\,
      I1 => s_shr2(0),
      I2 => \s_frac2a[42]_i_6_n_0\,
      I3 => s_shr2(1),
      I4 => sel0(43),
      I5 => \s_frac2a[45]_i_6_n_0\,
      O => \s_frac2a[42]_i_3_n_0\
    );
\s_frac2a[42]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(9),
      I1 => s_shl2(4),
      I2 => sel0(25),
      I3 => s_shl2(5),
      I4 => s_shl2(3),
      I5 => \s_frac2a[47]_i_18_n_0\,
      O => \s_frac2a[42]_i_4_n_0\
    );
\s_frac2a[42]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFEFFF0000"
    )
        port map (
      I0 => s_shr2(5),
      I1 => s_shr2(2),
      I2 => \s_frac2a[46]_i_4_n_0\,
      I3 => sel0(42),
      I4 => s_shr2(1),
      I5 => \s_frac2a[41]_i_6_n_0\,
      O => \s_frac2a[42]_i_5_n_0\
    );
\s_frac2a[42]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFCDFD"
    )
        port map (
      I0 => sel0(41),
      I1 => s_shr2(5),
      I2 => s_shr2(2),
      I3 => R,
      I4 => s_shr2(4),
      I5 => s_shr2(3),
      O => \s_frac2a[42]_i_6_n_0\
    );
\s_frac2a[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFCCCCC"
    )
        port map (
      I0 => \s_frac2a[43]_i_2_n_0\,
      I1 => \s_frac2a[43]_i_3_n_0\,
      I2 => \s_frac2a[44]_i_2_n_0\,
      I3 => s_shl2(0),
      I4 => \s_frac2a[47]_i_4_n_0\,
      O => \s_frac2a[43]_i_1_n_0\
    );
\s_frac2a[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[45]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[45]_i_5_n_0\,
      I3 => \s_frac2a[43]_i_4_n_0\,
      I4 => \s_frac2a[43]_i_5_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[43]_i_2_n_0\
    );
\s_frac2a[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11DD11C0111111C0"
    )
        port map (
      I0 => \s_frac2a[43]_i_6_n_0\,
      I1 => s_shr2(0),
      I2 => sel0(42),
      I3 => \s_frac2a[45]_i_6_n_0\,
      I4 => s_shr2(1),
      I5 => sel0(44),
      O => \s_frac2a[43]_i_3_n_0\
    );
\s_frac2a[43]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(10),
      I1 => s_shl2(4),
      I2 => sel0(26),
      I3 => s_shl2(5),
      I4 => s_shl2(3),
      I5 => \s_frac2a[47]_i_14_n_0\,
      O => \s_frac2a[43]_i_4_n_0\
    );
\s_frac2a[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[43]_i_7_n_0\,
      I1 => s_shl2(3),
      I2 => \s_frac2a[43]_i_8_n_0\,
      O => \s_frac2a[43]_i_5_n_0\
    );
\s_frac2a[43]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFEFFF0000"
    )
        port map (
      I0 => s_shr2(5),
      I1 => s_shr2(2),
      I2 => \s_frac2a[46]_i_4_n_0\,
      I3 => sel0(43),
      I4 => s_shr2(1),
      I5 => \s_frac2a[42]_i_6_n_0\,
      O => \s_frac2a[43]_i_6_n_0\
    );
\s_frac2a[43]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(14),
      I1 => s_shl2(4),
      I2 => \s_fract_48_i_reg_n_0_[0]\,
      I3 => s_shl2(5),
      I4 => sel0(30),
      O => \s_frac2a[43]_i_7_n_0\
    );
\s_frac2a[43]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(22),
      I1 => s_shl2(4),
      I2 => sel0(6),
      I3 => s_shl2(5),
      I4 => sel0(38),
      O => \s_frac2a[43]_i_8_n_0\
    );
\s_frac2a[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCA00"
    )
        port map (
      I0 => \s_frac2a[45]_i_2_n_0\,
      I1 => \s_frac2a[44]_i_2_n_0\,
      I2 => s_shl2(0),
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[44]_i_3_n_0\,
      O => \s_frac2a[44]_i_1_n_0\
    );
\s_frac2a[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[44]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[47]_i_11_n_0\,
      I3 => \s_frac2a[46]_i_5_n_0\,
      I4 => \s_frac2a[47]_i_10_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[44]_i_2_n_0\
    );
\s_frac2a[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111DCD011111C10"
    )
        port map (
      I0 => \s_frac2a[44]_i_5_n_0\,
      I1 => s_shr2(0),
      I2 => s_shr2(1),
      I3 => sel0(43),
      I4 => \s_frac2a[45]_i_6_n_0\,
      I5 => R,
      O => \s_frac2a[44]_i_3_n_0\
    );
\s_frac2a[44]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(11),
      I1 => s_shl2(4),
      I2 => sel0(27),
      I3 => s_shl2(5),
      I4 => s_shl2(3),
      I5 => \s_frac2a[47]_i_12_n_0\,
      O => \s_frac2a[44]_i_4_n_0\
    );
\s_frac2a[44]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFFFFFF7FFFF"
    )
        port map (
      I0 => sel0(44),
      I1 => s_shr2(1),
      I2 => s_shr2(5),
      I3 => s_shr2(2),
      I4 => \s_frac2a[46]_i_4_n_0\,
      I5 => sel0(42),
      O => \s_frac2a[44]_i_5_n_0\
    );
\s_frac2a[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCA00"
    )
        port map (
      I0 => \s_frac2a[46]_i_3_n_0\,
      I1 => \s_frac2a[45]_i_2_n_0\,
      I2 => s_shl2(0),
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[45]_i_3_n_0\,
      O => \s_frac2a[45]_i_1_n_0\
    );
\s_frac2a[45]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[45]_i_4_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[45]_i_5_n_0\,
      I3 => s_shl2(1),
      I4 => \s_frac2a[47]_i_6_n_0\,
      O => \s_frac2a[45]_i_2_n_0\
    );
\s_frac2a[45]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11200020"
    )
        port map (
      I0 => s_shr2(1),
      I1 => \s_frac2a[45]_i_6_n_0\,
      I2 => R,
      I3 => s_shr2(0),
      I4 => sel0(44),
      O => \s_frac2a[45]_i_3_n_0\
    );
\s_frac2a[45]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(12),
      I1 => s_shl2(4),
      I2 => sel0(28),
      I3 => s_shl2(5),
      I4 => s_shl2(3),
      I5 => \s_frac2a[47]_i_16_n_0\,
      O => \s_frac2a[45]_i_4_n_0\
    );
\s_frac2a[45]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[45]_i_7_n_0\,
      I1 => s_shl2(3),
      I2 => \s_frac2a[45]_i_8_n_0\,
      O => \s_frac2a[45]_i_5_n_0\
    );
\s_frac2a[45]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_shr2(4),
      I1 => s_shr2(3),
      I2 => s_shr2(2),
      I3 => s_shr2(5),
      O => \s_frac2a[45]_i_6_n_0\
    );
\s_frac2a[45]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(16),
      I1 => s_shl2(4),
      I2 => sel0(0),
      I3 => s_shl2(5),
      I4 => sel0(32),
      O => \s_frac2a[45]_i_7_n_0\
    );
\s_frac2a[45]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(24),
      I1 => s_shl2(4),
      I2 => sel0(8),
      I3 => s_shl2(5),
      I4 => sel0(40),
      O => \s_frac2a[45]_i_8_n_0\
    );
\s_frac2a[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCEECCCC"
    )
        port map (
      I0 => \s_frac2a[47]_i_2_n_0\,
      I1 => \s_frac2a[46]_i_2_n_0\,
      I2 => \s_frac2a[46]_i_3_n_0\,
      I3 => s_shl2(0),
      I4 => \s_frac2a[47]_i_4_n_0\,
      O => \s_frac2a[46]_i_1_n_0\
    );
\s_frac2a[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \s_frac2a[46]_i_4_n_0\,
      I1 => s_shr2(2),
      I2 => s_shr2(5),
      I3 => R,
      I4 => s_shr2(0),
      I5 => s_shr2(1),
      O => \s_frac2a[46]_i_2_n_0\
    );
\s_frac2a[46]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \s_frac2a[46]_i_5_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[47]_i_10_n_0\,
      I3 => s_shl2(1),
      I4 => \s_frac2a[47]_i_5_n_0\,
      O => \s_frac2a[46]_i_3_n_0\
    );
\s_frac2a[46]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_shr2(3),
      I1 => s_shr2(4),
      O => \s_frac2a[46]_i_4_n_0\
    );
\s_frac2a[46]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(13),
      I1 => s_shl2(4),
      I2 => sel0(29),
      I3 => s_shl2(5),
      I4 => s_shl2(3),
      I5 => \s_frac2a[47]_i_9_n_0\,
      O => \s_frac2a[46]_i_5_n_0\
    );
\s_frac2a[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A300A000A300A300"
    )
        port map (
      I0 => \s_frac2a[47]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_3_n_0\,
      I2 => s_shl2(0),
      I3 => \s_frac2a[47]_i_4_n_0\,
      I4 => \s_frac2a[47]_i_5_n_0\,
      I5 => s_shl2(1),
      O => \s_frac2a[47]_i_1_n_0\
    );
\s_frac2a[47]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[47]_i_18_n_0\,
      I1 => s_shl2(3),
      I2 => \s_frac2a[47]_i_19_n_0\,
      O => \s_frac2a[47]_i_10_n_0\
    );
\s_frac2a[47]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[47]_i_20_n_0\,
      I1 => s_shl2(3),
      I2 => \s_frac2a[47]_i_21_n_0\,
      O => \s_frac2a[47]_i_11_n_0\
    );
\s_frac2a[47]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(19),
      I1 => s_shl2(4),
      I2 => sel0(3),
      I3 => s_shl2(5),
      I4 => sel0(35),
      O => \s_frac2a[47]_i_12_n_0\
    );
\s_frac2a[47]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(27),
      I1 => s_shl2(4),
      I2 => sel0(11),
      I3 => s_shl2(5),
      I4 => sel0(43),
      O => \s_frac2a[47]_i_13_n_0\
    );
\s_frac2a[47]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(18),
      I1 => s_shl2(4),
      I2 => sel0(2),
      I3 => s_shl2(5),
      I4 => sel0(34),
      O => \s_frac2a[47]_i_14_n_0\
    );
\s_frac2a[47]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(26),
      I1 => s_shl2(4),
      I2 => sel0(10),
      I3 => s_shl2(5),
      I4 => sel0(42),
      O => \s_frac2a[47]_i_15_n_0\
    );
\s_frac2a[47]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(20),
      I1 => s_shl2(4),
      I2 => sel0(4),
      I3 => s_shl2(5),
      I4 => sel0(36),
      O => \s_frac2a[47]_i_16_n_0\
    );
\s_frac2a[47]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(28),
      I1 => s_shl2(4),
      I2 => sel0(12),
      I3 => s_shl2(5),
      I4 => sel0(44),
      O => \s_frac2a[47]_i_17_n_0\
    );
\s_frac2a[47]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(17),
      I1 => s_shl2(4),
      I2 => sel0(1),
      I3 => s_shl2(5),
      I4 => sel0(33),
      O => \s_frac2a[47]_i_18_n_0\
    );
\s_frac2a[47]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(25),
      I1 => s_shl2(4),
      I2 => sel0(9),
      I3 => s_shl2(5),
      I4 => sel0(41),
      O => \s_frac2a[47]_i_19_n_0\
    );
\s_frac2a[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[47]_i_6_n_0\,
      I1 => s_shl2(1),
      I2 => \s_frac2a[47]_i_7_n_0\,
      O => \s_frac2a[47]_i_2_n_0\
    );
\s_frac2a[47]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(15),
      I1 => s_shl2(4),
      I2 => \s_fract_48_i_reg_n_0_[1]\,
      I3 => s_shl2(5),
      I4 => sel0(31),
      O => \s_frac2a[47]_i_20_n_0\
    );
\s_frac2a[47]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(23),
      I1 => s_shl2(4),
      I2 => sel0(7),
      I3 => s_shl2(5),
      I4 => sel0(39),
      O => \s_frac2a[47]_i_21_n_0\
    );
\s_frac2a[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => s_shl2(1),
      I1 => \s_frac2a[47]_i_8_n_0\,
      I2 => s_shl2(3),
      I3 => \s_frac2a[47]_i_9_n_0\,
      I4 => s_shl2(2),
      I5 => \s_frac2a[47]_i_10_n_0\,
      O => \s_frac2a[47]_i_3_n_0\
    );
\s_frac2a[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_shr2(0),
      I1 => s_shr2(1),
      I2 => s_shr2(5),
      I3 => s_shr2(2),
      I4 => s_shr2(3),
      I5 => s_shr2(4),
      O => \s_frac2a[47]_i_4_n_0\
    );
\s_frac2a[47]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[47]_i_11_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[47]_i_12_n_0\,
      I3 => s_shl2(3),
      I4 => \s_frac2a[47]_i_13_n_0\,
      O => \s_frac2a[47]_i_5_n_0\
    );
\s_frac2a[47]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[43]_i_5_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[47]_i_14_n_0\,
      I3 => s_shl2(3),
      I4 => \s_frac2a[47]_i_15_n_0\,
      O => \s_frac2a[47]_i_6_n_0\
    );
\s_frac2a[47]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[45]_i_5_n_0\,
      I1 => s_shl2(2),
      I2 => \s_frac2a[47]_i_16_n_0\,
      I3 => s_shl2(3),
      I4 => \s_frac2a[47]_i_17_n_0\,
      O => \s_frac2a[47]_i_7_n_0\
    );
\s_frac2a[47]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(29),
      I1 => s_shl2(4),
      I2 => sel0(13),
      I3 => s_shl2(5),
      I4 => R,
      O => \s_frac2a[47]_i_8_n_0\
    );
\s_frac2a[47]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(21),
      I1 => s_shl2(4),
      I2 => sel0(5),
      I3 => s_shl2(5),
      I4 => sel0(37),
      O => \s_frac2a[47]_i_9_n_0\
    );
\s_frac2a[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[4]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[5]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[4]_i_3_n_0\,
      O => \s_frac2a[4]_i_1_n_0\
    );
\s_frac2a[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[4]_i_4_n_0\,
      I1 => \s_frac2a[6]_i_4_n_0\,
      I2 => s_shl2(0),
      I3 => \s_frac2a[5]_i_4_n_0\,
      I4 => s_shl2(1),
      I5 => \s_frac2a[7]_i_4_n_0\,
      O => \s_frac2a[4]_i_2_n_0\
    );
\s_frac2a[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[10]_i_5_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[6]_i_5_n_0\,
      I3 => \s_frac2a[8]_i_5_n_0\,
      I4 => \s_frac2a[4]_i_5_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[4]_i_3_n_0\
    );
\s_frac2a[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => s_shl2(3),
      I1 => s_shl2(5),
      I2 => \s_fract_48_i_reg_n_0_[1]\,
      I3 => s_shl2(4),
      I4 => s_shl2(2),
      O => \s_frac2a[4]_i_4_n_0\
    );
\s_frac2a[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[12]_i_6_n_0\,
      I1 => s_shr2(3),
      I2 => \s_frac2a[4]_i_6_n_0\,
      O => \s_frac2a[4]_i_5_n_0\
    );
\s_frac2a[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(18),
      I1 => s_shr2(4),
      I2 => sel0(34),
      I3 => s_shr2(5),
      I4 => sel0(2),
      O => \s_frac2a[4]_i_6_n_0\
    );
\s_frac2a[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[5]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[6]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[5]_i_3_n_0\,
      O => \s_frac2a[5]_i_1_n_0\
    );
\s_frac2a[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[5]_i_4_n_0\,
      I1 => \s_frac2a[7]_i_4_n_0\,
      I2 => s_shl2(0),
      I3 => \s_frac2a[6]_i_4_n_0\,
      I4 => s_shl2(1),
      I5 => \s_frac2a[8]_i_4_n_0\,
      O => \s_frac2a[5]_i_2_n_0\
    );
\s_frac2a[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[9]_i_5_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[5]_i_5_n_0\,
      I3 => \s_frac2a[11]_i_5_n_0\,
      I4 => \s_frac2a[7]_i_5_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[5]_i_3_n_0\
    );
\s_frac2a[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => s_shl2(3),
      I1 => s_shl2(5),
      I2 => sel0(0),
      I3 => s_shl2(4),
      I4 => s_shl2(2),
      O => \s_frac2a[5]_i_4_n_0\
    );
\s_frac2a[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[13]_i_7_n_0\,
      I1 => s_shr2(3),
      I2 => \s_frac2a[5]_i_6_n_0\,
      O => \s_frac2a[5]_i_5_n_0\
    );
\s_frac2a[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(19),
      I1 => s_shr2(4),
      I2 => sel0(35),
      I3 => s_shr2(5),
      I4 => sel0(3),
      O => \s_frac2a[5]_i_6_n_0\
    );
\s_frac2a[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[6]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[7]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[6]_i_3_n_0\,
      O => \s_frac2a[6]_i_1_n_0\
    );
\s_frac2a[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[6]_i_4_n_0\,
      I1 => \s_frac2a[8]_i_4_n_0\,
      I2 => s_shl2(0),
      I3 => \s_frac2a[7]_i_4_n_0\,
      I4 => s_shl2(1),
      I5 => \s_frac2a[9]_i_4_n_0\,
      O => \s_frac2a[6]_i_2_n_0\
    );
\s_frac2a[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[10]_i_5_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[6]_i_5_n_0\,
      I3 => \s_frac2a[12]_i_5_n_0\,
      I4 => \s_frac2a[8]_i_5_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[6]_i_3_n_0\
    );
\s_frac2a[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => s_shl2(3),
      I1 => s_shl2(5),
      I2 => sel0(1),
      I3 => s_shl2(4),
      I4 => s_shl2(2),
      O => \s_frac2a[6]_i_4_n_0\
    );
\s_frac2a[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[14]_i_7_n_0\,
      I1 => s_shr2(3),
      I2 => \s_frac2a[6]_i_6_n_0\,
      O => \s_frac2a[6]_i_5_n_0\
    );
\s_frac2a[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(20),
      I1 => s_shr2(4),
      I2 => sel0(36),
      I3 => s_shr2(5),
      I4 => sel0(4),
      O => \s_frac2a[6]_i_6_n_0\
    );
\s_frac2a[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[7]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[8]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[7]_i_3_n_0\,
      O => \s_frac2a[7]_i_1_n_0\
    );
\s_frac2a[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_frac2a[7]_i_4_n_0\,
      I1 => \s_frac2a[9]_i_4_n_0\,
      I2 => s_shl2(0),
      I3 => \s_frac2a[8]_i_4_n_0\,
      I4 => s_shl2(1),
      I5 => \s_frac2a[10]_i_4_n_0\,
      O => \s_frac2a[7]_i_2_n_0\
    );
\s_frac2a[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[13]_i_6_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[9]_i_5_n_0\,
      I3 => \s_frac2a[11]_i_5_n_0\,
      I4 => \s_frac2a[7]_i_5_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[7]_i_3_n_0\
    );
\s_frac2a[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \s_fract_48_i_reg_n_0_[0]\,
      I1 => s_shl2(2),
      I2 => s_shl2(4),
      I3 => sel0(2),
      I4 => s_shl2(5),
      I5 => s_shl2(3),
      O => \s_frac2a[7]_i_4_n_0\
    );
\s_frac2a[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frac2a[15]_i_7_n_0\,
      I1 => s_shr2(3),
      I2 => \s_frac2a[7]_i_6_n_0\,
      O => \s_frac2a[7]_i_5_n_0\
    );
\s_frac2a[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(21),
      I1 => s_shr2(4),
      I2 => sel0(37),
      I3 => s_shr2(5),
      I4 => sel0(5),
      O => \s_frac2a[7]_i_6_n_0\
    );
\s_frac2a[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[8]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[9]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[8]_i_3_n_0\,
      O => \s_frac2a[8]_i_1_n_0\
    );
\s_frac2a[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[8]_i_4_n_0\,
      I1 => s_shl2(1),
      I2 => \s_frac2a[10]_i_4_n_0\,
      I3 => \s_frac2a[9]_i_4_n_0\,
      I4 => \s_frac2a[11]_i_4_n_0\,
      I5 => s_shl2(0),
      O => \s_frac2a[8]_i_2_n_0\
    );
\s_frac2a[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[12]_i_5_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[8]_i_5_n_0\,
      I3 => \s_frac2a[14]_i_6_n_0\,
      I4 => \s_frac2a[10]_i_5_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[8]_i_3_n_0\
    );
\s_frac2a[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \s_fract_48_i_reg_n_0_[1]\,
      I1 => s_shl2(2),
      I2 => s_shl2(4),
      I3 => sel0(3),
      I4 => s_shl2(5),
      I5 => s_shl2(3),
      O => \s_frac2a[8]_i_4_n_0\
    );
\s_frac2a[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(30),
      I1 => s_shr2(4),
      I2 => sel0(14),
      I3 => s_shr2(5),
      I4 => s_shr2(3),
      I5 => \s_frac2a[8]_i_6_n_0\,
      O => \s_frac2a[8]_i_5_n_0\
    );
\s_frac2a[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(22),
      I1 => s_shr2(4),
      I2 => sel0(38),
      I3 => s_shr2(5),
      I4 => sel0(6),
      O => \s_frac2a[8]_i_6_n_0\
    );
\s_frac2a[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_frac2a[9]_i_2_n_0\,
      I1 => \s_frac2a[47]_i_4_n_0\,
      I2 => \s_frac2a[10]_i_3_n_0\,
      I3 => s_shr2(0),
      I4 => \s_frac2a[9]_i_3_n_0\,
      O => \s_frac2a[9]_i_1_n_0\
    );
\s_frac2a[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \s_frac2a[9]_i_4_n_0\,
      I1 => s_shl2(1),
      I2 => \s_frac2a[11]_i_4_n_0\,
      I3 => \s_frac2a[10]_i_4_n_0\,
      I4 => \s_frac2a[12]_i_4_n_0\,
      I5 => s_shl2(0),
      O => \s_frac2a[9]_i_2_n_0\
    );
\s_frac2a[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \s_frac2a[13]_i_6_n_0\,
      I1 => s_shr2(2),
      I2 => \s_frac2a[9]_i_5_n_0\,
      I3 => \s_frac2a[15]_i_5_n_0\,
      I4 => \s_frac2a[11]_i_5_n_0\,
      I5 => s_shr2(1),
      O => \s_frac2a[9]_i_3_n_0\
    );
\s_frac2a[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => sel0(0),
      I1 => s_shl2(2),
      I2 => s_shl2(4),
      I3 => sel0(4),
      I4 => s_shl2(5),
      I5 => s_shl2(3),
      O => \s_frac2a[9]_i_4_n_0\
    );
\s_frac2a[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => sel0(31),
      I1 => s_shr2(4),
      I2 => sel0(15),
      I3 => s_shr2(5),
      I4 => s_shr2(3),
      I5 => \s_frac2a[9]_i_6_n_0\,
      O => \s_frac2a[9]_i_5_n_0\
    );
\s_frac2a[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(23),
      I1 => s_shr2(4),
      I2 => sel0(39),
      I3 => s_shr2(5),
      I4 => sel0(7),
      O => \s_frac2a[9]_i_6_n_0\
    );
\s_frac2a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[0]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[0]\,
      R => '0'
    );
\s_frac2a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[10]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[10]\,
      R => '0'
    );
\s_frac2a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[11]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[11]\,
      R => '0'
    );
\s_frac2a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[12]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[12]\,
      R => '0'
    );
\s_frac2a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[13]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[13]\,
      R => '0'
    );
\s_frac2a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[14]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[14]\,
      R => '0'
    );
\s_frac2a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[15]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[15]\,
      R => '0'
    );
\s_frac2a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[16]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[16]\,
      R => '0'
    );
\s_frac2a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[17]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[17]\,
      R => '0'
    );
\s_frac2a_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[18]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[18]\,
      R => '0'
    );
\s_frac2a_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[19]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[19]\,
      R => '0'
    );
\s_frac2a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[1]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[1]\,
      R => '0'
    );
\s_frac2a_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[20]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[20]\,
      R => '0'
    );
\s_frac2a_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[21]_i_1_n_0\,
      Q => s_round,
      R => '0'
    );
\s_frac2a_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[22]_i_1_n_0\,
      Q => \^s_frac2a_reg[22]_0\(0),
      R => '0'
    );
\s_frac2a_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[23]_i_1_n_0\,
      Q => L(23),
      R => '0'
    );
\s_frac2a_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[24]_i_1_n_0\,
      Q => \L__0\(24),
      R => '0'
    );
\s_frac2a_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[25]_i_1_n_0\,
      Q => \L__0\(25),
      R => '0'
    );
\s_frac2a_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[26]_i_1_n_0\,
      Q => \L__0\(26),
      R => '0'
    );
\s_frac2a_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[27]_i_1_n_0\,
      Q => \L__0\(27),
      R => '0'
    );
\s_frac2a_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[28]_i_1_n_0\,
      Q => \L__0\(28),
      R => '0'
    );
\s_frac2a_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[29]_i_1_n_0\,
      Q => \L__0\(29),
      R => '0'
    );
\s_frac2a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[2]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[2]\,
      R => '0'
    );
\s_frac2a_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[30]_i_1_n_0\,
      Q => \L__0\(30),
      R => '0'
    );
\s_frac2a_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[31]_i_1_n_0\,
      Q => \L__0\(31),
      R => '0'
    );
\s_frac2a_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[32]_i_1_n_0\,
      Q => \L__0\(32),
      R => '0'
    );
\s_frac2a_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[33]_i_1_n_0\,
      Q => \L__0\(33),
      R => '0'
    );
\s_frac2a_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[34]_i_1_n_0\,
      Q => \L__0\(34),
      R => '0'
    );
\s_frac2a_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[35]_i_1_n_0\,
      Q => \L__0\(35),
      R => '0'
    );
\s_frac2a_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[36]_i_1_n_0\,
      Q => \L__0\(36),
      R => '0'
    );
\s_frac2a_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[37]_i_1_n_0\,
      Q => \L__0\(37),
      R => '0'
    );
\s_frac2a_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[38]_i_1_n_0\,
      Q => \L__0\(38),
      R => '0'
    );
\s_frac2a_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[39]_i_1_n_0\,
      Q => \L__0\(39),
      R => '0'
    );
\s_frac2a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[3]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[3]\,
      R => '0'
    );
\s_frac2a_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[40]_i_1_n_0\,
      Q => \L__0\(40),
      R => '0'
    );
\s_frac2a_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[41]_i_1_n_0\,
      Q => \L__0\(41),
      R => '0'
    );
\s_frac2a_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[42]_i_1_n_0\,
      Q => \L__0\(42),
      R => '0'
    );
\s_frac2a_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[43]_i_1_n_0\,
      Q => \L__0\(43),
      R => '0'
    );
\s_frac2a_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[44]_i_1_n_0\,
      Q => \L__0\(44),
      R => '0'
    );
\s_frac2a_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[45]_i_1_n_0\,
      Q => \L__0\(45),
      R => '0'
    );
\s_frac2a_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[46]_i_1_n_0\,
      Q => \L__0\(46),
      R => '0'
    );
\s_frac2a_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[47]_i_1_n_0\,
      Q => \L__0\(47),
      R => '0'
    );
\s_frac2a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[4]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[4]\,
      R => '0'
    );
\s_frac2a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[5]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[5]\,
      R => '0'
    );
\s_frac2a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[6]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[6]\,
      R => '0'
    );
\s_frac2a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[7]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[7]\,
      R => '0'
    );
\s_frac2a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[8]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[8]\,
      R => '0'
    );
\s_frac2a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac2a[9]_i_1_n_0\,
      Q => \s_frac2a_reg_n_0_[9]\,
      R => '0'
    );
\s_frac_rnd[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(23),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      O => \s_frac_rnd[0]_i_1_n_0\
    );
\s_frac_rnd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(33),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[12]_i_2_n_6\,
      O => \s_frac_rnd[10]_i_1_n_0\
    );
\s_frac_rnd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(34),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[12]_i_2_n_5\,
      O => \s_frac_rnd[11]_i_1_n_0\
    );
\s_frac_rnd[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(35),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[12]_i_2_n_4\,
      O => \s_frac_rnd[12]_i_1_n_0\
    );
\s_frac_rnd[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(36),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[16]_i_2_n_7\,
      O => \s_frac_rnd[13]_i_1_n_0\
    );
\s_frac_rnd[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(37),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[16]_i_2_n_6\,
      O => \s_frac_rnd[14]_i_1_n_0\
    );
\s_frac_rnd[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(38),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[16]_i_2_n_5\,
      O => \s_frac_rnd[15]_i_1_n_0\
    );
\s_frac_rnd[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(39),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[16]_i_2_n_4\,
      O => \s_frac_rnd[16]_i_1_n_0\
    );
\s_frac_rnd[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(40),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[20]_i_2_n_7\,
      O => \s_frac_rnd[17]_i_1_n_0\
    );
\s_frac_rnd[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(41),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[20]_i_2_n_6\,
      O => \s_frac_rnd[18]_i_1_n_0\
    );
\s_frac_rnd[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(42),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[20]_i_2_n_5\,
      O => \s_frac_rnd[19]_i_1_n_0\
    );
\s_frac_rnd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(24),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[4]_i_2_n_7\,
      O => \s_frac_rnd[1]_i_1_n_0\
    );
\s_frac_rnd[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(43),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[20]_i_2_n_4\,
      O => \s_frac_rnd[20]_i_1_n_0\
    );
\s_frac_rnd[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(44),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[24]_i_3_n_7\,
      O => \s_frac_rnd[21]_i_1_n_0\
    );
\s_frac_rnd[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(45),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[24]_i_3_n_6\,
      O => \s_frac_rnd[22]_i_1_n_0\
    );
\s_frac_rnd[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(46),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[24]_i_3_n_5\,
      O => \s_frac_rnd[23]_i_1_n_0\
    );
\s_frac_rnd[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(47),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[24]_i_3_n_4\,
      O => \s_frac_rnd[24]_i_1_n_0\
    );
\s_frac_rnd[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"787B787B78FF7BFF"
    )
        port map (
      I0 => s_sign_i_0,
      I1 => \^s_rmode_i\(1),
      I2 => \^s_rmode_i\(0),
      I3 => \^s_frac2a_reg[22]_0\(0),
      I4 => L(23),
      I5 => \^s_frac2a_reg[18]_0\,
      O => \s_frac_rnd[24]_i_2_n_0\
    );
\s_frac_rnd[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(25),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[4]_i_2_n_6\,
      O => \s_frac_rnd[2]_i_1_n_0\
    );
\s_frac_rnd[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(26),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[4]_i_2_n_5\,
      O => \s_frac_rnd[3]_i_1_n_0\
    );
\s_frac_rnd[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(27),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[4]_i_2_n_4\,
      O => \s_frac_rnd[4]_i_1_n_0\
    );
\s_frac_rnd[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(28),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[8]_i_2_n_7\,
      O => \s_frac_rnd[5]_i_1_n_0\
    );
\s_frac_rnd[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(29),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[8]_i_2_n_6\,
      O => \s_frac_rnd[6]_i_1_n_0\
    );
\s_frac_rnd[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(30),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[8]_i_2_n_5\,
      O => \s_frac_rnd[7]_i_1_n_0\
    );
\s_frac_rnd[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(31),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[8]_i_2_n_4\,
      O => \s_frac_rnd[8]_i_1_n_0\
    );
\s_frac_rnd[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \L__0\(32),
      I1 => \s_frac_rnd[24]_i_2_n_0\,
      I2 => \s_frac_rnd_reg[12]_i_2_n_7\,
      O => \s_frac_rnd[9]_i_1_n_0\
    );
\s_frac_rnd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[0]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[0]\,
      R => '0'
    );
\s_frac_rnd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[10]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[10]\,
      R => '0'
    );
\s_frac_rnd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[11]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[11]\,
      R => '0'
    );
\s_frac_rnd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[12]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[12]\,
      R => '0'
    );
\s_frac_rnd_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_frac_rnd_reg[8]_i_2_n_0\,
      CO(3) => \s_frac_rnd_reg[12]_i_2_n_0\,
      CO(2) => \s_frac_rnd_reg[12]_i_2_n_1\,
      CO(1) => \s_frac_rnd_reg[12]_i_2_n_2\,
      CO(0) => \s_frac_rnd_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_frac_rnd_reg[12]_i_2_n_4\,
      O(2) => \s_frac_rnd_reg[12]_i_2_n_5\,
      O(1) => \s_frac_rnd_reg[12]_i_2_n_6\,
      O(0) => \s_frac_rnd_reg[12]_i_2_n_7\,
      S(3 downto 0) => \L__0\(35 downto 32)
    );
\s_frac_rnd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[13]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[13]\,
      R => '0'
    );
\s_frac_rnd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[14]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[14]\,
      R => '0'
    );
\s_frac_rnd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[15]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[15]\,
      R => '0'
    );
\s_frac_rnd_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[16]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[16]\,
      R => '0'
    );
\s_frac_rnd_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_frac_rnd_reg[12]_i_2_n_0\,
      CO(3) => \s_frac_rnd_reg[16]_i_2_n_0\,
      CO(2) => \s_frac_rnd_reg[16]_i_2_n_1\,
      CO(1) => \s_frac_rnd_reg[16]_i_2_n_2\,
      CO(0) => \s_frac_rnd_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_frac_rnd_reg[16]_i_2_n_4\,
      O(2) => \s_frac_rnd_reg[16]_i_2_n_5\,
      O(1) => \s_frac_rnd_reg[16]_i_2_n_6\,
      O(0) => \s_frac_rnd_reg[16]_i_2_n_7\,
      S(3 downto 0) => \L__0\(39 downto 36)
    );
\s_frac_rnd_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[17]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[17]\,
      R => '0'
    );
\s_frac_rnd_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[18]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[18]\,
      R => '0'
    );
\s_frac_rnd_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[19]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[19]\,
      R => '0'
    );
\s_frac_rnd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[1]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[1]\,
      R => '0'
    );
\s_frac_rnd_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[20]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[20]\,
      R => '0'
    );
\s_frac_rnd_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_frac_rnd_reg[16]_i_2_n_0\,
      CO(3) => \s_frac_rnd_reg[20]_i_2_n_0\,
      CO(2) => \s_frac_rnd_reg[20]_i_2_n_1\,
      CO(1) => \s_frac_rnd_reg[20]_i_2_n_2\,
      CO(0) => \s_frac_rnd_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_frac_rnd_reg[20]_i_2_n_4\,
      O(2) => \s_frac_rnd_reg[20]_i_2_n_5\,
      O(1) => \s_frac_rnd_reg[20]_i_2_n_6\,
      O(0) => \s_frac_rnd_reg[20]_i_2_n_7\,
      S(3 downto 0) => \L__0\(43 downto 40)
    );
\s_frac_rnd_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[21]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[21]\,
      R => '0'
    );
\s_frac_rnd_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[22]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[22]\,
      R => '0'
    );
\s_frac_rnd_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[23]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[23]\,
      R => '0'
    );
\s_frac_rnd_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[24]_i_1_n_0\,
      Q => s_shr3,
      R => '0'
    );
\s_frac_rnd_reg[24]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_frac_rnd_reg[20]_i_2_n_0\,
      CO(3) => \NLW_s_frac_rnd_reg[24]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \s_frac_rnd_reg[24]_i_3_n_1\,
      CO(1) => \s_frac_rnd_reg[24]_i_3_n_2\,
      CO(0) => \s_frac_rnd_reg[24]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_frac_rnd_reg[24]_i_3_n_4\,
      O(2) => \s_frac_rnd_reg[24]_i_3_n_5\,
      O(1) => \s_frac_rnd_reg[24]_i_3_n_6\,
      O(0) => \s_frac_rnd_reg[24]_i_3_n_7\,
      S(3 downto 0) => \L__0\(47 downto 44)
    );
\s_frac_rnd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[2]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[2]\,
      R => '0'
    );
\s_frac_rnd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[3]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[3]\,
      R => '0'
    );
\s_frac_rnd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[4]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[4]\,
      R => '0'
    );
\s_frac_rnd_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_frac_rnd_reg[4]_i_2_n_0\,
      CO(2) => \s_frac_rnd_reg[4]_i_2_n_1\,
      CO(1) => \s_frac_rnd_reg[4]_i_2_n_2\,
      CO(0) => \s_frac_rnd_reg[4]_i_2_n_3\,
      CYINIT => L(23),
      DI(3 downto 0) => B"0000",
      O(3) => \s_frac_rnd_reg[4]_i_2_n_4\,
      O(2) => \s_frac_rnd_reg[4]_i_2_n_5\,
      O(1) => \s_frac_rnd_reg[4]_i_2_n_6\,
      O(0) => \s_frac_rnd_reg[4]_i_2_n_7\,
      S(3 downto 0) => \L__0\(27 downto 24)
    );
\s_frac_rnd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[5]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[5]\,
      R => '0'
    );
\s_frac_rnd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[6]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[6]\,
      R => '0'
    );
\s_frac_rnd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[7]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[7]\,
      R => '0'
    );
\s_frac_rnd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[8]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[8]\,
      R => '0'
    );
\s_frac_rnd_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_frac_rnd_reg[4]_i_2_n_0\,
      CO(3) => \s_frac_rnd_reg[8]_i_2_n_0\,
      CO(2) => \s_frac_rnd_reg[8]_i_2_n_1\,
      CO(1) => \s_frac_rnd_reg[8]_i_2_n_2\,
      CO(0) => \s_frac_rnd_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_frac_rnd_reg[8]_i_2_n_4\,
      O(2) => \s_frac_rnd_reg[8]_i_2_n_5\,
      O(1) => \s_frac_rnd_reg[8]_i_2_n_6\,
      O(0) => \s_frac_rnd_reg[8]_i_2_n_7\,
      S(3 downto 0) => \L__0\(31 downto 28)
    );
\s_frac_rnd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_frac_rnd[9]_i_1_n_0\,
      Q => \s_frac_rnd_reg_n_0_[9]\,
      R => '0'
    );
\s_fraco2[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \^s_rmode_i\(0),
      I1 => s_sign_i,
      I2 => \^s_rmode_i\(1),
      O => \s_rmode_i_reg[0]_0\
    );
\s_fraco2[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s_rmode_i\(1),
      I1 => \^s_rmode_i\(0),
      O => \s_rmode_i_reg[1]_0\
    );
\s_fract_48_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(0),
      Q => \s_fract_48_i_reg_n_0_[0]\,
      R => '0'
    );
\s_fract_48_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(10),
      Q => sel0(8),
      R => '0'
    );
\s_fract_48_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(11),
      Q => sel0(9),
      R => '0'
    );
\s_fract_48_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(12),
      Q => sel0(10),
      R => '0'
    );
\s_fract_48_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(13),
      Q => sel0(11),
      R => '0'
    );
\s_fract_48_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(14),
      Q => sel0(12),
      R => '0'
    );
\s_fract_48_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(15),
      Q => sel0(13),
      R => '0'
    );
\s_fract_48_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(16),
      Q => sel0(14),
      R => '0'
    );
\s_fract_48_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(17),
      Q => sel0(15),
      R => '0'
    );
\s_fract_48_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(18),
      Q => sel0(16),
      R => '0'
    );
\s_fract_48_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(19),
      Q => sel0(17),
      R => '0'
    );
\s_fract_48_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(1),
      Q => \s_fract_48_i_reg_n_0_[1]\,
      R => '0'
    );
\s_fract_48_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(20),
      Q => sel0(18),
      R => '0'
    );
\s_fract_48_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(21),
      Q => sel0(19),
      R => '0'
    );
\s_fract_48_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(22),
      Q => sel0(20),
      R => '0'
    );
\s_fract_48_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(23),
      Q => sel0(21),
      R => '0'
    );
\s_fract_48_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(24),
      Q => sel0(22),
      R => '0'
    );
\s_fract_48_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(25),
      Q => sel0(23),
      R => '0'
    );
\s_fract_48_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(26),
      Q => sel0(24),
      R => '0'
    );
\s_fract_48_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(27),
      Q => sel0(25),
      R => '0'
    );
\s_fract_48_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(28),
      Q => sel0(26),
      R => '0'
    );
\s_fract_48_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(29),
      Q => sel0(27),
      R => '0'
    );
\s_fract_48_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(2),
      Q => sel0(0),
      R => '0'
    );
\s_fract_48_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(30),
      Q => sel0(28),
      R => '0'
    );
\s_fract_48_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(31),
      Q => sel0(29),
      R => '0'
    );
\s_fract_48_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(32),
      Q => sel0(30),
      R => '0'
    );
\s_fract_48_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(33),
      Q => sel0(31),
      R => '0'
    );
\s_fract_48_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(34),
      Q => sel0(32),
      R => '0'
    );
\s_fract_48_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(35),
      Q => sel0(33),
      R => '0'
    );
\s_fract_48_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(36),
      Q => sel0(34),
      R => '0'
    );
\s_fract_48_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(37),
      Q => sel0(35),
      R => '0'
    );
\s_fract_48_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(38),
      Q => sel0(36),
      R => '0'
    );
\s_fract_48_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(39),
      Q => sel0(37),
      R => '0'
    );
\s_fract_48_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(3),
      Q => sel0(1),
      R => '0'
    );
\s_fract_48_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(40),
      Q => sel0(38),
      R => '0'
    );
\s_fract_48_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(41),
      Q => sel0(39),
      R => '0'
    );
\s_fract_48_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(42),
      Q => sel0(40),
      R => '0'
    );
\s_fract_48_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(43),
      Q => sel0(41),
      R => '0'
    );
\s_fract_48_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(44),
      Q => sel0(42),
      R => '0'
    );
\s_fract_48_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(45),
      Q => sel0(43),
      R => '0'
    );
\s_fract_48_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(46),
      Q => sel0(44),
      R => '0'
    );
\s_fract_48_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(47),
      Q => R,
      R => '0'
    );
\s_fract_48_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(4),
      Q => sel0(2),
      R => '0'
    );
\s_fract_48_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(5),
      Q => sel0(3),
      R => '0'
    );
\s_fract_48_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(6),
      Q => sel0(4),
      R => '0'
    );
\s_fract_48_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(7),
      Q => sel0(5),
      R => '0'
    );
\s_fract_48_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(8),
      Q => sel0(6),
      R => '0'
    );
\s_fract_48_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_fract_48_i_reg[47]_0\(9),
      Q => sel0(7),
      R => '0'
    );
s_ine_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFA00000C0A00"
    )
        port map (
      I0 => post_norm_mul_ine,
      I1 => post_norm_sqrt_ine_o,
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_ine,
      O => ine_o_reg_0
    );
\s_output1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[10]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(5),
      O => D(5)
    );
\s_output1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(10),
      I1 => post_norm_sqrt_output(8),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(8),
      O => \s_output1[10]_i_2_n_0\
    );
\s_output1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[11]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(6),
      O => D(6)
    );
\s_output1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(11),
      I1 => post_norm_sqrt_output(9),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(9),
      O => \s_output1[11]_i_2_n_0\
    );
\s_output1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[12]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(7),
      O => D(7)
    );
\s_output1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(12),
      I1 => post_norm_sqrt_output(10),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(10),
      O => \s_output1[12]_i_2_n_0\
    );
\s_output1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[13]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(8),
      O => D(8)
    );
\s_output1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(13),
      I1 => post_norm_sqrt_output(11),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(11),
      O => \s_output1[13]_i_2_n_0\
    );
\s_output1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[14]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(9),
      O => D(9)
    );
\s_output1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(14),
      I1 => post_norm_sqrt_output(12),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(12),
      O => \s_output1[14]_i_2_n_0\
    );
\s_output1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[15]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(10),
      O => D(10)
    );
\s_output1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(15),
      I1 => post_norm_sqrt_output(13),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(13),
      O => \s_output1[15]_i_2_n_0\
    );
\s_output1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFA00000C0A00"
    )
        port map (
      I0 => post_norm_mul_output(16),
      I1 => post_norm_sqrt_output(14),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(14),
      O => \output_o_reg[16]_0\
    );
\s_output1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[17]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(11),
      O => D(11)
    );
\s_output1[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(17),
      I1 => post_norm_sqrt_output(15),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(15),
      O => \s_output1[17]_i_2_n_0\
    );
\s_output1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[18]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(12),
      O => D(12)
    );
\s_output1[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(18),
      I1 => post_norm_sqrt_output(16),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(16),
      O => \s_output1[18]_i_2_n_0\
    );
\s_output1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[19]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(13),
      O => D(13)
    );
\s_output1[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(19),
      I1 => post_norm_sqrt_output(17),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(17),
      O => \s_output1[19]_i_2_n_0\
    );
\s_output1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFA00000C0A00"
    )
        port map (
      I0 => post_norm_mul_output(1),
      I1 => post_norm_sqrt_output(0),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(0),
      O => \output_o_reg[1]_0\
    );
\s_output1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[20]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(14),
      O => D(14)
    );
\s_output1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(20),
      I1 => post_norm_sqrt_output(18),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(18),
      O => \s_output1[20]_i_2_n_0\
    );
\s_output1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[21]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(15),
      O => D(15)
    );
\s_output1[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(21),
      I1 => post_norm_sqrt_output(19),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(19),
      O => \s_output1[21]_i_2_n_0\
    );
\s_output1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[22]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(16),
      O => D(16)
    );
\s_output1[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(22),
      I1 => post_norm_sqrt_output(20),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(20),
      O => \s_output1[22]_i_2_n_0\
    );
\s_output1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[23]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(17),
      O => D(17)
    );
\s_output1[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(23),
      I1 => post_norm_sqrt_output(21),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(21),
      O => \s_output1[23]_i_2_n_0\
    );
\s_output1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[24]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(18),
      O => D(18)
    );
\s_output1[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(24),
      I1 => post_norm_sqrt_output(22),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(22),
      O => \s_output1[24]_i_2_n_0\
    );
\s_output1[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFA00000C0A00"
    )
        port map (
      I0 => post_norm_mul_output(25),
      I1 => post_norm_sqrt_output(23),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(23),
      O => \output_o_reg[25]_0\
    );
\s_output1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[26]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(19),
      O => D(19)
    );
\s_output1[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(26),
      I1 => post_norm_sqrt_output(24),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(24),
      O => \s_output1[26]_i_2_n_0\
    );
\s_output1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[27]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(20),
      O => D(20)
    );
\s_output1[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(27),
      I1 => post_norm_sqrt_output(25),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(25),
      O => \s_output1[27]_i_2_n_0\
    );
\s_output1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[28]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(21),
      O => D(21)
    );
\s_output1[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(28),
      I1 => post_norm_sqrt_output(26),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(26),
      O => \s_output1[28]_i_2_n_0\
    );
\s_output1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[29]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(22),
      O => D(22)
    );
\s_output1[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(29),
      I1 => post_norm_sqrt_output(27),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(27),
      O => \s_output1[29]_i_2_n_0\
    );
\s_output1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[30]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(23),
      O => D(23)
    );
\s_output1[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(30),
      I1 => post_norm_sqrt_output(28),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(28),
      O => \s_output1[30]_i_2_n_0\
    );
\s_output1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[31]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(24),
      O => D(24)
    );
\s_output1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(31),
      I1 => post_norm_sqrt_output(29),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(29),
      O => \s_output1[31]_i_2_n_0\
    );
\s_output1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[3]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(0),
      O => D(0)
    );
\s_output1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(3),
      I1 => post_norm_sqrt_output(1),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(1),
      O => \s_output1[3]_i_2_n_0\
    );
\s_output1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[4]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(1),
      O => D(1)
    );
\s_output1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(4),
      I1 => post_norm_sqrt_output(2),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(2),
      O => \s_output1[4]_i_2_n_0\
    );
\s_output1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[5]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(2),
      O => D(2)
    );
\s_output1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(5),
      I1 => post_norm_sqrt_output(3),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(3),
      O => \s_output1[5]_i_2_n_0\
    );
\s_output1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[6]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(3),
      O => D(3)
    );
\s_output1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(6),
      I1 => post_norm_sqrt_output(4),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(4),
      O => \s_output1[6]_i_2_n_0\
    );
\s_output1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFA00000C0A00"
    )
        port map (
      I0 => post_norm_mul_output(7),
      I1 => post_norm_sqrt_output(5),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(5),
      O => \output_o_reg[7]_0\
    );
\s_output1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[8]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(4),
      O => D(4)
    );
\s_output1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFAFF000C0AFF"
    )
        port map (
      I0 => post_norm_mul_output(8),
      I1 => post_norm_sqrt_output(6),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(6),
      O => \s_output1[8]_i_2_n_0\
    );
\s_output1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFA00000C0A00"
    )
        port map (
      I0 => post_norm_mul_output(9),
      I1 => post_norm_sqrt_output(7),
      I2 => fpu_op_i(0),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(2),
      I5 => post_norm_div_output(7),
      O => \output_o_reg[9]_0\
    );
\s_r_zeros[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \s_zeros[0]_i_3_n_0\,
      I1 => \s_fract_48_i_reg_n_0_[1]\,
      I2 => \s_fract_48_i_reg_n_0_[0]\,
      I3 => R,
      I4 => \s_zeros[0]_i_2_n_0\,
      O => \s_r_zeros[0]_i_1_n_0\
    );
\s_r_zeros_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_r_zeros[0]_i_1_n_0\,
      Q => s_r_zeros(0),
      R => '0'
    );
\s_rmode_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(0),
      Q => \^s_rmode_i\(0),
      R => '0'
    );
\s_rmode_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(1),
      Q => \^s_rmode_i\(1),
      R => '0'
    );
\s_shl2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => \s_shr2_reg[0]_i_2_n_0\,
      O => s_expo11
    );
\s_shl2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000015555555"
    )
        port map (
      I0 => \s_shl2[3]_i_7_n_0\,
      I1 => s_exp_10_i(2),
      I2 => R,
      I3 => s_exp_10_i(0),
      I4 => s_exp_10_i(1),
      I5 => s_exp_10_i(3),
      O => \s_shl2[3]_i_3_n_0\
    );
\s_shl2[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000000EEEEEEE"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => \s_shr2_reg[0]_i_2_n_0\,
      I2 => s_exp_10_i(1),
      I3 => s_exp_10_i(0),
      I4 => R,
      I5 => s_exp_10_i(2),
      O => \s_shl2[3]_i_4_n_0\
    );
\s_shl2[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000EEE"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => \s_shr2_reg[0]_i_2_n_0\,
      I2 => R,
      I3 => s_exp_10_i(0),
      I4 => s_exp_10_i(1),
      O => \s_shl2[3]_i_5_n_0\
    );
\s_shl2[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"696969AA"
    )
        port map (
      I0 => s_zeros(0),
      I1 => R,
      I2 => s_exp_10_i(0),
      I3 => \s_shr2_reg[0]_i_2_n_0\,
      I4 => p_0_in4_in,
      O => \s_shl2[3]_i_6_n_0\
    );
\s_shl2[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_shr2_reg[0]_i_2_n_0\,
      I1 => p_0_in4_in,
      O => \s_shl2[3]_i_7_n_0\
    );
\s_shl2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \s_shr2_reg[0]_i_2_n_0\,
      I1 => p_0_in4_in,
      I2 => p_0_in,
      I3 => \s_shr2[5]_i_3_n_0\,
      O => \s_shl2[5]_i_1_n_0\
    );
\s_shl2[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => \s_shr2_reg[0]_i_2_n_0\,
      I2 => \s_shr2[5]_i_6_n_0\,
      O => \s_shl2[5]_i_3_n_0\
    );
\s_shl2[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => \s_shr2_reg[0]_i_2_n_0\,
      I2 => \s_shl2[5]_i_5_n_0\,
      O => \s_shl2[5]_i_4_n_0\
    );
\s_shl2[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => s_exp_10_i(4),
      I1 => s_exp_10_i(3),
      I2 => s_exp_10_i(2),
      I3 => R,
      I4 => s_exp_10_i(0),
      I5 => s_exp_10_i(1),
      O => \s_shl2[5]_i_5_n_0\
    );
\s_shl2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => v_shl1(0),
      Q => s_shl2(0),
      R => \s_shl2[5]_i_1_n_0\
    );
\s_shl2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => v_shl1(1),
      Q => s_shl2(1),
      R => \s_shl2[5]_i_1_n_0\
    );
\s_shl2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => v_shl1(2),
      Q => s_shl2(2),
      R => \s_shl2[5]_i_1_n_0\
    );
\s_shl2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => v_shl1(3),
      Q => s_shl2(3),
      R => \s_shl2[5]_i_1_n_0\
    );
\s_shl2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_shl2_reg[3]_i_1_n_0\,
      CO(2) => \s_shl2_reg[3]_i_1_n_1\,
      CO(1) => \s_shl2_reg[3]_i_1_n_2\,
      CO(0) => \s_shl2_reg[3]_i_1_n_3\,
      CYINIT => s_expo11,
      DI(3 downto 1) => B"000",
      DI(0) => s_zeros(0),
      O(3 downto 0) => v_shl1(3 downto 0),
      S(3) => \s_shl2[3]_i_3_n_0\,
      S(2) => \s_shl2[3]_i_4_n_0\,
      S(1) => \s_shl2[3]_i_5_n_0\,
      S(0) => \s_shl2[3]_i_6_n_0\
    );
\s_shl2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => v_shl1(4),
      Q => s_shl2(4),
      R => \s_shl2[5]_i_1_n_0\
    );
\s_shl2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => v_shl1(5),
      Q => s_shl2(5),
      R => \s_shl2[5]_i_1_n_0\
    );
\s_shl2_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_shl2_reg[3]_i_1_n_0\,
      CO(3 downto 1) => \NLW_s_shl2_reg[5]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \s_shl2_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_s_shl2_reg[5]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => v_shl1(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \s_shl2[5]_i_3_n_0\,
      S(0) => \s_shl2[5]_i_4_n_0\
    );
\s_shr2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00100010"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => \s_shr2_reg[0]_i_2_n_0\,
      I2 => R,
      I3 => p_0_in,
      I4 => s_exp_10_i(0),
      I5 => \s_shr2[5]_i_3_n_0\,
      O => \s_shr2[0]_i_1_n_0\
    );
\s_shr2[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => s_exp_10_i(9),
      I1 => s_exp_10_i(7),
      I2 => \s_shr2[5]_i_8_n_0\,
      I3 => s_exp_10_i(6),
      I4 => s_exp_10_i(8),
      O => \s_shr2[0]_i_3_n_0\
    );
\s_shr2[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => s_exp_10_i(8),
      I1 => \s_shr2[5]_i_8_n_0\,
      I2 => s_exp_10_i(6),
      I3 => s_exp_10_i(7),
      O => \s_shr2[0]_i_4_n_0\
    );
\s_shr2[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000011011111"
    )
        port map (
      I0 => s_exp_10_i(4),
      I1 => s_exp_10_i(3),
      I2 => s_exp_10_i(2),
      I3 => \s_shr2[5]_i_9_n_0\,
      I4 => s_exp_10_i(1),
      I5 => s_exp_10_i(5),
      O => \s_shr2[0]_i_5_n_0\
    );
\s_shr2[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000029"
    )
        port map (
      I0 => s_zeros(0),
      I1 => s_exp_10_i(0),
      I2 => R,
      I3 => s_exp_10_i(1),
      I4 => s_exp_10_i(2),
      O => \s_shr2[0]_i_6_n_0\
    );
\s_shr2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_shr2[5]_i_3_n_0\,
      I1 => s_exp_10_i(1),
      O => \s_shr2[1]_i_1_n_0\
    );
\s_shr2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \s_shr2[5]_i_3_n_0\,
      I1 => s_exp_10_i(1),
      I2 => s_exp_10_i(2),
      O => \s_shr2[2]_i_1_n_0\
    );
\s_shr2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2228"
    )
        port map (
      I0 => \s_shr2[5]_i_3_n_0\,
      I1 => s_exp_10_i(3),
      I2 => s_exp_10_i(1),
      I3 => s_exp_10_i(2),
      O => \s_shr2[3]_i_1_n_0\
    );
\s_shr2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAA8"
    )
        port map (
      I0 => \s_shr2[5]_i_3_n_0\,
      I1 => s_exp_10_i(2),
      I2 => s_exp_10_i(1),
      I3 => s_exp_10_i(3),
      I4 => s_exp_10_i(4),
      O => \s_shr2[4]_i_1_n_0\
    );
\s_shr2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80022AA8"
    )
        port map (
      I0 => \s_shr2[5]_i_3_n_0\,
      I1 => \s_shr2[5]_i_4_n_0\,
      I2 => s_exp_10_i(5),
      I3 => \s_shr2[5]_i_5_n_0\,
      I4 => s_exp_10_i(6),
      O => \s_shr2[5]_i_1_n_0\
    );
\s_shr2[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFEE"
    )
        port map (
      I0 => s_exp_10_i(5),
      I1 => s_exp_10_i(2),
      I2 => \s_shr2[5]_i_9_n_0\,
      I3 => s_exp_10_i(1),
      I4 => s_exp_10_i(3),
      I5 => s_exp_10_i(4),
      O => \s_shr2[5]_i_10_n_0\
    );
\s_shr2[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \s_shr2[5]_i_3_n_0\,
      I1 => \s_shr2[5]_i_5_n_0\,
      I2 => \s_shr2[5]_i_6_n_0\,
      O => \s_shr2[5]_i_2_n_0\
    );
\s_shr2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFC0000001"
    )
        port map (
      I0 => \s_shr2[5]_i_7_n_0\,
      I1 => s_exp_10_i(8),
      I2 => s_exp_10_i(6),
      I3 => \s_shr2[5]_i_8_n_0\,
      I4 => s_exp_10_i(7),
      I5 => s_exp_10_i(9),
      O => \s_shr2[5]_i_3_n_0\
    );
\s_shr2[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => s_exp_10_i(4),
      I1 => s_exp_10_i(3),
      I2 => s_exp_10_i(2),
      I3 => R,
      I4 => s_exp_10_i(0),
      I5 => s_exp_10_i(1),
      O => \s_shr2[5]_i_4_n_0\
    );
\s_shr2[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFEFEFEFE"
    )
        port map (
      I0 => s_exp_10_i(4),
      I1 => s_exp_10_i(3),
      I2 => s_exp_10_i(1),
      I3 => s_exp_10_i(0),
      I4 => R,
      I5 => s_exp_10_i(2),
      O => \s_shr2[5]_i_5_n_0\
    );
\s_shr2[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => s_exp_10_i(5),
      I1 => s_exp_10_i(1),
      I2 => \s_shr2[5]_i_9_n_0\,
      I3 => s_exp_10_i(2),
      I4 => s_exp_10_i(3),
      I5 => s_exp_10_i(4),
      O => \s_shr2[5]_i_6_n_0\
    );
\s_shr2[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFA"
    )
        port map (
      I0 => \s_shr2[5]_i_10_n_0\,
      I1 => s_exp_10_i(1),
      I2 => s_exp_10_i(0),
      I3 => R,
      O => \s_shr2[5]_i_7_n_0\
    );
\s_shr2[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_exp_10_i(1),
      I1 => \s_shr2[5]_i_9_n_0\,
      I2 => s_exp_10_i(2),
      I3 => s_exp_10_i(3),
      I4 => s_exp_10_i(4),
      I5 => s_exp_10_i(5),
      O => \s_shr2[5]_i_8_n_0\
    );
\s_shr2[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => R,
      I1 => s_exp_10_i(0),
      O => \s_shr2[5]_i_9_n_0\
    );
\s_shr2_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_shr2[0]_i_1_n_0\,
      Q => s_shr2(0),
      S => \s_shr2[5]_i_1_n_0\
    );
\s_shr2_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_shr2_reg[0]_i_2_n_0\,
      CO(2) => \s_shr2_reg[0]_i_2_n_1\,
      CO(1) => \s_shr2_reg[0]_i_2_n_2\,
      CO(0) => \s_shr2_reg[0]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_s_shr2_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \s_shr2[0]_i_3_n_0\,
      S(2) => \s_shr2[0]_i_4_n_0\,
      S(1) => \s_shr2[0]_i_5_n_0\,
      S(0) => \s_shr2[0]_i_6_n_0\
    );
\s_shr2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_shr2[1]_i_1_n_0\,
      Q => s_shr2(1),
      S => \s_shr2[5]_i_1_n_0\
    );
\s_shr2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_shr2[2]_i_1_n_0\,
      Q => s_shr2(2),
      S => \s_shr2[5]_i_1_n_0\
    );
\s_shr2_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_shr2[3]_i_1_n_0\,
      Q => s_shr2(3),
      S => \s_shr2[5]_i_1_n_0\
    );
\s_shr2_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_shr2[4]_i_1_n_0\,
      Q => s_shr2(4),
      S => \s_shr2[5]_i_1_n_0\
    );
\s_shr2_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_shr2[5]_i_2_n_0\,
      Q => s_shr2(5),
      S => \s_shr2[5]_i_1_n_0\
    );
s_sign_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sign_i,
      Q => s_sign_i_0,
      R => '0'
    );
\s_zeros[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => R,
      I1 => \s_zeros[0]_i_2_n_0\,
      I2 => \s_fract_48_i_reg_n_0_[1]\,
      I3 => \s_zeros[0]_i_3_n_0\,
      O => \s_zeros[0]_i_1_n_0\
    );
\s_zeros[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(40),
      I1 => sel0(25),
      I2 => sel0(30),
      I3 => sel0(23),
      O => \s_zeros[0]_i_10_n_0\
    );
\s_zeros[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(31),
      I1 => sel0(22),
      I2 => sel0(6),
      I3 => sel0(10),
      O => \s_zeros[0]_i_11_n_0\
    );
\s_zeros[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(8),
      I1 => sel0(12),
      I2 => sel0(37),
      I3 => sel0(27),
      O => \s_zeros[0]_i_12_n_0\
    );
\s_zeros[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(28),
      I2 => sel0(38),
      I3 => sel0(39),
      O => \s_zeros[0]_i_13_n_0\
    );
\s_zeros[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \s_zeros[0]_i_4_n_0\,
      I1 => \s_zeros[0]_i_5_n_0\,
      I2 => sel0(15),
      I3 => sel0(32),
      I4 => sel0(21),
      O => \s_zeros[0]_i_2_n_0\
    );
\s_zeros[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \s_zeros[0]_i_6_n_0\,
      I1 => \s_zeros[0]_i_7_n_0\,
      I2 => \s_zeros[0]_i_8_n_0\,
      I3 => \s_zeros[0]_i_9_n_0\,
      O => \s_zeros[0]_i_3_n_0\
    );
\s_zeros[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(29),
      I1 => sel0(20),
      I2 => sel0(14),
      I3 => sel0(4),
      I4 => sel0(24),
      I5 => sel0(33),
      O => \s_zeros[0]_i_4_n_0\
    );
\s_zeros[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(17),
      I2 => sel0(1),
      I3 => sel0(41),
      O => \s_zeros[0]_i_5_n_0\
    );
\s_zeros[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(11),
      I1 => sel0(7),
      I2 => sel0(35),
      I3 => sel0(34),
      I4 => \s_zeros[0]_i_10_n_0\,
      O => \s_zeros[0]_i_6_n_0\
    );
\s_zeros[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sel0(16),
      I1 => sel0(9),
      I2 => sel0(43),
      I3 => sel0(42),
      I4 => \s_zeros[0]_i_11_n_0\,
      O => \s_zeros[0]_i_7_n_0\
    );
\s_zeros[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(44),
      I1 => sel0(13),
      I2 => sel0(26),
      I3 => sel0(19),
      I4 => \s_zeros[0]_i_12_n_0\,
      O => \s_zeros[0]_i_8_n_0\
    );
\s_zeros[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(18),
      I3 => sel0(36),
      I4 => \s_zeros[0]_i_13_n_0\,
      O => \s_zeros[0]_i_9_n_0\
    );
\s_zeros_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_zeros[0]_i_1_n_0\,
      Q => s_zeros(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_0_0_post_norm_sqrt is
  port (
    s_ine_i : out STD_LOGIC;
    \output_o_reg[31]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    s_sign_i : out STD_LOGIC;
    post_norm_sqrt_ine_o : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_frac_rnd_reg[22]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ine_o : in STD_LOGIC;
    clk_i : in STD_LOGIC;
    s_output_o0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ine_o : in STD_LOGIC;
    \output_o_reg[22]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_rmode_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fpu_op_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    postnorm_addsub_output_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_output1_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    post_norm_div_output : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sqr_o : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \s_exp_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_0_0_post_norm_sqrt : entity is "post_norm_sqrt";
end fpu_design_fpu_0_0_post_norm_sqrt;

architecture STRUCTURE of fpu_design_fpu_0_0_post_norm_sqrt is
  signal p_0_in : STD_LOGIC;
  signal post_norm_sqrt_output : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_exp_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_frac_rnd : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \s_frac_rnd[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_frac_rnd[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_frac_rnd_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \s_frac_rnd_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \s_frac_rnd_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \s_frac_rnd_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \s_frac_rnd_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \s_frac_rnd_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \s_frac_rnd_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \s_frac_rnd_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \s_frac_rnd_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \s_frac_rnd_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \s_frac_rnd_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \s_frac_rnd_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \s_frac_rnd_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \s_frac_rnd_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \s_frac_rnd_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_frac_rnd_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \s_frac_rnd_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \s_frac_rnd_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_fract_26_i_reg_n_0_[9]\ : STD_LOGIC;
  signal s_guard : STD_LOGIC;
  signal \^s_ine_i\ : STD_LOGIC;
  signal \s_output1[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_output1[2]_i_2_n_0\ : STD_LOGIC;
  signal s_output_o1_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal s_roundup : STD_LOGIC;
  signal \^s_sign_i\ : STD_LOGIC;
  signal \NLW_s_frac_rnd_reg[22]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_s_frac_rnd_reg[22]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \s_frac_rnd_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_frac_rnd_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_frac_rnd_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_frac_rnd_reg[22]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_frac_rnd_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_frac_rnd_reg[7]_i_1\ : label is 35;
begin
  s_ine_i <= \^s_ine_i\;
  s_sign_i <= \^s_sign_i\;
ine_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_ine_o,
      Q => post_norm_sqrt_ine_o,
      R => '0'
    );
\output_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(0),
      Q => post_norm_sqrt_output(0),
      R => s_output_o0_in(0)
    );
\output_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(10),
      Q => \output_o_reg[31]_0\(8),
      R => s_output_o0_in(0)
    );
\output_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(11),
      Q => \output_o_reg[31]_0\(9),
      R => s_output_o0_in(0)
    );
\output_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(12),
      Q => \output_o_reg[31]_0\(10),
      R => s_output_o0_in(0)
    );
\output_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(13),
      Q => \output_o_reg[31]_0\(11),
      R => s_output_o0_in(0)
    );
\output_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(14),
      Q => \output_o_reg[31]_0\(12),
      R => s_output_o0_in(0)
    );
\output_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(15),
      Q => \output_o_reg[31]_0\(13),
      R => s_output_o0_in(0)
    );
\output_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(16),
      Q => \output_o_reg[31]_0\(14),
      R => s_output_o0_in(0)
    );
\output_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(17),
      Q => \output_o_reg[31]_0\(15),
      R => s_output_o0_in(0)
    );
\output_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(18),
      Q => \output_o_reg[31]_0\(16),
      R => s_output_o0_in(0)
    );
\output_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(19),
      Q => \output_o_reg[31]_0\(17),
      R => s_output_o0_in(0)
    );
\output_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(1),
      Q => \output_o_reg[31]_0\(0),
      R => s_output_o0_in(0)
    );
\output_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(20),
      Q => \output_o_reg[31]_0\(18),
      R => s_output_o0_in(0)
    );
\output_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(21),
      Q => \output_o_reg[31]_0\(19),
      R => s_output_o0_in(0)
    );
\output_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \output_o_reg[22]_0\,
      Q => \output_o_reg[31]_0\(20),
      R => '0'
    );
\output_o_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_i(0),
      Q => \output_o_reg[31]_0\(21),
      S => s_output_o0_in(0)
    );
\output_o_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_i(1),
      Q => \output_o_reg[31]_0\(22),
      S => s_output_o0_in(0)
    );
\output_o_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_i(2),
      Q => \output_o_reg[31]_0\(23),
      S => s_output_o0_in(0)
    );
\output_o_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_i(3),
      Q => \output_o_reg[31]_0\(24),
      S => s_output_o0_in(0)
    );
\output_o_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_i(4),
      Q => \output_o_reg[31]_0\(25),
      S => s_output_o0_in(0)
    );
\output_o_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_i(5),
      Q => \output_o_reg[31]_0\(26),
      S => s_output_o0_in(0)
    );
\output_o_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_i(6),
      Q => \output_o_reg[31]_0\(27),
      S => s_output_o0_in(0)
    );
\output_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(2),
      Q => post_norm_sqrt_output(2),
      R => s_output_o0_in(0)
    );
\output_o_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_i(7),
      Q => \output_o_reg[31]_0\(28),
      S => s_output_o0_in(0)
    );
\output_o_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \^s_sign_i\,
      Q => \output_o_reg[31]_0\(29),
      R => '0'
    );
\output_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(3),
      Q => \output_o_reg[31]_0\(1),
      R => s_output_o0_in(0)
    );
\output_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(4),
      Q => \output_o_reg[31]_0\(2),
      R => s_output_o0_in(0)
    );
\output_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(5),
      Q => \output_o_reg[31]_0\(3),
      R => s_output_o0_in(0)
    );
\output_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(6),
      Q => \output_o_reg[31]_0\(4),
      R => s_output_o0_in(0)
    );
\output_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(7),
      Q => \output_o_reg[31]_0\(5),
      R => s_output_o0_in(0)
    );
\output_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(8),
      Q => \output_o_reg[31]_0\(6),
      R => s_output_o0_in(0)
    );
\output_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(9),
      Q => \output_o_reg[31]_0\(7),
      R => s_output_o0_in(0)
    );
\s_exp_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_i_reg[7]_0\(0),
      Q => s_exp_i(0),
      R => '0'
    );
\s_exp_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_i_reg[7]_0\(1),
      Q => s_exp_i(1),
      R => '0'
    );
\s_exp_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_i_reg[7]_0\(2),
      Q => s_exp_i(2),
      R => '0'
    );
\s_exp_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_i_reg[7]_0\(3),
      Q => s_exp_i(3),
      R => '0'
    );
\s_exp_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_i_reg[7]_0\(4),
      Q => s_exp_i(4),
      R => '0'
    );
\s_exp_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_i_reg[7]_0\(5),
      Q => s_exp_i(5),
      R => '0'
    );
\s_exp_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_i_reg[7]_0\(6),
      Q => s_exp_i(6),
      R => '0'
    );
\s_exp_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_i_reg[7]_0\(7),
      Q => s_exp_i(7),
      R => '0'
    );
\s_frac_rnd[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_fract_26_i_reg_n_0_[2]\,
      I1 => s_roundup,
      O => \s_frac_rnd[3]_i_2_n_0\
    );
\s_frac_rnd[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0000FC0000E0E0"
    )
        port map (
      I0 => p_0_in,
      I1 => \s_frac_rnd[3]_i_4_n_0\,
      I2 => s_guard,
      I3 => \^s_sign_i\,
      I4 => s_rmode_i(0),
      I5 => s_rmode_i(1),
      O => s_roundup
    );
\s_frac_rnd[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_fract_26_i_reg_n_0_[0]\,
      I1 => \^s_ine_i\,
      O => \s_frac_rnd[3]_i_4_n_0\
    );
\s_frac_rnd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(0),
      Q => s_output_o1_in(0),
      R => '0'
    );
\s_frac_rnd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(10),
      Q => s_output_o1_in(10),
      R => '0'
    );
\s_frac_rnd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(11),
      Q => s_output_o1_in(11),
      R => '0'
    );
\s_frac_rnd_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_frac_rnd_reg[7]_i_1_n_0\,
      CO(3) => \s_frac_rnd_reg[11]_i_1_n_0\,
      CO(2) => \s_frac_rnd_reg[11]_i_1_n_1\,
      CO(1) => \s_frac_rnd_reg[11]_i_1_n_2\,
      CO(0) => \s_frac_rnd_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s_frac_rnd(11 downto 8),
      S(3) => \s_fract_26_i_reg_n_0_[13]\,
      S(2) => \s_fract_26_i_reg_n_0_[12]\,
      S(1) => \s_fract_26_i_reg_n_0_[11]\,
      S(0) => \s_fract_26_i_reg_n_0_[10]\
    );
\s_frac_rnd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(12),
      Q => s_output_o1_in(12),
      R => '0'
    );
\s_frac_rnd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(13),
      Q => s_output_o1_in(13),
      R => '0'
    );
\s_frac_rnd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(14),
      Q => s_output_o1_in(14),
      R => '0'
    );
\s_frac_rnd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(15),
      Q => s_output_o1_in(15),
      R => '0'
    );
\s_frac_rnd_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_frac_rnd_reg[11]_i_1_n_0\,
      CO(3) => \s_frac_rnd_reg[15]_i_1_n_0\,
      CO(2) => \s_frac_rnd_reg[15]_i_1_n_1\,
      CO(1) => \s_frac_rnd_reg[15]_i_1_n_2\,
      CO(0) => \s_frac_rnd_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s_frac_rnd(15 downto 12),
      S(3) => \s_fract_26_i_reg_n_0_[17]\,
      S(2) => \s_fract_26_i_reg_n_0_[16]\,
      S(1) => \s_fract_26_i_reg_n_0_[15]\,
      S(0) => \s_fract_26_i_reg_n_0_[14]\
    );
\s_frac_rnd_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(16),
      Q => s_output_o1_in(16),
      R => '0'
    );
\s_frac_rnd_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(17),
      Q => s_output_o1_in(17),
      R => '0'
    );
\s_frac_rnd_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(18),
      Q => s_output_o1_in(18),
      R => '0'
    );
\s_frac_rnd_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(19),
      Q => s_output_o1_in(19),
      R => '0'
    );
\s_frac_rnd_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_frac_rnd_reg[15]_i_1_n_0\,
      CO(3) => \s_frac_rnd_reg[19]_i_1_n_0\,
      CO(2) => \s_frac_rnd_reg[19]_i_1_n_1\,
      CO(1) => \s_frac_rnd_reg[19]_i_1_n_2\,
      CO(0) => \s_frac_rnd_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s_frac_rnd(19 downto 16),
      S(3) => \s_fract_26_i_reg_n_0_[21]\,
      S(2) => \s_fract_26_i_reg_n_0_[20]\,
      S(1) => \s_fract_26_i_reg_n_0_[19]\,
      S(0) => \s_fract_26_i_reg_n_0_[18]\
    );
\s_frac_rnd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(1),
      Q => s_output_o1_in(1),
      R => '0'
    );
\s_frac_rnd_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(20),
      Q => s_output_o1_in(20),
      R => '0'
    );
\s_frac_rnd_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(21),
      Q => s_output_o1_in(21),
      R => '0'
    );
\s_frac_rnd_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(22),
      Q => \s_frac_rnd_reg[22]_0\(0),
      R => '0'
    );
\s_frac_rnd_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_frac_rnd_reg[19]_i_1_n_0\,
      CO(3 downto 2) => \NLW_s_frac_rnd_reg[22]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \s_frac_rnd_reg[22]_i_1_n_2\,
      CO(0) => \s_frac_rnd_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_s_frac_rnd_reg[22]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => s_frac_rnd(22 downto 20),
      S(3) => '0',
      S(2) => \s_fract_26_i_reg_n_0_[24]\,
      S(1) => \s_fract_26_i_reg_n_0_[23]\,
      S(0) => \s_fract_26_i_reg_n_0_[22]\
    );
\s_frac_rnd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(2),
      Q => s_output_o1_in(2),
      R => '0'
    );
\s_frac_rnd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(3),
      Q => s_output_o1_in(3),
      R => '0'
    );
\s_frac_rnd_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_frac_rnd_reg[3]_i_1_n_0\,
      CO(2) => \s_frac_rnd_reg[3]_i_1_n_1\,
      CO(1) => \s_frac_rnd_reg[3]_i_1_n_2\,
      CO(0) => \s_frac_rnd_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \s_fract_26_i_reg_n_0_[2]\,
      O(3 downto 0) => s_frac_rnd(3 downto 0),
      S(3) => \s_fract_26_i_reg_n_0_[5]\,
      S(2) => \s_fract_26_i_reg_n_0_[4]\,
      S(1) => p_0_in,
      S(0) => \s_frac_rnd[3]_i_2_n_0\
    );
\s_frac_rnd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(4),
      Q => s_output_o1_in(4),
      R => '0'
    );
\s_frac_rnd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(5),
      Q => s_output_o1_in(5),
      R => '0'
    );
\s_frac_rnd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(6),
      Q => s_output_o1_in(6),
      R => '0'
    );
\s_frac_rnd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(7),
      Q => s_output_o1_in(7),
      R => '0'
    );
\s_frac_rnd_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_frac_rnd_reg[3]_i_1_n_0\,
      CO(3) => \s_frac_rnd_reg[7]_i_1_n_0\,
      CO(2) => \s_frac_rnd_reg[7]_i_1_n_1\,
      CO(1) => \s_frac_rnd_reg[7]_i_1_n_2\,
      CO(0) => \s_frac_rnd_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s_frac_rnd(7 downto 4),
      S(3) => \s_fract_26_i_reg_n_0_[9]\,
      S(2) => \s_fract_26_i_reg_n_0_[8]\,
      S(1) => \s_fract_26_i_reg_n_0_[7]\,
      S(0) => \s_fract_26_i_reg_n_0_[6]\
    );
\s_frac_rnd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(8),
      Q => s_output_o1_in(8),
      R => '0'
    );
\s_frac_rnd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_frac_rnd(9),
      Q => s_output_o1_in(9),
      R => '0'
    );
\s_fract_26_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(0),
      Q => \s_fract_26_i_reg_n_0_[0]\,
      R => '0'
    );
\s_fract_26_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(10),
      Q => \s_fract_26_i_reg_n_0_[10]\,
      R => '0'
    );
\s_fract_26_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(11),
      Q => \s_fract_26_i_reg_n_0_[11]\,
      R => '0'
    );
\s_fract_26_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(12),
      Q => \s_fract_26_i_reg_n_0_[12]\,
      R => '0'
    );
\s_fract_26_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(13),
      Q => \s_fract_26_i_reg_n_0_[13]\,
      R => '0'
    );
\s_fract_26_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(14),
      Q => \s_fract_26_i_reg_n_0_[14]\,
      R => '0'
    );
\s_fract_26_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(15),
      Q => \s_fract_26_i_reg_n_0_[15]\,
      R => '0'
    );
\s_fract_26_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(16),
      Q => \s_fract_26_i_reg_n_0_[16]\,
      R => '0'
    );
\s_fract_26_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(17),
      Q => \s_fract_26_i_reg_n_0_[17]\,
      R => '0'
    );
\s_fract_26_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(18),
      Q => \s_fract_26_i_reg_n_0_[18]\,
      R => '0'
    );
\s_fract_26_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(19),
      Q => \s_fract_26_i_reg_n_0_[19]\,
      R => '0'
    );
\s_fract_26_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(1),
      Q => s_guard,
      R => '0'
    );
\s_fract_26_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(20),
      Q => \s_fract_26_i_reg_n_0_[20]\,
      R => '0'
    );
\s_fract_26_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(21),
      Q => \s_fract_26_i_reg_n_0_[21]\,
      R => '0'
    );
\s_fract_26_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(22),
      Q => \s_fract_26_i_reg_n_0_[22]\,
      R => '0'
    );
\s_fract_26_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(23),
      Q => \s_fract_26_i_reg_n_0_[23]\,
      R => '0'
    );
\s_fract_26_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(24),
      Q => \s_fract_26_i_reg_n_0_[24]\,
      R => '0'
    );
\s_fract_26_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(2),
      Q => \s_fract_26_i_reg_n_0_[2]\,
      R => '0'
    );
\s_fract_26_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(3),
      Q => p_0_in,
      R => '0'
    );
\s_fract_26_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(4),
      Q => \s_fract_26_i_reg_n_0_[4]\,
      R => '0'
    );
\s_fract_26_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(5),
      Q => \s_fract_26_i_reg_n_0_[5]\,
      R => '0'
    );
\s_fract_26_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(6),
      Q => \s_fract_26_i_reg_n_0_[6]\,
      R => '0'
    );
\s_fract_26_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(7),
      Q => \s_fract_26_i_reg_n_0_[7]\,
      R => '0'
    );
\s_fract_26_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(8),
      Q => \s_fract_26_i_reg_n_0_[8]\,
      R => '0'
    );
\s_fract_26_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => sqr_o(9),
      Q => \s_fract_26_i_reg_n_0_[9]\,
      R => '0'
    );
s_ine_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => ine_o,
      Q => \^s_ine_i\,
      R => '0'
    );
\s_output1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[0]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(0),
      O => D(0)
    );
\s_output1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0CAF000F0CAF"
    )
        port map (
      I0 => post_norm_sqrt_output(0),
      I1 => \s_output1_reg[2]\(0),
      I2 => fpu_op_i(2),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(0),
      I5 => post_norm_div_output(0),
      O => \s_output1[0]_i_2_n_0\
    );
\s_output1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_output1[2]_i_2_n_0\,
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      I3 => postnorm_addsub_output_o(1),
      O => D(1)
    );
\s_output1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0CAF000F0CAF"
    )
        port map (
      I0 => post_norm_sqrt_output(2),
      I1 => \s_output1_reg[2]\(1),
      I2 => fpu_op_i(2),
      I3 => fpu_op_i(1),
      I4 => fpu_op_i(0),
      I5 => post_norm_div_output(1),
      O => \s_output1[2]_i_2_n_0\
    );
s_sign_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(0),
      Q => \^s_sign_i\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_0_0_pre_norm_addsub is
  port (
    \exp_o_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_fpu_op_i_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \exp_o_reg[6]_0\ : out STD_LOGIC;
    \exp_o_reg[6]_1\ : out STD_LOGIC;
    \exp_o_reg[7]_0\ : out STD_LOGIC;
    \exp_o_reg[6]_2\ : out STD_LOGIC;
    \exp_o_reg[6]_3\ : out STD_LOGIC;
    \exp_o_reg[6]_4\ : out STD_LOGIC;
    \exp_o_reg[6]_5\ : out STD_LOGIC;
    \exp_o_reg[7]_1\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fract_o_reg[27]\ : out STD_LOGIC;
    \exp_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_shr11 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sign_o_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_shr1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sign_o_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sign_o_reg_1 : in STD_LOGIC;
    sign_o_reg_2 : in STD_LOGIC;
    s_addop : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_expo9_1_reg[0]\ : in STD_LOGIC;
    \s_shl1_reg[0]\ : in STD_LOGIC;
    clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_0_0_pre_norm_addsub : entity is "pre_norm_addsub";
end fpu_design_fpu_0_0_pre_norm_addsub;

architecture STRUCTURE of fpu_design_fpu_0_0_pre_norm_addsub is
  signal \^exp_o_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fract_o[11]_i_6_n_0\ : STD_LOGIC;
  signal \fract_o[11]_i_7_n_0\ : STD_LOGIC;
  signal \fract_o[11]_i_8_n_0\ : STD_LOGIC;
  signal \fract_o[11]_i_9_n_0\ : STD_LOGIC;
  signal \fract_o[15]_i_6_n_0\ : STD_LOGIC;
  signal \fract_o[15]_i_7_n_0\ : STD_LOGIC;
  signal \fract_o[15]_i_8_n_0\ : STD_LOGIC;
  signal \fract_o[15]_i_9_n_0\ : STD_LOGIC;
  signal \fract_o[19]_i_6_n_0\ : STD_LOGIC;
  signal \fract_o[19]_i_7_n_0\ : STD_LOGIC;
  signal \fract_o[19]_i_8_n_0\ : STD_LOGIC;
  signal \fract_o[19]_i_9_n_0\ : STD_LOGIC;
  signal \fract_o[23]_i_6_n_0\ : STD_LOGIC;
  signal \fract_o[23]_i_7_n_0\ : STD_LOGIC;
  signal \fract_o[23]_i_8_n_0\ : STD_LOGIC;
  signal \fract_o[23]_i_9_n_0\ : STD_LOGIC;
  signal \fract_o[27]_i_6_n_0\ : STD_LOGIC;
  signal \fract_o[27]_i_7_n_0\ : STD_LOGIC;
  signal \fract_o[27]_i_8_n_0\ : STD_LOGIC;
  signal \fract_o[3]_i_10_n_0\ : STD_LOGIC;
  signal \fract_o[3]_i_7_n_0\ : STD_LOGIC;
  signal \fract_o[3]_i_8_n_0\ : STD_LOGIC;
  signal \fract_o[3]_i_9_n_0\ : STD_LOGIC;
  signal \fract_o[7]_i_6_n_0\ : STD_LOGIC;
  signal \fract_o[7]_i_7_n_0\ : STD_LOGIC;
  signal \fract_o[7]_i_8_n_0\ : STD_LOGIC;
  signal \fract_o[7]_i_9_n_0\ : STD_LOGIC;
  signal \fract_o_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \fract_o_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \fract_o_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \fract_o_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \fract_o_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \fract_o_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \fract_o_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \fract_o_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \fract_o_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \fract_o_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \fract_o_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \fract_o_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \fract_o_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \fract_o_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \fract_o_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \fract_o_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \fract_o_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \fract_o_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \fract_o_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \fract_o_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \fract_o_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \fract_o_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \fract_o_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \fract_o_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \fract_o_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \fract_o_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \fract_o_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \fracta_28_o[0]_i_10_n_0\ : STD_LOGIC;
  signal \fracta_28_o[0]_i_11_n_0\ : STD_LOGIC;
  signal \fracta_28_o[0]_i_12_n_0\ : STD_LOGIC;
  signal \fracta_28_o[0]_i_13_n_0\ : STD_LOGIC;
  signal \fracta_28_o[0]_i_14_n_0\ : STD_LOGIC;
  signal \fracta_28_o[0]_i_15_n_0\ : STD_LOGIC;
  signal \fracta_28_o[0]_i_16_n_0\ : STD_LOGIC;
  signal \fracta_28_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \fracta_28_o[0]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[0]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[0]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[0]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_28_o[0]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_28_o[0]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_28_o[0]_i_8_n_0\ : STD_LOGIC;
  signal \fracta_28_o[0]_i_9_n_0\ : STD_LOGIC;
  signal \fracta_28_o[10]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[10]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[10]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[10]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_28_o[10]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_28_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[11]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[11]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[11]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_28_o[12]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[12]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[12]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[12]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_28_o[13]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[13]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[13]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[13]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_28_o[14]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[14]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[14]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[14]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_28_o[15]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[15]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[15]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[16]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[16]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[16]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[17]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[17]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[17]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[18]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[18]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[18]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[19]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[19]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[19]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \fracta_28_o[1]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[1]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[1]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[1]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_28_o[20]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[20]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[20]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[21]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[21]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[21]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[22]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[22]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[22]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[23]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[23]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[23]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[24]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[24]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[25]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[25]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[25]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[26]_i_10_n_0\ : STD_LOGIC;
  signal \fracta_28_o[26]_i_11_n_0\ : STD_LOGIC;
  signal \fracta_28_o[26]_i_12_n_0\ : STD_LOGIC;
  signal \fracta_28_o[26]_i_13_n_0\ : STD_LOGIC;
  signal \fracta_28_o[26]_i_14_n_0\ : STD_LOGIC;
  signal \fracta_28_o[26]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[26]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[26]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_28_o[26]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_28_o[26]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_28_o[26]_i_8_n_0\ : STD_LOGIC;
  signal \fracta_28_o[26]_i_9_n_0\ : STD_LOGIC;
  signal \fracta_28_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \fracta_28_o[2]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[2]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[2]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[2]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_28_o[3]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[3]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[3]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[4]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[4]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[4]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[4]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_28_o[4]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_28_o[4]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_28_o[5]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[5]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[5]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[5]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_28_o[6]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[6]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[6]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[6]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_28_o[7]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[7]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[7]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[8]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[8]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[8]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[8]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_28_o[9]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_28_o[9]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_28_o[9]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_28_o[9]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_28_o_reg[26]_i_3_n_1\ : STD_LOGIC;
  signal \fracta_28_o_reg[26]_i_3_n_2\ : STD_LOGIC;
  signal \fracta_28_o_reg[26]_i_3_n_3\ : STD_LOGIC;
  signal \fractb_28_o[26]_i_2_n_0\ : STD_LOGIC;
  signal \fractb_28_o[26]_i_3_n_0\ : STD_LOGIC;
  signal \i_addsub/gtOp\ : STD_LOGIC;
  signal \i_addsub/p_1_in\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal prenorm_addsub_exp_o : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal prenorm_addsub_fracta_28_o : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal prenorm_addsub_fractb_28_o : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal s_exp_diff : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \s_exp_diff[3]_i_10_n_0\ : STD_LOGIC;
  signal \s_exp_diff[3]_i_11_n_0\ : STD_LOGIC;
  signal \s_exp_diff[3]_i_12_n_0\ : STD_LOGIC;
  signal \s_exp_diff[3]_i_13_n_0\ : STD_LOGIC;
  signal \s_exp_diff[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_exp_diff[3]_i_7_n_0\ : STD_LOGIC;
  signal \s_exp_diff[3]_i_8_n_0\ : STD_LOGIC;
  signal \s_exp_diff[3]_i_9_n_0\ : STD_LOGIC;
  signal \s_exp_diff[7]_i_10_n_0\ : STD_LOGIC;
  signal \s_exp_diff[7]_i_11_n_0\ : STD_LOGIC;
  signal \s_exp_diff[7]_i_12_n_0\ : STD_LOGIC;
  signal \s_exp_diff[7]_i_13_n_0\ : STD_LOGIC;
  signal \s_exp_diff[7]_i_14_n_0\ : STD_LOGIC;
  signal \s_exp_diff[7]_i_15_n_0\ : STD_LOGIC;
  signal \s_exp_diff[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_exp_diff[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_exp_diff[7]_i_7_n_0\ : STD_LOGIC;
  signal \s_exp_diff[7]_i_8_n_0\ : STD_LOGIC;
  signal \s_exp_diff[7]_i_9_n_0\ : STD_LOGIC;
  signal \s_exp_diff_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_exp_diff_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \s_exp_diff_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \s_exp_diff_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \s_exp_diff_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \s_exp_diff_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \s_exp_diff_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \s_exp_diff_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_exp_diff_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_exp_diff_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_exp_diff_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_exp_diff_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_exp_diff_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_exp_diff_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_exp_diff_reg_n_0_[7]\ : STD_LOGIC;
  signal s_exp_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \s_exp_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_exp_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_exp_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_exp_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_exp_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_exp_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_exp_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \s_exp_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_expo9_1[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_expo9_1[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_expo9_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_expo9_1[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_expo9_1[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_expo9_1[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_expo9_1[5]_i_5_n_0\ : STD_LOGIC;
  signal s_fracta_28_o : STD_LOGIC_VECTOR ( 26 downto 3 );
  signal s_fractb_28_o : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \s_mux_diff__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \s_shl1[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_shl1[5]_i_10_n_0\ : STD_LOGIC;
  signal \s_shl1[5]_i_11_n_0\ : STD_LOGIC;
  signal \s_shl1[5]_i_12_n_0\ : STD_LOGIC;
  signal \s_shl1[5]_i_13_n_0\ : STD_LOGIC;
  signal \s_shl1[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_shl1[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_shl1[5]_i_6_n_0\ : STD_LOGIC;
  signal \s_shl1[5]_i_7_n_0\ : STD_LOGIC;
  signal \s_shl1[5]_i_8_n_0\ : STD_LOGIC;
  signal \s_shl1[5]_i_9_n_0\ : STD_LOGIC;
  signal \s_shl1_reg[5]_i_4_n_1\ : STD_LOGIC;
  signal \s_shl1_reg[5]_i_4_n_2\ : STD_LOGIC;
  signal \s_shl1_reg[5]_i_4_n_3\ : STD_LOGIC;
  signal sign_o_i_15_n_0 : STD_LOGIC;
  signal sign_o_i_16_n_0 : STD_LOGIC;
  signal sign_o_i_17_n_0 : STD_LOGIC;
  signal sign_o_i_18_n_0 : STD_LOGIC;
  signal sign_o_i_19_n_0 : STD_LOGIC;
  signal sign_o_i_20_n_0 : STD_LOGIC;
  signal sign_o_i_21_n_0 : STD_LOGIC;
  signal sign_o_i_22_n_0 : STD_LOGIC;
  signal sign_o_i_25_n_0 : STD_LOGIC;
  signal sign_o_i_26_n_0 : STD_LOGIC;
  signal sign_o_i_27_n_0 : STD_LOGIC;
  signal sign_o_i_28_n_0 : STD_LOGIC;
  signal sign_o_i_29_n_0 : STD_LOGIC;
  signal sign_o_i_30_n_0 : STD_LOGIC;
  signal sign_o_i_31_n_0 : STD_LOGIC;
  signal sign_o_i_32_n_0 : STD_LOGIC;
  signal sign_o_i_33_n_0 : STD_LOGIC;
  signal sign_o_i_34_n_0 : STD_LOGIC;
  signal sign_o_i_35_n_0 : STD_LOGIC;
  signal sign_o_i_36_n_0 : STD_LOGIC;
  signal sign_o_i_37_n_0 : STD_LOGIC;
  signal sign_o_i_38_n_0 : STD_LOGIC;
  signal sign_o_i_39_n_0 : STD_LOGIC;
  signal sign_o_i_40_n_0 : STD_LOGIC;
  signal sign_o_i_6_n_0 : STD_LOGIC;
  signal sign_o_i_7_n_0 : STD_LOGIC;
  signal sign_o_i_8_n_0 : STD_LOGIC;
  signal sign_o_i_9_n_0 : STD_LOGIC;
  signal sign_o_reg_i_14_n_0 : STD_LOGIC;
  signal sign_o_reg_i_14_n_1 : STD_LOGIC;
  signal sign_o_reg_i_14_n_2 : STD_LOGIC;
  signal sign_o_reg_i_14_n_3 : STD_LOGIC;
  signal sign_o_reg_i_24_n_0 : STD_LOGIC;
  signal sign_o_reg_i_24_n_1 : STD_LOGIC;
  signal sign_o_reg_i_24_n_2 : STD_LOGIC;
  signal sign_o_reg_i_24_n_3 : STD_LOGIC;
  signal sign_o_reg_i_2_n_3 : STD_LOGIC;
  signal sign_o_reg_i_5_n_0 : STD_LOGIC;
  signal sign_o_reg_i_5_n_1 : STD_LOGIC;
  signal sign_o_reg_i_5_n_2 : STD_LOGIC;
  signal sign_o_reg_i_5_n_3 : STD_LOGIC;
  signal \NLW_fract_o_reg[27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_fracta_28_o_reg[26]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_exp_diff_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_s_shl1_reg[5]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_s_shl1_reg[5]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sign_o_reg_i_14_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sign_o_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_sign_o_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sign_o_reg_i_24_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sign_o_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \fract_o_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \fract_o_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \fract_o_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \fract_o_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \fract_o_reg[19]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \fract_o_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \fract_o_reg[23]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \fract_o_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \fract_o_reg[27]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \fract_o_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \fract_o_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \fract_o_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \fract_o_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \fract_o_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fracta_28_o[0]_i_9\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \fracta_28_o[10]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \fracta_28_o[10]_i_3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \fracta_28_o[11]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \fracta_28_o[11]_i_3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \fracta_28_o[12]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \fracta_28_o[12]_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \fracta_28_o[13]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \fracta_28_o[13]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \fracta_28_o[14]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \fracta_28_o[14]_i_3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \fracta_28_o[15]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \fracta_28_o[16]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \fracta_28_o[17]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \fracta_28_o[18]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \fracta_28_o[19]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \fracta_28_o[19]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \fracta_28_o[1]_i_3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \fracta_28_o[1]_i_4\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \fracta_28_o[20]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \fracta_28_o[20]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \fracta_28_o[21]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \fracta_28_o[21]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \fracta_28_o[22]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \fracta_28_o[22]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \fracta_28_o[23]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \fracta_28_o[23]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \fracta_28_o[24]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \fracta_28_o[26]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \fracta_28_o[26]_i_14\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \fracta_28_o[26]_i_4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \fracta_28_o[26]_i_5\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \fracta_28_o[2]_i_3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \fracta_28_o[2]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \fracta_28_o[3]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \fracta_28_o[4]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \fracta_28_o[4]_i_3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \fracta_28_o[5]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \fracta_28_o[6]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \fracta_28_o[8]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \fracta_28_o[9]_i_2\ : label is "soft_lutpair176";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \fracta_28_o_reg[26]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \fractb_28_o[15]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \fractb_28_o[16]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \fractb_28_o[17]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \fractb_28_o[18]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \fractb_28_o[19]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \fractb_28_o[20]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \fractb_28_o[21]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \fractb_28_o[22]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \fractb_28_o[23]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \fractb_28_o[26]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \s_exp_diff[3]_i_10\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \s_exp_diff[3]_i_11\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \s_exp_diff[3]_i_12\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \s_exp_diff[3]_i_13\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \s_exp_diff[7]_i_12\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \s_exp_diff[7]_i_13\ : label is "soft_lutpair150";
  attribute ADDER_THRESHOLD of \s_exp_diff_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \s_exp_diff_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \s_exp_diff_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \s_exp_diff_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \s_exp_o[1]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \s_exp_o[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \s_exp_o[3]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \s_exp_o[4]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \s_exp_o[5]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \s_exp_o[6]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \s_exp_o[7]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \s_expo9_1[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \s_expo9_1[1]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \s_expo9_1[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \s_expo9_1[2]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \s_expo9_1[3]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \s_expo9_1[5]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \s_expo9_1[5]_i_4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \s_expo9_1[6]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \s_expo9_1[7]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \s_shl1[5]_i_13\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \s_shl1[5]_i_7\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \s_shl1[5]_i_8\ : label is "soft_lutpair149";
  attribute COMPARATOR_THRESHOLD of sign_o_reg_i_14 : label is 11;
  attribute COMPARATOR_THRESHOLD of sign_o_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of sign_o_reg_i_24 : label is 11;
  attribute COMPARATOR_THRESHOLD of sign_o_reg_i_5 : label is 11;
begin
  \exp_o_reg[0]_0\(0) <= \^exp_o_reg[0]_0\(0);
\exp_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_o(0),
      Q => \^exp_o_reg[0]_0\(0),
      R => '0'
    );
\exp_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_o(1),
      Q => prenorm_addsub_exp_o(1),
      R => '0'
    );
\exp_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_o(2),
      Q => prenorm_addsub_exp_o(2),
      R => '0'
    );
\exp_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_o(3),
      Q => prenorm_addsub_exp_o(3),
      R => '0'
    );
\exp_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_o(4),
      Q => prenorm_addsub_exp_o(4),
      R => '0'
    );
\exp_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_o(5),
      Q => prenorm_addsub_exp_o(5),
      R => '0'
    );
\exp_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_o(6),
      Q => prenorm_addsub_exp_o(6),
      R => '0'
    );
\exp_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_o(7),
      Q => prenorm_addsub_exp_o(7),
      R => '0'
    );
\fract_o[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(11),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(11),
      O => \i_addsub/p_1_in\(11)
    );
\fract_o[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(10),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(10),
      O => \i_addsub/p_1_in\(10)
    );
\fract_o[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(9),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(9),
      O => \i_addsub/p_1_in\(9)
    );
\fract_o[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(8),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(8),
      O => \i_addsub/p_1_in\(8)
    );
\fract_o[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(11),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(11),
      O => \fract_o[11]_i_6_n_0\
    );
\fract_o[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(10),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(10),
      O => \fract_o[11]_i_7_n_0\
    );
\fract_o[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(9),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(9),
      O => \fract_o[11]_i_8_n_0\
    );
\fract_o[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(8),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(8),
      O => \fract_o[11]_i_9_n_0\
    );
\fract_o[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(15),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(15),
      O => \i_addsub/p_1_in\(15)
    );
\fract_o[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(14),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(14),
      O => \i_addsub/p_1_in\(14)
    );
\fract_o[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(13),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(13),
      O => \i_addsub/p_1_in\(13)
    );
\fract_o[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(12),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(12),
      O => \i_addsub/p_1_in\(12)
    );
\fract_o[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(15),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(15),
      O => \fract_o[15]_i_6_n_0\
    );
\fract_o[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(14),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(14),
      O => \fract_o[15]_i_7_n_0\
    );
\fract_o[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(13),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(13),
      O => \fract_o[15]_i_8_n_0\
    );
\fract_o[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(12),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(12),
      O => \fract_o[15]_i_9_n_0\
    );
\fract_o[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(19),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(19),
      O => \i_addsub/p_1_in\(19)
    );
\fract_o[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(18),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(18),
      O => \i_addsub/p_1_in\(18)
    );
\fract_o[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(17),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(17),
      O => \i_addsub/p_1_in\(17)
    );
\fract_o[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(16),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(16),
      O => \i_addsub/p_1_in\(16)
    );
\fract_o[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(19),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(19),
      O => \fract_o[19]_i_6_n_0\
    );
\fract_o[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(18),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(18),
      O => \fract_o[19]_i_7_n_0\
    );
\fract_o[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(17),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(17),
      O => \fract_o[19]_i_8_n_0\
    );
\fract_o[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(16),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(16),
      O => \fract_o[19]_i_9_n_0\
    );
\fract_o[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(23),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(23),
      O => \i_addsub/p_1_in\(23)
    );
\fract_o[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(22),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(22),
      O => \i_addsub/p_1_in\(22)
    );
\fract_o[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(21),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(21),
      O => \i_addsub/p_1_in\(21)
    );
\fract_o[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(20),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(20),
      O => \i_addsub/p_1_in\(20)
    );
\fract_o[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(23),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(23),
      O => \fract_o[23]_i_6_n_0\
    );
\fract_o[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(22),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(22),
      O => \fract_o[23]_i_7_n_0\
    );
\fract_o[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(21),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(21),
      O => \fract_o[23]_i_8_n_0\
    );
\fract_o[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(20),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(20),
      O => \fract_o[23]_i_9_n_0\
    );
\fract_o[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(26),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(26),
      O => \i_addsub/p_1_in\(26)
    );
\fract_o[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(25),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(25),
      O => \i_addsub/p_1_in\(25)
    );
\fract_o[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(24),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(24),
      O => \i_addsub/p_1_in\(24)
    );
\fract_o[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(26),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(26),
      O => \fract_o[27]_i_6_n_0\
    );
\fract_o[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(25),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(25),
      O => \fract_o[27]_i_7_n_0\
    );
\fract_o[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(24),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(24),
      O => \fract_o[27]_i_8_n_0\
    );
\fract_o[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(0),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(0),
      O => \fract_o[3]_i_10_n_0\
    );
\fract_o[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(3),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(3),
      O => \i_addsub/p_1_in\(3)
    );
\fract_o[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(2),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(2),
      O => \i_addsub/p_1_in\(2)
    );
\fract_o[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(1),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(1),
      O => \i_addsub/p_1_in\(1)
    );
\fract_o[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(0),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(0),
      O => \i_addsub/p_1_in\(0)
    );
\fract_o[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(3),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(3),
      O => \fract_o[3]_i_7_n_0\
    );
\fract_o[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(2),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(2),
      O => \fract_o[3]_i_8_n_0\
    );
\fract_o[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(1),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(1),
      O => \fract_o[3]_i_9_n_0\
    );
\fract_o[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(7),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(7),
      O => \i_addsub/p_1_in\(7)
    );
\fract_o[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(6),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(6),
      O => \i_addsub/p_1_in\(6)
    );
\fract_o[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(5),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(5),
      O => \i_addsub/p_1_in\(5)
    );
\fract_o[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBBF80080880"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(4),
      I1 => \i_addsub/gtOp\,
      I2 => sign_o_reg(31),
      I3 => Q(31),
      I4 => sign_o_reg_0(0),
      I5 => prenorm_addsub_fractb_28_o(4),
      O => \i_addsub/p_1_in\(4)
    );
\fract_o[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(7),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(7),
      O => \fract_o[7]_i_6_n_0\
    );
\fract_o[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(6),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(6),
      O => \fract_o[7]_i_7_n_0\
    );
\fract_o[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(5),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(5),
      O => \fract_o[7]_i_8_n_0\
    );
\fract_o[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(4),
      I1 => sign_o_reg_0(0),
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => prenorm_addsub_fractb_28_o(4),
      O => \fract_o[7]_i_9_n_0\
    );
\fract_o_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fract_o_reg[7]_i_1_n_0\,
      CO(3) => \fract_o_reg[11]_i_1_n_0\,
      CO(2) => \fract_o_reg[11]_i_1_n_1\,
      CO(1) => \fract_o_reg[11]_i_1_n_2\,
      CO(0) => \fract_o_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \i_addsub/p_1_in\(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3) => \fract_o[11]_i_6_n_0\,
      S(2) => \fract_o[11]_i_7_n_0\,
      S(1) => \fract_o[11]_i_8_n_0\,
      S(0) => \fract_o[11]_i_9_n_0\
    );
\fract_o_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fract_o_reg[11]_i_1_n_0\,
      CO(3) => \fract_o_reg[15]_i_1_n_0\,
      CO(2) => \fract_o_reg[15]_i_1_n_1\,
      CO(1) => \fract_o_reg[15]_i_1_n_2\,
      CO(0) => \fract_o_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \i_addsub/p_1_in\(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3) => \fract_o[15]_i_6_n_0\,
      S(2) => \fract_o[15]_i_7_n_0\,
      S(1) => \fract_o[15]_i_8_n_0\,
      S(0) => \fract_o[15]_i_9_n_0\
    );
\fract_o_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fract_o_reg[15]_i_1_n_0\,
      CO(3) => \fract_o_reg[19]_i_1_n_0\,
      CO(2) => \fract_o_reg[19]_i_1_n_1\,
      CO(1) => \fract_o_reg[19]_i_1_n_2\,
      CO(0) => \fract_o_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \i_addsub/p_1_in\(19 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3) => \fract_o[19]_i_6_n_0\,
      S(2) => \fract_o[19]_i_7_n_0\,
      S(1) => \fract_o[19]_i_8_n_0\,
      S(0) => \fract_o[19]_i_9_n_0\
    );
\fract_o_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fract_o_reg[19]_i_1_n_0\,
      CO(3) => \fract_o_reg[23]_i_1_n_0\,
      CO(2) => \fract_o_reg[23]_i_1_n_1\,
      CO(1) => \fract_o_reg[23]_i_1_n_2\,
      CO(0) => \fract_o_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \i_addsub/p_1_in\(23 downto 20),
      O(3 downto 0) => D(23 downto 20),
      S(3) => \fract_o[23]_i_6_n_0\,
      S(2) => \fract_o[23]_i_7_n_0\,
      S(1) => \fract_o[23]_i_8_n_0\,
      S(0) => \fract_o[23]_i_9_n_0\
    );
\fract_o_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fract_o_reg[23]_i_1_n_0\,
      CO(3) => \NLW_fract_o_reg[27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \fract_o_reg[27]_i_1_n_1\,
      CO(1) => \fract_o_reg[27]_i_1_n_2\,
      CO(0) => \fract_o_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \i_addsub/p_1_in\(26 downto 24),
      O(3 downto 0) => D(27 downto 24),
      S(3) => S(0),
      S(2) => \fract_o[27]_i_6_n_0\,
      S(1) => \fract_o[27]_i_7_n_0\,
      S(0) => \fract_o[27]_i_8_n_0\
    );
\fract_o_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fract_o_reg[3]_i_1_n_0\,
      CO(2) => \fract_o_reg[3]_i_1_n_1\,
      CO(1) => \fract_o_reg[3]_i_1_n_2\,
      CO(0) => \fract_o_reg[3]_i_1_n_3\,
      CYINIT => s_addop,
      DI(3 downto 0) => \i_addsub/p_1_in\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \fract_o[3]_i_7_n_0\,
      S(2) => \fract_o[3]_i_8_n_0\,
      S(1) => \fract_o[3]_i_9_n_0\,
      S(0) => \fract_o[3]_i_10_n_0\
    );
\fract_o_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fract_o_reg[3]_i_1_n_0\,
      CO(3) => \fract_o_reg[7]_i_1_n_0\,
      CO(2) => \fract_o_reg[7]_i_1_n_1\,
      CO(1) => \fract_o_reg[7]_i_1_n_2\,
      CO(0) => \fract_o_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \i_addsub/p_1_in\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3) => \fract_o[7]_i_6_n_0\,
      S(2) => \fract_o[7]_i_7_n_0\,
      S(1) => \fract_o[7]_i_8_n_0\,
      S(0) => \fract_o[7]_i_9_n_0\
    );
\fracta_28_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110111"
    )
        port map (
      I0 => \s_mux_diff__0\(1),
      I1 => \fracta_28_o[0]_i_2_n_0\,
      I2 => \fracta_28_o[0]_i_3_n_0\,
      I3 => \fracta_28_o[10]_i_2_n_0\,
      I4 => \s_exp_diff_reg_n_0_[4]\,
      I5 => \s_exp_diff_reg_n_0_[1]\,
      O => \fracta_28_o[0]_i_1_n_0\
    );
\fracta_28_o[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(8),
      I1 => sign_o_reg(8),
      I2 => Q(0),
      I3 => \s_mux_diff__0\(1),
      I4 => sign_o_reg(0),
      O => \fracta_28_o[0]_i_10_n_0\
    );
\fracta_28_o[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(20),
      I1 => sign_o_reg(20),
      I2 => Q(6),
      I3 => \s_mux_diff__0\(1),
      I4 => sign_o_reg(6),
      O => \fracta_28_o[0]_i_11_n_0\
    );
\fracta_28_o[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(17),
      I1 => sign_o_reg(17),
      I2 => Q(15),
      I3 => \s_mux_diff__0\(1),
      I4 => sign_o_reg(15),
      O => \fracta_28_o[0]_i_12_n_0\
    );
\fracta_28_o[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(12),
      I1 => sign_o_reg(12),
      I2 => Q(9),
      I3 => \s_mux_diff__0\(1),
      I4 => sign_o_reg(9),
      O => \fracta_28_o[0]_i_13_n_0\
    );
\fracta_28_o[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(21),
      I1 => sign_o_reg(21),
      I2 => Q(1),
      I3 => \s_mux_diff__0\(1),
      I4 => sign_o_reg(1),
      O => \fracta_28_o[0]_i_14_n_0\
    );
\fracta_28_o[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(18),
      I1 => sign_o_reg(18),
      I2 => Q(10),
      I3 => \s_mux_diff__0\(1),
      I4 => sign_o_reg(10),
      O => \fracta_28_o[0]_i_15_n_0\
    );
\fracta_28_o[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(16),
      I1 => sign_o_reg(16),
      I2 => Q(2),
      I3 => \s_mux_diff__0\(1),
      I4 => sign_o_reg(2),
      O => \fracta_28_o[0]_i_16_n_0\
    );
\fracta_28_o[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \fracta_28_o[0]_i_4_n_0\,
      I1 => \fracta_28_o[0]_i_5_n_0\,
      I2 => \fracta_28_o[0]_i_6_n_0\,
      I3 => \fracta_28_o[0]_i_7_n_0\,
      I4 => \fracta_28_o[0]_i_8_n_0\,
      I5 => \fracta_28_o[0]_i_9_n_0\,
      O => \fracta_28_o[0]_i_2_n_0\
    );
\fracta_28_o[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[5]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[7]\,
      O => \fracta_28_o[0]_i_3_n_0\
    );
\fracta_28_o[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \fracta_28_o[0]_i_10_n_0\,
      I1 => sign_o_reg(11),
      I2 => \s_mux_diff__0\(1),
      I3 => Q(11),
      I4 => \fracta_28_o[0]_i_11_n_0\,
      I5 => \fracta_28_o[0]_i_12_n_0\,
      O => \fracta_28_o[0]_i_4_n_0\
    );
\fracta_28_o[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => sign_o_reg(3),
      I1 => \s_mux_diff__0\(1),
      I2 => Q(3),
      I3 => sign_o_reg(4),
      I4 => Q(4),
      I5 => \fracta_28_o[0]_i_13_n_0\,
      O => \fracta_28_o[0]_i_5_n_0\
    );
\fracta_28_o[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => sign_o_reg(7),
      I1 => \s_mux_diff__0\(1),
      I2 => Q(7),
      I3 => sign_o_reg(19),
      I4 => Q(19),
      I5 => \fracta_28_o[0]_i_14_n_0\,
      O => \fracta_28_o[0]_i_6_n_0\
    );
\fracta_28_o[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => sign_o_reg(5),
      I1 => \s_mux_diff__0\(1),
      I2 => Q(5),
      I3 => sign_o_reg(22),
      I4 => Q(22),
      I5 => \fracta_28_o[0]_i_15_n_0\,
      O => \fracta_28_o[0]_i_7_n_0\
    );
\fracta_28_o[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => sign_o_reg(13),
      I1 => \s_mux_diff__0\(1),
      I2 => Q(13),
      I3 => sign_o_reg(14),
      I4 => Q(14),
      I5 => \fracta_28_o[0]_i_16_n_0\,
      O => \fracta_28_o[0]_i_8_n_0\
    );
\fracta_28_o[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fractb_28_o[26]_i_2_n_0\,
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[26]_i_2_n_0\,
      O => \fracta_28_o[0]_i_9_n_0\
    );
\fracta_28_o[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[10]_i_2_n_0\,
      I3 => \fracta_28_o[10]_i_3_n_0\,
      I4 => \s_exp_diff_reg_n_0_[4]\,
      I5 => \fracta_28_o[10]_i_4_n_0\,
      O => s_fracta_28_o(10)
    );
\fracta_28_o[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[3]\,
      I1 => \s_exp_diff_reg_n_0_[2]\,
      O => \fracta_28_o[10]_i_2_n_0\
    );
\fracta_28_o[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[1]\,
      I1 => \fracta_28_o[26]_i_14_n_0\,
      O => \fracta_28_o[10]_i_3_n_0\
    );
\fracta_28_o[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \fracta_28_o[14]_i_4_n_0\,
      I1 => \fracta_28_o[10]_i_5_n_0\,
      I2 => \fracta_28_o[22]_i_3_n_0\,
      I3 => \s_exp_diff_reg_n_0_[2]\,
      I4 => \fracta_28_o[18]_i_3_n_0\,
      I5 => \s_exp_diff_reg_n_0_[3]\,
      O => \fracta_28_o[10]_i_4_n_0\
    );
\fracta_28_o[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fracta_28_o[13]_i_5_n_0\,
      I1 => \fracta_28_o[12]_i_5_n_0\,
      I2 => \s_exp_diff_reg_n_0_[1]\,
      I3 => \fracta_28_o[11]_i_5_n_0\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[10]_i_6_n_0\,
      O => \fracta_28_o[10]_i_5_n_0\
    );
\fracta_28_o[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(7),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(7),
      O => \fracta_28_o[10]_i_6_n_0\
    );
\fracta_28_o[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BBB8B88"
    )
        port map (
      I0 => Q(8),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[11]_i_2_n_0\,
      I3 => \s_exp_diff_reg_n_0_[3]\,
      I4 => \fracta_28_o[11]_i_3_n_0\,
      I5 => \s_exp_diff_reg_n_0_[4]\,
      O => s_fracta_28_o(11)
    );
\fracta_28_o[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_28_o[23]_i_3_n_0\,
      I1 => \s_exp_diff_reg_n_0_[2]\,
      I2 => \fracta_28_o[19]_i_3_n_0\,
      O => \fracta_28_o[11]_i_2_n_0\
    );
\fracta_28_o[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \fracta_28_o[15]_i_3_n_0\,
      I1 => \s_exp_diff_reg_n_0_[2]\,
      I2 => \fracta_28_o[11]_i_4_n_0\,
      O => \fracta_28_o[11]_i_3_n_0\
    );
\fracta_28_o[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553355330F000FFF"
    )
        port map (
      I0 => \fracta_28_o[14]_i_5_n_0\,
      I1 => \fracta_28_o[13]_i_5_n_0\,
      I2 => \fracta_28_o[12]_i_5_n_0\,
      I3 => \s_exp_diff_reg_n_0_[0]\,
      I4 => \fracta_28_o[11]_i_5_n_0\,
      I5 => \s_exp_diff_reg_n_0_[1]\,
      O => \fracta_28_o[11]_i_4_n_0\
    );
\fracta_28_o[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(8),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(8),
      O => \fracta_28_o[11]_i_5_n_0\
    );
\fracta_28_o[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B8B8B888B"
    )
        port map (
      I0 => Q(9),
      I1 => \s_mux_diff__0\(1),
      I2 => \s_exp_diff_reg_n_0_[4]\,
      I3 => \fracta_28_o[12]_i_2_n_0\,
      I4 => \s_exp_diff_reg_n_0_[3]\,
      I5 => \fracta_28_o[12]_i_3_n_0\,
      O => s_fracta_28_o(12)
    );
\fracta_28_o[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_28_o[16]_i_3_n_0\,
      I1 => \s_exp_diff_reg_n_0_[2]\,
      I2 => \fracta_28_o[12]_i_4_n_0\,
      O => \fracta_28_o[12]_i_2_n_0\
    );
\fracta_28_o[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_28_o[24]_i_2_n_0\,
      I1 => \s_exp_diff_reg_n_0_[2]\,
      I2 => \fracta_28_o[20]_i_3_n_0\,
      O => \fracta_28_o[12]_i_3_n_0\
    );
\fracta_28_o[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fracta_28_o[15]_i_4_n_0\,
      I1 => \fracta_28_o[14]_i_5_n_0\,
      I2 => \s_exp_diff_reg_n_0_[1]\,
      I3 => \fracta_28_o[13]_i_5_n_0\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[12]_i_5_n_0\,
      O => \fracta_28_o[12]_i_4_n_0\
    );
\fracta_28_o[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(9),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(9),
      O => \fracta_28_o[12]_i_5_n_0\
    );
\fracta_28_o[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B8B8B888B"
    )
        port map (
      I0 => Q(10),
      I1 => \s_mux_diff__0\(1),
      I2 => \s_exp_diff_reg_n_0_[4]\,
      I3 => \fracta_28_o[13]_i_2_n_0\,
      I4 => \s_exp_diff_reg_n_0_[3]\,
      I5 => \fracta_28_o[13]_i_3_n_0\,
      O => s_fracta_28_o(13)
    );
\fracta_28_o[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_28_o[17]_i_3_n_0\,
      I1 => \s_exp_diff_reg_n_0_[2]\,
      I2 => \fracta_28_o[13]_i_4_n_0\,
      O => \fracta_28_o[13]_i_2_n_0\
    );
\fracta_28_o[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_28_o[25]_i_2_n_0\,
      I1 => \s_exp_diff_reg_n_0_[2]\,
      I2 => \fracta_28_o[21]_i_3_n_0\,
      O => \fracta_28_o[13]_i_3_n_0\
    );
\fracta_28_o[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fracta_28_o[16]_i_4_n_0\,
      I1 => \fracta_28_o[15]_i_4_n_0\,
      I2 => \s_exp_diff_reg_n_0_[1]\,
      I3 => \fracta_28_o[14]_i_5_n_0\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[13]_i_5_n_0\,
      O => \fracta_28_o[13]_i_4_n_0\
    );
\fracta_28_o[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(10),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(10),
      O => \fracta_28_o[13]_i_5_n_0\
    );
\fracta_28_o[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B8B8B888B"
    )
        port map (
      I0 => Q(11),
      I1 => \s_mux_diff__0\(1),
      I2 => \s_exp_diff_reg_n_0_[4]\,
      I3 => \fracta_28_o[14]_i_2_n_0\,
      I4 => \s_exp_diff_reg_n_0_[3]\,
      I5 => \fracta_28_o[14]_i_3_n_0\,
      O => s_fracta_28_o(14)
    );
\fracta_28_o[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_28_o[18]_i_3_n_0\,
      I1 => \s_exp_diff_reg_n_0_[2]\,
      I2 => \fracta_28_o[14]_i_4_n_0\,
      O => \fracta_28_o[14]_i_2_n_0\
    );
\fracta_28_o[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_28_o[10]_i_3_n_0\,
      I1 => \s_exp_diff_reg_n_0_[2]\,
      I2 => \fracta_28_o[22]_i_3_n_0\,
      O => \fracta_28_o[14]_i_3_n_0\
    );
\fracta_28_o[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fracta_28_o[17]_i_4_n_0\,
      I1 => \fracta_28_o[16]_i_4_n_0\,
      I2 => \s_exp_diff_reg_n_0_[1]\,
      I3 => \fracta_28_o[15]_i_4_n_0\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[14]_i_5_n_0\,
      O => \fracta_28_o[14]_i_4_n_0\
    );
\fracta_28_o[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(11),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(11),
      O => \fracta_28_o[14]_i_5_n_0\
    );
\fracta_28_o[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[15]_i_2_n_0\,
      O => s_fracta_28_o(15)
    );
\fracta_28_o[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015105050151"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[4]\,
      I1 => \fracta_28_o[15]_i_3_n_0\,
      I2 => \s_exp_diff_reg_n_0_[2]\,
      I3 => \fracta_28_o[19]_i_3_n_0\,
      I4 => \s_exp_diff_reg_n_0_[3]\,
      I5 => \fracta_28_o[23]_i_3_n_0\,
      O => \fracta_28_o[15]_i_2_n_0\
    );
\fracta_28_o[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \fracta_28_o[18]_i_4_n_0\,
      I1 => \fracta_28_o[17]_i_4_n_0\,
      I2 => \fracta_28_o[16]_i_4_n_0\,
      I3 => \s_exp_diff_reg_n_0_[0]\,
      I4 => \fracta_28_o[15]_i_4_n_0\,
      I5 => \s_exp_diff_reg_n_0_[1]\,
      O => \fracta_28_o[15]_i_3_n_0\
    );
\fracta_28_o[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(12),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(12),
      O => \fracta_28_o[15]_i_4_n_0\
    );
\fracta_28_o[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[16]_i_2_n_0\,
      O => s_fracta_28_o(16)
    );
\fracta_28_o[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015105050151"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[4]\,
      I1 => \fracta_28_o[16]_i_3_n_0\,
      I2 => \s_exp_diff_reg_n_0_[2]\,
      I3 => \fracta_28_o[20]_i_3_n_0\,
      I4 => \s_exp_diff_reg_n_0_[3]\,
      I5 => \fracta_28_o[24]_i_2_n_0\,
      O => \fracta_28_o[16]_i_2_n_0\
    );
\fracta_28_o[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fracta_28_o[19]_i_4_n_0\,
      I1 => \fracta_28_o[18]_i_4_n_0\,
      I2 => \s_exp_diff_reg_n_0_[1]\,
      I3 => \fracta_28_o[17]_i_4_n_0\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[16]_i_4_n_0\,
      O => \fracta_28_o[16]_i_3_n_0\
    );
\fracta_28_o[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(13),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(13),
      O => \fracta_28_o[16]_i_4_n_0\
    );
\fracta_28_o[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[17]_i_2_n_0\,
      O => s_fracta_28_o(17)
    );
\fracta_28_o[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015105050151"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[4]\,
      I1 => \fracta_28_o[17]_i_3_n_0\,
      I2 => \s_exp_diff_reg_n_0_[2]\,
      I3 => \fracta_28_o[21]_i_3_n_0\,
      I4 => \s_exp_diff_reg_n_0_[3]\,
      I5 => \fracta_28_o[25]_i_2_n_0\,
      O => \fracta_28_o[17]_i_2_n_0\
    );
\fracta_28_o[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fracta_28_o[20]_i_4_n_0\,
      I1 => \fracta_28_o[19]_i_4_n_0\,
      I2 => \s_exp_diff_reg_n_0_[1]\,
      I3 => \fracta_28_o[18]_i_4_n_0\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[17]_i_4_n_0\,
      O => \fracta_28_o[17]_i_3_n_0\
    );
\fracta_28_o[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(14),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(14),
      O => \fracta_28_o[17]_i_4_n_0\
    );
\fracta_28_o[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[18]_i_2_n_0\,
      O => s_fracta_28_o(18)
    );
\fracta_28_o[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015105050151"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[4]\,
      I1 => \fracta_28_o[18]_i_3_n_0\,
      I2 => \s_exp_diff_reg_n_0_[2]\,
      I3 => \fracta_28_o[22]_i_3_n_0\,
      I4 => \s_exp_diff_reg_n_0_[3]\,
      I5 => \fracta_28_o[10]_i_3_n_0\,
      O => \fracta_28_o[18]_i_2_n_0\
    );
\fracta_28_o[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fracta_28_o[21]_i_4_n_0\,
      I1 => \fracta_28_o[20]_i_4_n_0\,
      I2 => \s_exp_diff_reg_n_0_[1]\,
      I3 => \fracta_28_o[19]_i_4_n_0\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[18]_i_4_n_0\,
      O => \fracta_28_o[18]_i_3_n_0\
    );
\fracta_28_o[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(15),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(15),
      O => \fracta_28_o[18]_i_4_n_0\
    );
\fracta_28_o[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[19]_i_2_n_0\,
      O => s_fracta_28_o(19)
    );
\fracta_28_o[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000047"
    )
        port map (
      I0 => \fracta_28_o[23]_i_3_n_0\,
      I1 => \s_exp_diff_reg_n_0_[2]\,
      I2 => \fracta_28_o[19]_i_3_n_0\,
      I3 => \s_exp_diff_reg_n_0_[3]\,
      I4 => \s_exp_diff_reg_n_0_[4]\,
      O => \fracta_28_o[19]_i_2_n_0\
    );
\fracta_28_o[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fracta_28_o[22]_i_4_n_0\,
      I1 => \fracta_28_o[21]_i_4_n_0\,
      I2 => \s_exp_diff_reg_n_0_[1]\,
      I3 => \fracta_28_o[20]_i_4_n_0\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[19]_i_4_n_0\,
      O => \fracta_28_o[19]_i_3_n_0\
    );
\fracta_28_o[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(16),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(16),
      O => \fracta_28_o[19]_i_4_n_0\
    );
\fracta_28_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => \s_mux_diff__0\(1),
      I1 => \fracta_28_o[1]_i_2_n_0\,
      I2 => \s_exp_diff_reg_n_0_[3]\,
      I3 => \fracta_28_o[1]_i_3_n_0\,
      I4 => \s_exp_diff_reg_n_0_[4]\,
      I5 => \fracta_28_o[1]_i_4_n_0\,
      O => \fracta_28_o[1]_i_1_n_0\
    );
\fracta_28_o[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \fracta_28_o[5]_i_4_n_0\,
      I1 => \s_exp_diff_reg_n_0_[2]\,
      I2 => \fracta_28_o[1]_i_5_n_0\,
      I3 => \s_exp_diff_reg_n_0_[1]\,
      O => \fracta_28_o[1]_i_2_n_0\
    );
\fracta_28_o[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_28_o[13]_i_4_n_0\,
      I1 => \s_exp_diff_reg_n_0_[2]\,
      I2 => \fracta_28_o[9]_i_4_n_0\,
      O => \fracta_28_o[1]_i_3_n_0\
    );
\fracta_28_o[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \fracta_28_o[25]_i_2_n_0\,
      I1 => \s_exp_diff_reg_n_0_[3]\,
      I2 => \fracta_28_o[21]_i_3_n_0\,
      I3 => \s_exp_diff_reg_n_0_[2]\,
      I4 => \fracta_28_o[17]_i_3_n_0\,
      O => \fracta_28_o[1]_i_4_n_0\
    );
\fracta_28_o[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF1DFFFFFF0000"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(1),
      I3 => \fracta_28_o[0]_i_3_n_0\,
      I4 => \fracta_28_o[2]_i_5_n_0\,
      I5 => \s_exp_diff_reg_n_0_[0]\,
      O => \fracta_28_o[1]_i_5_n_0\
    );
\fracta_28_o[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[20]_i_2_n_0\,
      O => s_fracta_28_o(20)
    );
\fracta_28_o[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000047"
    )
        port map (
      I0 => \fracta_28_o[24]_i_2_n_0\,
      I1 => \s_exp_diff_reg_n_0_[2]\,
      I2 => \fracta_28_o[20]_i_3_n_0\,
      I3 => \s_exp_diff_reg_n_0_[3]\,
      I4 => \s_exp_diff_reg_n_0_[4]\,
      O => \fracta_28_o[20]_i_2_n_0\
    );
\fracta_28_o[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fracta_28_o[23]_i_4_n_0\,
      I1 => \fracta_28_o[22]_i_4_n_0\,
      I2 => \s_exp_diff_reg_n_0_[1]\,
      I3 => \fracta_28_o[21]_i_4_n_0\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[20]_i_4_n_0\,
      O => \fracta_28_o[20]_i_3_n_0\
    );
\fracta_28_o[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(17),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(17),
      O => \fracta_28_o[20]_i_4_n_0\
    );
\fracta_28_o[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[21]_i_2_n_0\,
      O => s_fracta_28_o(21)
    );
\fracta_28_o[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000047"
    )
        port map (
      I0 => \fracta_28_o[25]_i_2_n_0\,
      I1 => \s_exp_diff_reg_n_0_[2]\,
      I2 => \fracta_28_o[21]_i_3_n_0\,
      I3 => \s_exp_diff_reg_n_0_[3]\,
      I4 => \s_exp_diff_reg_n_0_[4]\,
      O => \fracta_28_o[21]_i_2_n_0\
    );
\fracta_28_o[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fracta_28_o[24]_i_3_n_0\,
      I1 => \fracta_28_o[23]_i_4_n_0\,
      I2 => \s_exp_diff_reg_n_0_[1]\,
      I3 => \fracta_28_o[22]_i_4_n_0\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[21]_i_4_n_0\,
      O => \fracta_28_o[21]_i_3_n_0\
    );
\fracta_28_o[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(18),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(18),
      O => \fracta_28_o[21]_i_4_n_0\
    );
\fracta_28_o[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[22]_i_2_n_0\,
      O => s_fracta_28_o(22)
    );
\fracta_28_o[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000047"
    )
        port map (
      I0 => \fracta_28_o[10]_i_3_n_0\,
      I1 => \s_exp_diff_reg_n_0_[2]\,
      I2 => \fracta_28_o[22]_i_3_n_0\,
      I3 => \s_exp_diff_reg_n_0_[3]\,
      I4 => \s_exp_diff_reg_n_0_[4]\,
      O => \fracta_28_o[22]_i_2_n_0\
    );
\fracta_28_o[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fracta_28_o[25]_i_3_n_0\,
      I1 => \fracta_28_o[24]_i_3_n_0\,
      I2 => \s_exp_diff_reg_n_0_[1]\,
      I3 => \fracta_28_o[23]_i_4_n_0\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[22]_i_4_n_0\,
      O => \fracta_28_o[22]_i_3_n_0\
    );
\fracta_28_o[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(19),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(19),
      O => \fracta_28_o[22]_i_4_n_0\
    );
\fracta_28_o[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => Q(20),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[23]_i_2_n_0\,
      I3 => \s_exp_diff_reg_n_0_[4]\,
      O => s_fracta_28_o(23)
    );
\fracta_28_o[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[2]\,
      I1 => \s_exp_diff_reg_n_0_[3]\,
      I2 => \fracta_28_o[23]_i_3_n_0\,
      O => \fracta_28_o[23]_i_2_n_0\
    );
\fracta_28_o[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fracta_28_o[25]_i_4_n_0\,
      I1 => \fracta_28_o[25]_i_3_n_0\,
      I2 => \s_exp_diff_reg_n_0_[1]\,
      I3 => \fracta_28_o[24]_i_3_n_0\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[23]_i_4_n_0\,
      O => \fracta_28_o[23]_i_3_n_0\
    );
\fracta_28_o[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(20),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(20),
      O => \fracta_28_o[23]_i_4_n_0\
    );
\fracta_28_o[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
        port map (
      I0 => Q(21),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[24]_i_2_n_0\,
      I3 => \s_exp_diff_reg_n_0_[3]\,
      I4 => \s_exp_diff_reg_n_0_[2]\,
      I5 => \s_exp_diff_reg_n_0_[4]\,
      O => s_fracta_28_o(24)
    );
\fracta_28_o[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \fracta_28_o[26]_i_14_n_0\,
      I1 => \s_exp_diff_reg_n_0_[1]\,
      I2 => \fracta_28_o[25]_i_3_n_0\,
      I3 => \s_exp_diff_reg_n_0_[0]\,
      I4 => \fracta_28_o[24]_i_3_n_0\,
      O => \fracta_28_o[24]_i_2_n_0\
    );
\fracta_28_o[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(21),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(21),
      O => \fracta_28_o[24]_i_3_n_0\
    );
\fracta_28_o[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
        port map (
      I0 => Q(22),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[25]_i_2_n_0\,
      I3 => \s_exp_diff_reg_n_0_[3]\,
      I4 => \s_exp_diff_reg_n_0_[2]\,
      I5 => \s_exp_diff_reg_n_0_[4]\,
      O => s_fracta_28_o(25)
    );
\fracta_28_o[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[1]\,
      I1 => \fracta_28_o[25]_i_3_n_0\,
      I2 => \s_exp_diff_reg_n_0_[0]\,
      I3 => \fracta_28_o[25]_i_4_n_0\,
      O => \fracta_28_o[25]_i_2_n_0\
    );
\fracta_28_o[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(22),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(22),
      O => \fracta_28_o[25]_i_3_n_0\
    );
\fracta_28_o[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE2"
    )
        port map (
      I0 => \fracta_28_o[26]_i_2_n_0\,
      I1 => \s_mux_diff__0\(1),
      I2 => \fractb_28_o[26]_i_2_n_0\,
      I3 => \s_exp_diff_reg_n_0_[7]\,
      I4 => \s_exp_diff_reg_n_0_[6]\,
      I5 => \s_exp_diff_reg_n_0_[5]\,
      O => \fracta_28_o[25]_i_4_n_0\
    );
\fracta_28_o[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \fracta_28_o[26]_i_2_n_0\,
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[26]_i_4_n_0\,
      O => s_fracta_28_o(26)
    );
\fracta_28_o[26]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sign_o_reg(30),
      I1 => Q(30),
      I2 => sign_o_reg(29),
      I3 => Q(29),
      O => \fracta_28_o[26]_i_10_n_0\
    );
\fracta_28_o[26]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sign_o_reg(28),
      I1 => Q(28),
      I2 => sign_o_reg(27),
      I3 => Q(27),
      O => \fracta_28_o[26]_i_11_n_0\
    );
\fracta_28_o[26]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sign_o_reg(26),
      I1 => Q(26),
      I2 => sign_o_reg(25),
      I3 => Q(25),
      O => \fracta_28_o[26]_i_12_n_0\
    );
\fracta_28_o[26]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sign_o_reg(24),
      I1 => Q(24),
      I2 => sign_o_reg(23),
      I3 => Q(23),
      O => \fracta_28_o[26]_i_13_n_0\
    );
\fracta_28_o[26]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFBBB"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[0]\,
      I1 => \fracta_28_o[0]_i_3_n_0\,
      I2 => \fractb_28_o[26]_i_2_n_0\,
      I3 => \s_mux_diff__0\(1),
      I4 => \fracta_28_o[26]_i_2_n_0\,
      O => \fracta_28_o[26]_i_14_n_0\
    );
\fracta_28_o[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(28),
      I1 => Q(29),
      I2 => Q(26),
      I3 => Q(30),
      I4 => \fracta_28_o[26]_i_5_n_0\,
      O => \fracta_28_o[26]_i_2_n_0\
    );
\fracta_28_o[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \fracta_28_o[26]_i_14_n_0\,
      I1 => \s_exp_diff_reg_n_0_[3]\,
      I2 => \s_exp_diff_reg_n_0_[2]\,
      I3 => \s_exp_diff_reg_n_0_[4]\,
      I4 => \s_exp_diff_reg_n_0_[1]\,
      O => \fracta_28_o[26]_i_4_n_0\
    );
\fracta_28_o[26]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(24),
      I1 => Q(23),
      I2 => Q(27),
      I3 => Q(25),
      O => \fracta_28_o[26]_i_5_n_0\
    );
\fracta_28_o[26]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(30),
      I1 => sign_o_reg(30),
      I2 => Q(29),
      I3 => sign_o_reg(29),
      O => \fracta_28_o[26]_i_6_n_0\
    );
\fracta_28_o[26]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(28),
      I1 => sign_o_reg(28),
      I2 => Q(27),
      I3 => sign_o_reg(27),
      O => \fracta_28_o[26]_i_7_n_0\
    );
\fracta_28_o[26]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(26),
      I1 => sign_o_reg(26),
      I2 => Q(25),
      I3 => sign_o_reg(25),
      O => \fracta_28_o[26]_i_8_n_0\
    );
\fracta_28_o[26]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(24),
      I1 => sign_o_reg(24),
      I2 => Q(23),
      I3 => sign_o_reg(23),
      O => \fracta_28_o[26]_i_9_n_0\
    );
\fracta_28_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => \s_mux_diff__0\(1),
      I1 => \fracta_28_o[2]_i_2_n_0\,
      I2 => \s_exp_diff_reg_n_0_[3]\,
      I3 => \fracta_28_o[2]_i_3_n_0\,
      I4 => \s_exp_diff_reg_n_0_[4]\,
      I5 => \fracta_28_o[2]_i_4_n_0\,
      O => \fracta_28_o[2]_i_1_n_0\
    );
\fracta_28_o[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBB8BBB8B888BBB"
    )
        port map (
      I0 => \fracta_28_o[6]_i_4_n_0\,
      I1 => \s_exp_diff_reg_n_0_[2]\,
      I2 => \fracta_28_o[4]_i_6_n_0\,
      I3 => \s_exp_diff_reg_n_0_[1]\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[2]_i_5_n_0\,
      O => \fracta_28_o[2]_i_2_n_0\
    );
\fracta_28_o[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_28_o[14]_i_4_n_0\,
      I1 => \s_exp_diff_reg_n_0_[2]\,
      I2 => \fracta_28_o[10]_i_5_n_0\,
      O => \fracta_28_o[2]_i_3_n_0\
    );
\fracta_28_o[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \fracta_28_o[10]_i_3_n_0\,
      I1 => \s_exp_diff_reg_n_0_[3]\,
      I2 => \fracta_28_o[22]_i_3_n_0\,
      I3 => \s_exp_diff_reg_n_0_[2]\,
      I4 => \fracta_28_o[18]_i_3_n_0\,
      O => \fracta_28_o[2]_i_4_n_0\
    );
\fracta_28_o[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(0),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(0),
      O => \fracta_28_o[2]_i_5_n_0\
    );
\fracta_28_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[3]_i_2_n_0\,
      I3 => \s_exp_diff_reg_n_0_[4]\,
      I4 => \fracta_28_o[3]_i_3_n_0\,
      O => s_fracta_28_o(3)
    );
\fracta_28_o[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[3]\,
      I1 => \fracta_28_o[19]_i_3_n_0\,
      I2 => \s_exp_diff_reg_n_0_[2]\,
      I3 => \fracta_28_o[23]_i_3_n_0\,
      O => \fracta_28_o[3]_i_2_n_0\
    );
\fracta_28_o[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \fracta_28_o[15]_i_3_n_0\,
      I1 => \fracta_28_o[11]_i_4_n_0\,
      I2 => \s_exp_diff_reg_n_0_[3]\,
      I3 => \fracta_28_o[7]_i_3_n_0\,
      I4 => \s_exp_diff_reg_n_0_[2]\,
      I5 => \fracta_28_o[3]_i_4_n_0\,
      O => \fracta_28_o[3]_i_3_n_0\
    );
\fracta_28_o[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AF3F3FA0A0303"
    )
        port map (
      I0 => \fracta_28_o[4]_i_7_n_0\,
      I1 => \fracta_28_o[2]_i_5_n_0\,
      I2 => \s_exp_diff_reg_n_0_[1]\,
      I3 => \fracta_28_o[6]_i_5_n_0\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[5]_i_5_n_0\,
      O => \fracta_28_o[3]_i_4_n_0\
    );
\fracta_28_o[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[4]_i_2_n_0\,
      I3 => \s_exp_diff_reg_n_0_[4]\,
      I4 => \fracta_28_o[4]_i_3_n_0\,
      I5 => \fracta_28_o[4]_i_4_n_0\,
      O => s_fracta_28_o(4)
    );
\fracta_28_o[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[3]\,
      I1 => \fracta_28_o[20]_i_3_n_0\,
      I2 => \s_exp_diff_reg_n_0_[2]\,
      I3 => \fracta_28_o[24]_i_2_n_0\,
      O => \fracta_28_o[4]_i_2_n_0\
    );
\fracta_28_o[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[3]\,
      I1 => \fracta_28_o[12]_i_4_n_0\,
      I2 => \s_exp_diff_reg_n_0_[2]\,
      I3 => \fracta_28_o[16]_i_3_n_0\,
      O => \fracta_28_o[4]_i_3_n_0\
    );
\fracta_28_o[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000151055551510"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[3]\,
      I1 => \fracta_28_o[4]_i_5_n_0\,
      I2 => \s_exp_diff_reg_n_0_[1]\,
      I3 => \fracta_28_o[4]_i_6_n_0\,
      I4 => \s_exp_diff_reg_n_0_[2]\,
      I5 => \fracta_28_o[8]_i_4_n_0\,
      O => \fracta_28_o[4]_i_4_n_0\
    );
\fracta_28_o[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7000057F7FFFF"
    )
        port map (
      I0 => \fracta_28_o[0]_i_3_n_0\,
      I1 => Q(4),
      I2 => \s_mux_diff__0\(1),
      I3 => sign_o_reg(4),
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[6]_i_5_n_0\,
      O => \fracta_28_o[4]_i_5_n_0\
    );
\fracta_28_o[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => Q(2),
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(2),
      I3 => \fracta_28_o[0]_i_3_n_0\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[4]_i_7_n_0\,
      O => \fracta_28_o[4]_i_6_n_0\
    );
\fracta_28_o[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(1),
      I3 => \s_exp_diff_reg_n_0_[7]\,
      I4 => \s_exp_diff_reg_n_0_[6]\,
      I5 => \s_exp_diff_reg_n_0_[5]\,
      O => \fracta_28_o[4]_i_7_n_0\
    );
\fracta_28_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[5]_i_2_n_0\,
      I3 => \s_exp_diff_reg_n_0_[4]\,
      I4 => \fracta_28_o[5]_i_3_n_0\,
      O => s_fracta_28_o(5)
    );
\fracta_28_o[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[3]\,
      I1 => \fracta_28_o[21]_i_3_n_0\,
      I2 => \s_exp_diff_reg_n_0_[2]\,
      I3 => \fracta_28_o[25]_i_2_n_0\,
      O => \fracta_28_o[5]_i_2_n_0\
    );
\fracta_28_o[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553355330F000FFF"
    )
        port map (
      I0 => \fracta_28_o[17]_i_3_n_0\,
      I1 => \fracta_28_o[13]_i_4_n_0\,
      I2 => \fracta_28_o[9]_i_4_n_0\,
      I3 => \s_exp_diff_reg_n_0_[2]\,
      I4 => \fracta_28_o[5]_i_4_n_0\,
      I5 => \s_exp_diff_reg_n_0_[3]\,
      O => \fracta_28_o[5]_i_3_n_0\
    );
\fracta_28_o[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \fracta_28_o[6]_i_5_n_0\,
      I1 => \fracta_28_o[5]_i_5_n_0\,
      I2 => \s_exp_diff_reg_n_0_[1]\,
      I3 => \fracta_28_o[8]_i_5_n_0\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[7]_i_4_n_0\,
      O => \fracta_28_o[5]_i_4_n_0\
    );
\fracta_28_o[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Q(2),
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(2),
      I3 => \s_exp_diff_reg_n_0_[7]\,
      I4 => \s_exp_diff_reg_n_0_[6]\,
      I5 => \s_exp_diff_reg_n_0_[5]\,
      O => \fracta_28_o[5]_i_5_n_0\
    );
\fracta_28_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[6]_i_2_n_0\,
      I3 => \s_exp_diff_reg_n_0_[4]\,
      I4 => \fracta_28_o[6]_i_3_n_0\,
      O => s_fracta_28_o(6)
    );
\fracta_28_o[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[3]\,
      I1 => \fracta_28_o[22]_i_3_n_0\,
      I2 => \s_exp_diff_reg_n_0_[2]\,
      I3 => \fracta_28_o[10]_i_3_n_0\,
      O => \fracta_28_o[6]_i_2_n_0\
    );
\fracta_28_o[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => \fracta_28_o[18]_i_3_n_0\,
      I1 => \fracta_28_o[14]_i_4_n_0\,
      I2 => \s_exp_diff_reg_n_0_[2]\,
      I3 => \s_exp_diff_reg_n_0_[3]\,
      I4 => \fracta_28_o[6]_i_4_n_0\,
      I5 => \fracta_28_o[10]_i_5_n_0\,
      O => \fracta_28_o[6]_i_3_n_0\
    );
\fracta_28_o[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \fracta_28_o[9]_i_5_n_0\,
      I1 => \fracta_28_o[8]_i_5_n_0\,
      I2 => \s_exp_diff_reg_n_0_[1]\,
      I3 => \fracta_28_o[7]_i_4_n_0\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[6]_i_5_n_0\,
      O => \fracta_28_o[6]_i_4_n_0\
    );
\fracta_28_o[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Q(3),
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(3),
      I3 => \s_exp_diff_reg_n_0_[7]\,
      I4 => \s_exp_diff_reg_n_0_[6]\,
      I5 => \s_exp_diff_reg_n_0_[5]\,
      O => \fracta_28_o[6]_i_5_n_0\
    );
\fracta_28_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[23]_i_2_n_0\,
      I3 => \s_exp_diff_reg_n_0_[4]\,
      I4 => \fracta_28_o[7]_i_2_n_0\,
      O => s_fracta_28_o(7)
    );
\fracta_28_o[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53F0530F5300"
    )
        port map (
      I0 => \fracta_28_o[19]_i_3_n_0\,
      I1 => \fracta_28_o[15]_i_3_n_0\,
      I2 => \s_exp_diff_reg_n_0_[2]\,
      I3 => \s_exp_diff_reg_n_0_[3]\,
      I4 => \fracta_28_o[7]_i_3_n_0\,
      I5 => \fracta_28_o[11]_i_4_n_0\,
      O => \fracta_28_o[7]_i_2_n_0\
    );
\fracta_28_o[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553355330F000FFF"
    )
        port map (
      I0 => \fracta_28_o[10]_i_6_n_0\,
      I1 => \fracta_28_o[9]_i_5_n_0\,
      I2 => \fracta_28_o[8]_i_5_n_0\,
      I3 => \s_exp_diff_reg_n_0_[0]\,
      I4 => \fracta_28_o[7]_i_4_n_0\,
      I5 => \s_exp_diff_reg_n_0_[1]\,
      O => \fracta_28_o[7]_i_3_n_0\
    );
\fracta_28_o[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(4),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(4),
      O => \fracta_28_o[7]_i_4_n_0\
    );
\fracta_28_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[8]_i_2_n_0\,
      I3 => \s_exp_diff_reg_n_0_[4]\,
      I4 => \fracta_28_o[8]_i_3_n_0\,
      O => s_fracta_28_o(8)
    );
\fracta_28_o[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[2]\,
      I1 => \s_exp_diff_reg_n_0_[3]\,
      I2 => \fracta_28_o[24]_i_2_n_0\,
      O => \fracta_28_o[8]_i_2_n_0\
    );
\fracta_28_o[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553355330F000FFF"
    )
        port map (
      I0 => \fracta_28_o[20]_i_3_n_0\,
      I1 => \fracta_28_o[16]_i_3_n_0\,
      I2 => \fracta_28_o[12]_i_4_n_0\,
      I3 => \s_exp_diff_reg_n_0_[2]\,
      I4 => \fracta_28_o[8]_i_4_n_0\,
      I5 => \s_exp_diff_reg_n_0_[3]\,
      O => \fracta_28_o[8]_i_3_n_0\
    );
\fracta_28_o[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fracta_28_o[11]_i_5_n_0\,
      I1 => \fracta_28_o[10]_i_6_n_0\,
      I2 => \s_exp_diff_reg_n_0_[1]\,
      I3 => \fracta_28_o[9]_i_5_n_0\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[8]_i_5_n_0\,
      O => \fracta_28_o[8]_i_4_n_0\
    );
\fracta_28_o[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(5),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(5),
      O => \fracta_28_o[8]_i_5_n_0\
    );
\fracta_28_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \s_mux_diff__0\(1),
      I2 => \fracta_28_o[9]_i_2_n_0\,
      I3 => \s_exp_diff_reg_n_0_[4]\,
      I4 => \fracta_28_o[9]_i_3_n_0\,
      O => s_fracta_28_o(9)
    );
\fracta_28_o[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[2]\,
      I1 => \s_exp_diff_reg_n_0_[3]\,
      I2 => \fracta_28_o[25]_i_2_n_0\,
      O => \fracta_28_o[9]_i_2_n_0\
    );
\fracta_28_o[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \fracta_28_o[13]_i_4_n_0\,
      I1 => \fracta_28_o[9]_i_4_n_0\,
      I2 => \fracta_28_o[21]_i_3_n_0\,
      I3 => \s_exp_diff_reg_n_0_[2]\,
      I4 => \fracta_28_o[17]_i_3_n_0\,
      I5 => \s_exp_diff_reg_n_0_[3]\,
      O => \fracta_28_o[9]_i_3_n_0\
    );
\fracta_28_o[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fracta_28_o[12]_i_5_n_0\,
      I1 => \fracta_28_o[11]_i_5_n_0\,
      I2 => \s_exp_diff_reg_n_0_[1]\,
      I3 => \fracta_28_o[10]_i_6_n_0\,
      I4 => \s_exp_diff_reg_n_0_[0]\,
      I5 => \fracta_28_o[9]_i_5_n_0\,
      O => \fracta_28_o[9]_i_4_n_0\
    );
\fracta_28_o[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[7]\,
      I1 => \s_exp_diff_reg_n_0_[6]\,
      I2 => \s_exp_diff_reg_n_0_[5]\,
      I3 => Q(6),
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(6),
      O => \fracta_28_o[9]_i_5_n_0\
    );
\fracta_28_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \fracta_28_o[0]_i_1_n_0\,
      Q => prenorm_addsub_fracta_28_o(0),
      R => '0'
    );
\fracta_28_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(10),
      Q => prenorm_addsub_fracta_28_o(10),
      R => '0'
    );
\fracta_28_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(11),
      Q => prenorm_addsub_fracta_28_o(11),
      R => '0'
    );
\fracta_28_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(12),
      Q => prenorm_addsub_fracta_28_o(12),
      R => '0'
    );
\fracta_28_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(13),
      Q => prenorm_addsub_fracta_28_o(13),
      R => '0'
    );
\fracta_28_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(14),
      Q => prenorm_addsub_fracta_28_o(14),
      R => '0'
    );
\fracta_28_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(15),
      Q => prenorm_addsub_fracta_28_o(15),
      R => '0'
    );
\fracta_28_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(16),
      Q => prenorm_addsub_fracta_28_o(16),
      R => '0'
    );
\fracta_28_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(17),
      Q => prenorm_addsub_fracta_28_o(17),
      R => '0'
    );
\fracta_28_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(18),
      Q => prenorm_addsub_fracta_28_o(18),
      R => '0'
    );
\fracta_28_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(19),
      Q => prenorm_addsub_fracta_28_o(19),
      R => '0'
    );
\fracta_28_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \fracta_28_o[1]_i_1_n_0\,
      Q => prenorm_addsub_fracta_28_o(1),
      R => '0'
    );
\fracta_28_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(20),
      Q => prenorm_addsub_fracta_28_o(20),
      R => '0'
    );
\fracta_28_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(21),
      Q => prenorm_addsub_fracta_28_o(21),
      R => '0'
    );
\fracta_28_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(22),
      Q => prenorm_addsub_fracta_28_o(22),
      R => '0'
    );
\fracta_28_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(23),
      Q => prenorm_addsub_fracta_28_o(23),
      R => '0'
    );
\fracta_28_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(24),
      Q => prenorm_addsub_fracta_28_o(24),
      R => '0'
    );
\fracta_28_o_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(25),
      Q => prenorm_addsub_fracta_28_o(25),
      R => '0'
    );
\fracta_28_o_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(26),
      Q => prenorm_addsub_fracta_28_o(26),
      R => '0'
    );
\fracta_28_o_reg[26]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_mux_diff__0\(1),
      CO(2) => \fracta_28_o_reg[26]_i_3_n_1\,
      CO(1) => \fracta_28_o_reg[26]_i_3_n_2\,
      CO(0) => \fracta_28_o_reg[26]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \fracta_28_o[26]_i_6_n_0\,
      DI(2) => \fracta_28_o[26]_i_7_n_0\,
      DI(1) => \fracta_28_o[26]_i_8_n_0\,
      DI(0) => \fracta_28_o[26]_i_9_n_0\,
      O(3 downto 0) => \NLW_fracta_28_o_reg[26]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \fracta_28_o[26]_i_10_n_0\,
      S(2) => \fracta_28_o[26]_i_11_n_0\,
      S(1) => \fracta_28_o[26]_i_12_n_0\,
      S(0) => \fracta_28_o[26]_i_13_n_0\
    );
\fracta_28_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \fracta_28_o[2]_i_1_n_0\,
      Q => prenorm_addsub_fracta_28_o(2),
      R => '0'
    );
\fracta_28_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(3),
      Q => prenorm_addsub_fracta_28_o(3),
      R => '0'
    );
\fracta_28_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(4),
      Q => prenorm_addsub_fracta_28_o(4),
      R => '0'
    );
\fracta_28_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(5),
      Q => prenorm_addsub_fracta_28_o(5),
      R => '0'
    );
\fracta_28_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(6),
      Q => prenorm_addsub_fracta_28_o(6),
      R => '0'
    );
\fracta_28_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(7),
      Q => prenorm_addsub_fracta_28_o(7),
      R => '0'
    );
\fracta_28_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(8),
      Q => prenorm_addsub_fracta_28_o(8),
      R => '0'
    );
\fracta_28_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fracta_28_o(9),
      Q => prenorm_addsub_fracta_28_o(9),
      R => '0'
    );
\fractb_28_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222220222"
    )
        port map (
      I0 => \s_mux_diff__0\(1),
      I1 => \fracta_28_o[0]_i_2_n_0\,
      I2 => \fracta_28_o[0]_i_3_n_0\,
      I3 => \fracta_28_o[10]_i_2_n_0\,
      I4 => \s_exp_diff_reg_n_0_[4]\,
      I5 => \s_exp_diff_reg_n_0_[1]\,
      O => s_fractb_28_o(0)
    );
\fractb_28_o[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \fracta_28_o[10]_i_2_n_0\,
      I1 => \fracta_28_o[10]_i_3_n_0\,
      I2 => \s_exp_diff_reg_n_0_[4]\,
      I3 => \fracta_28_o[10]_i_4_n_0\,
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(7),
      O => s_fractb_28_o(10)
    );
\fractb_28_o[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0074FFFF00740000"
    )
        port map (
      I0 => \fracta_28_o[11]_i_2_n_0\,
      I1 => \s_exp_diff_reg_n_0_[3]\,
      I2 => \fracta_28_o[11]_i_3_n_0\,
      I3 => \s_exp_diff_reg_n_0_[4]\,
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(8),
      O => s_fractb_28_o(11)
    );
\fractb_28_o[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151FFFF01510000"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[4]\,
      I1 => \fracta_28_o[12]_i_2_n_0\,
      I2 => \s_exp_diff_reg_n_0_[3]\,
      I3 => \fracta_28_o[12]_i_3_n_0\,
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(9),
      O => s_fractb_28_o(12)
    );
\fractb_28_o[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151FFFF01510000"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[4]\,
      I1 => \fracta_28_o[13]_i_2_n_0\,
      I2 => \s_exp_diff_reg_n_0_[3]\,
      I3 => \fracta_28_o[13]_i_3_n_0\,
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(10),
      O => s_fractb_28_o(13)
    );
\fractb_28_o[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151FFFF01510000"
    )
        port map (
      I0 => \s_exp_diff_reg_n_0_[4]\,
      I1 => \fracta_28_o[14]_i_2_n_0\,
      I2 => \s_exp_diff_reg_n_0_[3]\,
      I3 => \fracta_28_o[14]_i_3_n_0\,
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(11),
      O => s_fractb_28_o(14)
    );
\fractb_28_o[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_28_o[15]_i_2_n_0\,
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(12),
      O => s_fractb_28_o(15)
    );
\fractb_28_o[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_28_o[16]_i_2_n_0\,
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(13),
      O => s_fractb_28_o(16)
    );
\fractb_28_o[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_28_o[17]_i_2_n_0\,
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(14),
      O => s_fractb_28_o(17)
    );
\fractb_28_o[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_28_o[18]_i_2_n_0\,
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(15),
      O => s_fractb_28_o(18)
    );
\fractb_28_o[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_28_o[19]_i_2_n_0\,
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(16),
      O => s_fractb_28_o(19)
    );
\fractb_28_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => \s_mux_diff__0\(1),
      I1 => \fracta_28_o[1]_i_2_n_0\,
      I2 => \s_exp_diff_reg_n_0_[3]\,
      I3 => \fracta_28_o[1]_i_3_n_0\,
      I4 => \s_exp_diff_reg_n_0_[4]\,
      I5 => \fracta_28_o[1]_i_4_n_0\,
      O => s_fractb_28_o(1)
    );
\fractb_28_o[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_28_o[20]_i_2_n_0\,
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(17),
      O => s_fractb_28_o(20)
    );
\fractb_28_o[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_28_o[21]_i_2_n_0\,
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(18),
      O => s_fractb_28_o(21)
    );
\fractb_28_o[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_28_o[22]_i_2_n_0\,
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(19),
      O => s_fractb_28_o(22)
    );
\fractb_28_o[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \fracta_28_o[23]_i_2_n_0\,
      I1 => \s_exp_diff_reg_n_0_[4]\,
      I2 => \s_mux_diff__0\(1),
      I3 => sign_o_reg(20),
      O => s_fractb_28_o(23)
    );
\fractb_28_o[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => \fracta_28_o[24]_i_2_n_0\,
      I1 => \s_exp_diff_reg_n_0_[3]\,
      I2 => \s_exp_diff_reg_n_0_[2]\,
      I3 => \s_exp_diff_reg_n_0_[4]\,
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(21),
      O => s_fractb_28_o(24)
    );
\fractb_28_o[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => \fracta_28_o[25]_i_2_n_0\,
      I1 => \s_exp_diff_reg_n_0_[3]\,
      I2 => \s_exp_diff_reg_n_0_[2]\,
      I3 => \s_exp_diff_reg_n_0_[4]\,
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(22),
      O => s_fractb_28_o(25)
    );
\fractb_28_o[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \fracta_28_o[26]_i_4_n_0\,
      I1 => \fractb_28_o[26]_i_2_n_0\,
      I2 => \s_mux_diff__0\(1),
      O => s_fractb_28_o(26)
    );
\fractb_28_o[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sign_o_reg(28),
      I1 => sign_o_reg(29),
      I2 => sign_o_reg(26),
      I3 => sign_o_reg(30),
      I4 => \fractb_28_o[26]_i_3_n_0\,
      O => \fractb_28_o[26]_i_2_n_0\
    );
\fractb_28_o[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sign_o_reg(24),
      I1 => sign_o_reg(23),
      I2 => sign_o_reg(27),
      I3 => sign_o_reg(25),
      O => \fractb_28_o[26]_i_3_n_0\
    );
\fractb_28_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => \s_mux_diff__0\(1),
      I1 => \fracta_28_o[2]_i_2_n_0\,
      I2 => \s_exp_diff_reg_n_0_[3]\,
      I3 => \fracta_28_o[2]_i_3_n_0\,
      I4 => \s_exp_diff_reg_n_0_[4]\,
      I5 => \fracta_28_o[2]_i_4_n_0\,
      O => s_fractb_28_o(2)
    );
\fractb_28_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fracta_28_o[3]_i_2_n_0\,
      I1 => \s_exp_diff_reg_n_0_[4]\,
      I2 => \fracta_28_o[3]_i_3_n_0\,
      I3 => \s_mux_diff__0\(1),
      I4 => sign_o_reg(0),
      O => s_fractb_28_o(3)
    );
\fractb_28_o[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => \fracta_28_o[4]_i_2_n_0\,
      I1 => \s_exp_diff_reg_n_0_[4]\,
      I2 => \fracta_28_o[4]_i_3_n_0\,
      I3 => \fracta_28_o[4]_i_4_n_0\,
      I4 => \s_mux_diff__0\(1),
      I5 => sign_o_reg(1),
      O => s_fractb_28_o(4)
    );
\fractb_28_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fracta_28_o[5]_i_2_n_0\,
      I1 => \s_exp_diff_reg_n_0_[4]\,
      I2 => \fracta_28_o[5]_i_3_n_0\,
      I3 => \s_mux_diff__0\(1),
      I4 => sign_o_reg(2),
      O => s_fractb_28_o(5)
    );
\fractb_28_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fracta_28_o[6]_i_2_n_0\,
      I1 => \s_exp_diff_reg_n_0_[4]\,
      I2 => \fracta_28_o[6]_i_3_n_0\,
      I3 => \s_mux_diff__0\(1),
      I4 => sign_o_reg(3),
      O => s_fractb_28_o(6)
    );
\fractb_28_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fracta_28_o[23]_i_2_n_0\,
      I1 => \s_exp_diff_reg_n_0_[4]\,
      I2 => \fracta_28_o[7]_i_2_n_0\,
      I3 => \s_mux_diff__0\(1),
      I4 => sign_o_reg(4),
      O => s_fractb_28_o(7)
    );
\fractb_28_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fracta_28_o[8]_i_2_n_0\,
      I1 => \s_exp_diff_reg_n_0_[4]\,
      I2 => \fracta_28_o[8]_i_3_n_0\,
      I3 => \s_mux_diff__0\(1),
      I4 => sign_o_reg(5),
      O => s_fractb_28_o(8)
    );
\fractb_28_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fracta_28_o[9]_i_2_n_0\,
      I1 => \s_exp_diff_reg_n_0_[4]\,
      I2 => \fracta_28_o[9]_i_3_n_0\,
      I3 => \s_mux_diff__0\(1),
      I4 => sign_o_reg(6),
      O => s_fractb_28_o(9)
    );
\fractb_28_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(0),
      Q => prenorm_addsub_fractb_28_o(0),
      R => '0'
    );
\fractb_28_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(10),
      Q => prenorm_addsub_fractb_28_o(10),
      R => '0'
    );
\fractb_28_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(11),
      Q => prenorm_addsub_fractb_28_o(11),
      R => '0'
    );
\fractb_28_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(12),
      Q => prenorm_addsub_fractb_28_o(12),
      R => '0'
    );
\fractb_28_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(13),
      Q => prenorm_addsub_fractb_28_o(13),
      R => '0'
    );
\fractb_28_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(14),
      Q => prenorm_addsub_fractb_28_o(14),
      R => '0'
    );
\fractb_28_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(15),
      Q => prenorm_addsub_fractb_28_o(15),
      R => '0'
    );
\fractb_28_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(16),
      Q => prenorm_addsub_fractb_28_o(16),
      R => '0'
    );
\fractb_28_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(17),
      Q => prenorm_addsub_fractb_28_o(17),
      R => '0'
    );
\fractb_28_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(18),
      Q => prenorm_addsub_fractb_28_o(18),
      R => '0'
    );
\fractb_28_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(19),
      Q => prenorm_addsub_fractb_28_o(19),
      R => '0'
    );
\fractb_28_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(1),
      Q => prenorm_addsub_fractb_28_o(1),
      R => '0'
    );
\fractb_28_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(20),
      Q => prenorm_addsub_fractb_28_o(20),
      R => '0'
    );
\fractb_28_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(21),
      Q => prenorm_addsub_fractb_28_o(21),
      R => '0'
    );
\fractb_28_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(22),
      Q => prenorm_addsub_fractb_28_o(22),
      R => '0'
    );
\fractb_28_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(23),
      Q => prenorm_addsub_fractb_28_o(23),
      R => '0'
    );
\fractb_28_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(24),
      Q => prenorm_addsub_fractb_28_o(24),
      R => '0'
    );
\fractb_28_o_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(25),
      Q => prenorm_addsub_fractb_28_o(25),
      R => '0'
    );
\fractb_28_o_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(26),
      Q => prenorm_addsub_fractb_28_o(26),
      R => '0'
    );
\fractb_28_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(2),
      Q => prenorm_addsub_fractb_28_o(2),
      R => '0'
    );
\fractb_28_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(3),
      Q => prenorm_addsub_fractb_28_o(3),
      R => '0'
    );
\fractb_28_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(4),
      Q => prenorm_addsub_fractb_28_o(4),
      R => '0'
    );
\fractb_28_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(5),
      Q => prenorm_addsub_fractb_28_o(5),
      R => '0'
    );
\fractb_28_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(6),
      Q => prenorm_addsub_fractb_28_o(6),
      R => '0'
    );
\fractb_28_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(7),
      Q => prenorm_addsub_fractb_28_o(7),
      R => '0'
    );
\fractb_28_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(8),
      Q => prenorm_addsub_fractb_28_o(8),
      R => '0'
    );
\fractb_28_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_fractb_28_o(9),
      Q => prenorm_addsub_fractb_28_o(9),
      R => '0'
    );
\s_exp_diff[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \s_exp_diff[3]_i_13_n_0\,
      I1 => sign_o_reg(24),
      I2 => sign_o_reg(23),
      O => \s_exp_diff[3]_i_10_n_0\
    );
\s_exp_diff[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => Q(23),
      I1 => Q(24),
      I2 => \s_exp_diff[3]_i_13_n_0\,
      I3 => Q(25),
      O => \s_exp_diff[3]_i_11_n_0\
    );
\s_exp_diff[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \s_exp_diff[3]_i_13_n_0\,
      I1 => Q(24),
      I2 => Q(23),
      O => \s_exp_diff[3]_i_12_n_0\
    );
\s_exp_diff[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fracta_28_o[26]_i_2_n_0\,
      I1 => \fractb_28_o[26]_i_2_n_0\,
      O => \s_exp_diff[3]_i_13_n_0\
    );
\s_exp_diff[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"590059FF59FF5900"
    )
        port map (
      I0 => sign_o_reg(26),
      I1 => sign_o_reg(25),
      I2 => \s_exp_diff[3]_i_10_n_0\,
      I3 => \s_mux_diff__0\(1),
      I4 => Q(26),
      I5 => \s_exp_diff[3]_i_11_n_0\,
      O => p_1_in(3)
    );
\s_exp_diff[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => sign_o_reg(25),
      I1 => \s_exp_diff[3]_i_10_n_0\,
      I2 => \s_mux_diff__0\(1),
      I3 => Q(25),
      I4 => \s_exp_diff[3]_i_12_n_0\,
      O => p_1_in(2)
    );
\s_exp_diff[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30309F903F3F909F"
    )
        port map (
      I0 => sign_o_reg(23),
      I1 => sign_o_reg(24),
      I2 => \s_mux_diff__0\(1),
      I3 => Q(23),
      I4 => \s_exp_diff[3]_i_13_n_0\,
      I5 => Q(24),
      O => p_1_in(1)
    );
\s_exp_diff[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \s_exp_diff[3]_i_13_n_0\,
      I1 => Q(23),
      I2 => \s_mux_diff__0\(1),
      I3 => sign_o_reg(23),
      O => p_1_in(0)
    );
\s_exp_diff[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AA5955A65559AA"
    )
        port map (
      I0 => sign_o_reg(26),
      I1 => sign_o_reg(25),
      I2 => \s_exp_diff[3]_i_10_n_0\,
      I3 => \s_mux_diff__0\(1),
      I4 => Q(26),
      I5 => \s_exp_diff[3]_i_11_n_0\,
      O => \s_exp_diff[3]_i_6_n_0\
    );
\s_exp_diff[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3A53C5A"
    )
        port map (
      I0 => \s_exp_diff[3]_i_12_n_0\,
      I1 => \s_exp_diff[3]_i_10_n_0\,
      I2 => sign_o_reg(25),
      I3 => \s_mux_diff__0\(1),
      I4 => Q(25),
      O => \s_exp_diff[3]_i_7_n_0\
    );
\s_exp_diff[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF50BB4450AF44BB"
    )
        port map (
      I0 => \s_exp_diff[3]_i_13_n_0\,
      I1 => Q(23),
      I2 => sign_o_reg(23),
      I3 => sign_o_reg(24),
      I4 => \s_mux_diff__0\(1),
      I5 => Q(24),
      O => \s_exp_diff[3]_i_8_n_0\
    );
\s_exp_diff[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \s_exp_diff[3]_i_13_n_0\,
      I1 => sign_o_reg(23),
      I2 => Q(23),
      O => \s_exp_diff[3]_i_9_n_0\
    );
\s_exp_diff[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => Q(27),
      I1 => Q(25),
      I2 => \s_exp_diff[3]_i_12_n_0\,
      I3 => Q(26),
      I4 => Q(28),
      O => \s_exp_diff[7]_i_10_n_0\
    );
\s_exp_diff[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(26),
      I1 => Q(23),
      I2 => Q(24),
      I3 => \s_exp_diff[3]_i_13_n_0\,
      I4 => Q(25),
      I5 => Q(27),
      O => \s_exp_diff[7]_i_11_n_0\
    );
\s_exp_diff[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => sign_o_reg(25),
      I1 => \s_exp_diff[3]_i_13_n_0\,
      I2 => sign_o_reg(24),
      I3 => sign_o_reg(23),
      I4 => sign_o_reg(26),
      O => \s_exp_diff[7]_i_12_n_0\
    );
\s_exp_diff[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => Q(25),
      I1 => \s_exp_diff[3]_i_13_n_0\,
      I2 => Q(24),
      I3 => Q(23),
      I4 => Q(26),
      O => \s_exp_diff[7]_i_13_n_0\
    );
\s_exp_diff[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(28),
      I1 => Q(26),
      I2 => \s_exp_diff[3]_i_12_n_0\,
      I3 => Q(25),
      I4 => Q(27),
      I5 => Q(29),
      O => \s_exp_diff[7]_i_14_n_0\
    );
\s_exp_diff[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => sign_o_reg(27),
      I1 => sign_o_reg(25),
      I2 => \s_exp_diff[3]_i_10_n_0\,
      I3 => sign_o_reg(26),
      I4 => sign_o_reg(28),
      O => \s_exp_diff[7]_i_15_n_0\
    );
\s_exp_diff[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"590059FF59FF5900"
    )
        port map (
      I0 => sign_o_reg(29),
      I1 => sign_o_reg(28),
      I2 => \s_exp_diff[7]_i_9_n_0\,
      I3 => \s_mux_diff__0\(1),
      I4 => Q(29),
      I5 => \s_exp_diff[7]_i_10_n_0\,
      O => p_1_in(6)
    );
\s_exp_diff[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => sign_o_reg(28),
      I1 => \s_exp_diff[7]_i_9_n_0\,
      I2 => \s_mux_diff__0\(1),
      I3 => Q(28),
      I4 => \s_exp_diff[7]_i_11_n_0\,
      O => p_1_in(5)
    );
\s_exp_diff[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => sign_o_reg(27),
      I1 => \s_exp_diff[7]_i_12_n_0\,
      I2 => \s_mux_diff__0\(1),
      I3 => Q(27),
      I4 => \s_exp_diff[7]_i_13_n_0\,
      O => p_1_in(4)
    );
\s_exp_diff[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF30AA5530CF55AA"
    )
        port map (
      I0 => \s_exp_diff[7]_i_14_n_0\,
      I1 => \s_exp_diff[7]_i_15_n_0\,
      I2 => sign_o_reg(29),
      I3 => sign_o_reg(30),
      I4 => \s_mux_diff__0\(1),
      I5 => Q(30),
      O => \s_exp_diff[7]_i_5_n_0\
    );
\s_exp_diff[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF30AA5530CF55AA"
    )
        port map (
      I0 => \s_exp_diff[7]_i_10_n_0\,
      I1 => \s_exp_diff[7]_i_9_n_0\,
      I2 => sign_o_reg(28),
      I3 => sign_o_reg(29),
      I4 => \s_mux_diff__0\(1),
      I5 => Q(29),
      O => \s_exp_diff[7]_i_6_n_0\
    );
\s_exp_diff[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65956A"
    )
        port map (
      I0 => sign_o_reg(28),
      I1 => \s_exp_diff[7]_i_9_n_0\,
      I2 => \s_mux_diff__0\(1),
      I3 => Q(28),
      I4 => \s_exp_diff[7]_i_11_n_0\,
      O => \s_exp_diff[7]_i_7_n_0\
    );
\s_exp_diff[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65956A"
    )
        port map (
      I0 => sign_o_reg(27),
      I1 => \s_exp_diff[7]_i_12_n_0\,
      I2 => \s_mux_diff__0\(1),
      I3 => Q(27),
      I4 => \s_exp_diff[7]_i_13_n_0\,
      O => \s_exp_diff[7]_i_8_n_0\
    );
\s_exp_diff[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => sign_o_reg(26),
      I1 => sign_o_reg(23),
      I2 => sign_o_reg(24),
      I3 => \s_exp_diff[3]_i_13_n_0\,
      I4 => sign_o_reg(25),
      I5 => sign_o_reg(27),
      O => \s_exp_diff[7]_i_9_n_0\
    );
\s_exp_diff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_diff(0),
      Q => \s_exp_diff_reg_n_0_[0]\,
      R => '0'
    );
\s_exp_diff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_diff(1),
      Q => \s_exp_diff_reg_n_0_[1]\,
      R => '0'
    );
\s_exp_diff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_diff(2),
      Q => \s_exp_diff_reg_n_0_[2]\,
      R => '0'
    );
\s_exp_diff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_diff(3),
      Q => \s_exp_diff_reg_n_0_[3]\,
      R => '0'
    );
\s_exp_diff_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_exp_diff_reg[3]_i_1_n_0\,
      CO(2) => \s_exp_diff_reg[3]_i_1_n_1\,
      CO(1) => \s_exp_diff_reg[3]_i_1_n_2\,
      CO(0) => \s_exp_diff_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => p_1_in(3 downto 0),
      O(3 downto 0) => s_exp_diff(3 downto 0),
      S(3) => \s_exp_diff[3]_i_6_n_0\,
      S(2) => \s_exp_diff[3]_i_7_n_0\,
      S(1) => \s_exp_diff[3]_i_8_n_0\,
      S(0) => \s_exp_diff[3]_i_9_n_0\
    );
\s_exp_diff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_diff(4),
      Q => \s_exp_diff_reg_n_0_[4]\,
      R => '0'
    );
\s_exp_diff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_diff(5),
      Q => \s_exp_diff_reg_n_0_[5]\,
      R => '0'
    );
\s_exp_diff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_diff(6),
      Q => \s_exp_diff_reg_n_0_[6]\,
      R => '0'
    );
\s_exp_diff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_diff(7),
      Q => \s_exp_diff_reg_n_0_[7]\,
      R => '0'
    );
\s_exp_diff_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_exp_diff_reg[3]_i_1_n_0\,
      CO(3) => \NLW_s_exp_diff_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \s_exp_diff_reg[7]_i_1_n_1\,
      CO(1) => \s_exp_diff_reg[7]_i_1_n_2\,
      CO(0) => \s_exp_diff_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in(6 downto 4),
      O(3 downto 0) => s_exp_diff(7 downto 4),
      S(3) => \s_exp_diff[7]_i_5_n_0\,
      S(2) => \s_exp_diff[7]_i_6_n_0\,
      S(1) => \s_exp_diff[7]_i_7_n_0\,
      S(0) => \s_exp_diff[7]_i_8_n_0\
    );
\s_exp_o[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(23),
      O => \s_exp_o[0]_i_1_n_0\
    );
\s_exp_o[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(24),
      O => \s_exp_o[1]_i_1_n_0\
    );
\s_exp_o[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(25),
      O => \s_exp_o[2]_i_1_n_0\
    );
\s_exp_o[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(26),
      O => \s_exp_o[3]_i_1_n_0\
    );
\s_exp_o[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(27),
      O => \s_exp_o[4]_i_1_n_0\
    );
\s_exp_o[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(28),
      O => \s_exp_o[5]_i_1_n_0\
    );
\s_exp_o[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(29),
      O => \s_exp_o[6]_i_1_n_0\
    );
\s_exp_o[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => \s_mux_diff__0\(1),
      I2 => sign_o_reg(30),
      O => \s_exp_o[7]_i_1_n_0\
    );
\s_exp_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_o[0]_i_1_n_0\,
      Q => s_exp_o(0),
      R => '0'
    );
\s_exp_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_o[1]_i_1_n_0\,
      Q => s_exp_o(1),
      R => '0'
    );
\s_exp_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_o[2]_i_1_n_0\,
      Q => s_exp_o(2),
      R => '0'
    );
\s_exp_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_o[3]_i_1_n_0\,
      Q => s_exp_o(3),
      R => '0'
    );
\s_exp_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_o[4]_i_1_n_0\,
      Q => s_exp_o(4),
      R => '0'
    );
\s_exp_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_o[5]_i_1_n_0\,
      Q => s_exp_o(5),
      R => '0'
    );
\s_exp_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_o[6]_i_1_n_0\,
      Q => s_exp_o(6),
      R => '0'
    );
\s_exp_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_o[7]_i_1_n_0\,
      Q => s_exp_o(7),
      R => '0'
    );
\s_expo9_1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD557D555"
    )
        port map (
      I0 => \s_expo9_1_reg[0]\,
      I1 => prenorm_addsub_exp_o(7),
      I2 => \s_shl1[5]_i_5_n_0\,
      I3 => prenorm_addsub_exp_o(6),
      I4 => \s_shl1[5]_i_6_n_0\,
      I5 => \s_shl1_reg[5]_i_4_n_1\,
      O => \exp_o_reg[7]_1\
    );
\s_expo9_1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAAAAE"
    )
        port map (
      I0 => \s_expo9_1[1]_i_2_n_0\,
      I1 => \s_shl1[5]_i_6_n_0\,
      I2 => prenorm_addsub_exp_o(6),
      I3 => \s_shl1[5]_i_5_n_0\,
      I4 => prenorm_addsub_exp_o(7),
      O => \exp_o_reg[6]_5\
    );
\s_expo9_1[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A96A"
    )
        port map (
      I0 => prenorm_addsub_exp_o(1),
      I1 => \s_shr1_reg[0]\(0),
      I2 => \^exp_o_reg[0]_0\(0),
      I3 => \s_shl1_reg[0]\,
      O => \s_expo9_1[1]_i_2_n_0\
    );
\s_expo9_1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAAAAE"
    )
        port map (
      I0 => \s_expo9_1[2]_i_2_n_0\,
      I1 => \s_shl1[5]_i_6_n_0\,
      I2 => prenorm_addsub_exp_o(6),
      I3 => \s_shl1[5]_i_5_n_0\,
      I4 => prenorm_addsub_exp_o(7),
      O => \exp_o_reg[6]_4\
    );
\s_expo9_1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FDDC022"
    )
        port map (
      I0 => \s_shl1_reg[0]\,
      I1 => \^exp_o_reg[0]_0\(0),
      I2 => \s_shr1_reg[0]\(0),
      I3 => prenorm_addsub_exp_o(1),
      I4 => prenorm_addsub_exp_o(2),
      O => \s_expo9_1[2]_i_2_n_0\
    );
\s_expo9_1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAAAAE"
    )
        port map (
      I0 => \s_expo9_1[3]_i_2_n_0\,
      I1 => \s_shl1[5]_i_6_n_0\,
      I2 => prenorm_addsub_exp_o(6),
      I3 => \s_shl1[5]_i_5_n_0\,
      I4 => prenorm_addsub_exp_o(7),
      O => \exp_o_reg[6]_3\
    );
\s_expo9_1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAA996AAAAAAA"
    )
        port map (
      I0 => prenorm_addsub_exp_o(3),
      I1 => \^exp_o_reg[0]_0\(0),
      I2 => \s_shr1_reg[0]\(0),
      I3 => prenorm_addsub_exp_o(1),
      I4 => prenorm_addsub_exp_o(2),
      I5 => \s_shl1_reg[0]\,
      O => \s_expo9_1[3]_i_2_n_0\
    );
\s_expo9_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF666666666666F6"
    )
        port map (
      I0 => \s_expo9_1[5]_i_2_n_0\,
      I1 => \s_expo9_1[5]_i_3_n_0\,
      I2 => \s_shl1[5]_i_6_n_0\,
      I3 => prenorm_addsub_exp_o(6),
      I4 => \s_shl1[5]_i_5_n_0\,
      I5 => prenorm_addsub_exp_o(7),
      O => \exp_o_reg[6]_2\
    );
\s_expo9_1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD2FFD2FFD2"
    )
        port map (
      I0 => \s_expo9_1[5]_i_2_n_0\,
      I1 => \s_expo9_1[5]_i_3_n_0\,
      I2 => \s_expo9_1[5]_i_4_n_0\,
      I3 => \s_shl1[3]_i_2_n_0\,
      I4 => \s_expo9_1[5]_i_5_n_0\,
      I5 => prenorm_addsub_exp_o(7),
      O => \exp_o_reg[7]_0\
    );
\s_expo9_1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \s_shl1_reg[0]\,
      I1 => prenorm_addsub_exp_o(2),
      I2 => \^exp_o_reg[0]_0\(0),
      I3 => prenorm_addsub_exp_o(1),
      I4 => prenorm_addsub_exp_o(3),
      O => \s_expo9_1[5]_i_2_n_0\
    );
\s_expo9_1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => prenorm_addsub_exp_o(4),
      I1 => prenorm_addsub_exp_o(2),
      I2 => prenorm_addsub_exp_o(1),
      I3 => \s_shr1_reg[0]\(0),
      I4 => \^exp_o_reg[0]_0\(0),
      I5 => prenorm_addsub_exp_o(3),
      O => \s_expo9_1[5]_i_3_n_0\
    );
\s_expo9_1[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => prenorm_addsub_exp_o(5),
      I1 => prenorm_addsub_exp_o(3),
      I2 => \s_shl1[5]_i_12_n_0\,
      I3 => prenorm_addsub_exp_o(2),
      I4 => prenorm_addsub_exp_o(4),
      O => \s_expo9_1[5]_i_4_n_0\
    );
\s_expo9_1[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => prenorm_addsub_exp_o(6),
      I1 => prenorm_addsub_exp_o(4),
      I2 => prenorm_addsub_exp_o(2),
      I3 => \s_shl1[5]_i_12_n_0\,
      I4 => prenorm_addsub_exp_o(3),
      I5 => prenorm_addsub_exp_o(5),
      O => \s_expo9_1[5]_i_5_n_0\
    );
\s_expo9_1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D696"
    )
        port map (
      I0 => \s_shl1[5]_i_6_n_0\,
      I1 => prenorm_addsub_exp_o(6),
      I2 => \s_shl1[5]_i_5_n_0\,
      I3 => prenorm_addsub_exp_o(7),
      O => \exp_o_reg[6]_1\
    );
\s_expo9_1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \s_shl1_reg[5]_i_4_n_1\,
      I1 => prenorm_addsub_exp_o(7),
      I2 => \s_shl1[5]_i_5_n_0\,
      I3 => prenorm_addsub_exp_o(6),
      I4 => \s_shl1[5]_i_6_n_0\,
      O => s_shr11
    );
\s_expo9_1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD42"
    )
        port map (
      I0 => \s_shl1[5]_i_6_n_0\,
      I1 => prenorm_addsub_exp_o(6),
      I2 => \s_shl1[5]_i_5_n_0\,
      I3 => prenorm_addsub_exp_o(7),
      O => \exp_o_reg[6]_0\
    );
\s_shl1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"333A3A3A"
    )
        port map (
      I0 => \s_shl1_reg[0]\,
      I1 => \^exp_o_reg[0]_0\(0),
      I2 => \s_shl1_reg[5]_i_4_n_1\,
      I3 => \s_shl1[5]_i_7_n_0\,
      I4 => \s_shl1[5]_i_6_n_0\,
      O => \exp_o_reg[4]_0\(0)
    );
\s_shl1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F80000F8"
    )
        port map (
      I0 => \s_shl1[5]_i_6_n_0\,
      I1 => \s_shl1[5]_i_7_n_0\,
      I2 => \s_shl1_reg[5]_i_4_n_1\,
      I3 => \^exp_o_reg[0]_0\(0),
      I4 => prenorm_addsub_exp_o(1),
      O => \exp_o_reg[4]_0\(1)
    );
\s_shl1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F800000000F8"
    )
        port map (
      I0 => \s_shl1[5]_i_6_n_0\,
      I1 => \s_shl1[5]_i_7_n_0\,
      I2 => \s_shl1_reg[5]_i_4_n_1\,
      I3 => prenorm_addsub_exp_o(1),
      I4 => \^exp_o_reg[0]_0\(0),
      I5 => prenorm_addsub_exp_o(2),
      O => \exp_o_reg[4]_0\(2)
    );
\s_shl1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE00000000E"
    )
        port map (
      I0 => \s_shl1[3]_i_2_n_0\,
      I1 => \s_shl1_reg[5]_i_4_n_1\,
      I2 => prenorm_addsub_exp_o(2),
      I3 => \^exp_o_reg[0]_0\(0),
      I4 => prenorm_addsub_exp_o(1),
      I5 => prenorm_addsub_exp_o(3),
      O => \exp_o_reg[4]_0\(3)
    );
\s_shl1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \s_shl1[5]_i_13_n_0\,
      I1 => prenorm_addsub_exp_o(1),
      I2 => \^exp_o_reg[0]_0\(0),
      I3 => prenorm_addsub_exp_o(2),
      I4 => \s_shl1_reg[0]\,
      I5 => \s_shl1[5]_i_7_n_0\,
      O => \s_shl1[3]_i_2_n_0\
    );
\s_shl1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F80000F8"
    )
        port map (
      I0 => \s_shl1[5]_i_6_n_0\,
      I1 => \s_shl1[5]_i_7_n_0\,
      I2 => \s_shl1_reg[5]_i_4_n_1\,
      I3 => \s_shl1[5]_i_8_n_0\,
      I4 => prenorm_addsub_exp_o(4),
      O => \exp_o_reg[4]_0\(4)
    );
\s_shl1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888AB8888888"
    )
        port map (
      I0 => \s_shl1[5]_i_3_n_0\,
      I1 => \s_shl1_reg[5]_i_4_n_1\,
      I2 => prenorm_addsub_exp_o(7),
      I3 => \s_shl1[5]_i_5_n_0\,
      I4 => prenorm_addsub_exp_o(6),
      I5 => \s_shl1[5]_i_6_n_0\,
      O => SR(0)
    );
\s_shl1[5]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000045"
    )
        port map (
      I0 => prenorm_addsub_exp_o(3),
      I1 => \s_shl1[5]_i_12_n_0\,
      I2 => prenorm_addsub_exp_o(2),
      I3 => prenorm_addsub_exp_o(4),
      I4 => prenorm_addsub_exp_o(5),
      O => \s_shl1[5]_i_10_n_0\
    );
\s_shl1[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80020202"
    )
        port map (
      I0 => \s_expo9_1_reg[0]\,
      I1 => prenorm_addsub_exp_o(2),
      I2 => prenorm_addsub_exp_o(1),
      I3 => \s_shr1_reg[0]\(0),
      I4 => \^exp_o_reg[0]_0\(0),
      O => \s_shl1[5]_i_11_n_0\
    );
\s_shl1[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^exp_o_reg[0]_0\(0),
      I1 => \s_shr1_reg[0]\(0),
      I2 => prenorm_addsub_exp_o(1),
      O => \s_shl1[5]_i_12_n_0\
    );
\s_shl1[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FEEFE"
    )
        port map (
      I0 => prenorm_addsub_exp_o(5),
      I1 => prenorm_addsub_exp_o(4),
      I2 => prenorm_addsub_exp_o(2),
      I3 => \s_shl1[5]_i_12_n_0\,
      I4 => prenorm_addsub_exp_o(3),
      O => \s_shl1[5]_i_13_n_0\
    );
\s_shl1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F800000000F8"
    )
        port map (
      I0 => \s_shl1[5]_i_6_n_0\,
      I1 => \s_shl1[5]_i_7_n_0\,
      I2 => \s_shl1_reg[5]_i_4_n_1\,
      I3 => prenorm_addsub_exp_o(4),
      I4 => \s_shl1[5]_i_8_n_0\,
      I5 => prenorm_addsub_exp_o(5),
      O => \exp_o_reg[4]_0\(5)
    );
\s_shl1[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \s_shl1[5]_i_8_n_0\,
      I1 => prenorm_addsub_exp_o(4),
      I2 => prenorm_addsub_exp_o(6),
      I3 => prenorm_addsub_exp_o(7),
      I4 => prenorm_addsub_exp_o(5),
      O => \s_shl1[5]_i_3_n_0\
    );
\s_shl1[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => prenorm_addsub_exp_o(5),
      I1 => prenorm_addsub_exp_o(3),
      I2 => \s_shl1[5]_i_12_n_0\,
      I3 => prenorm_addsub_exp_o(2),
      I4 => prenorm_addsub_exp_o(4),
      O => \s_shl1[5]_i_5_n_0\
    );
\s_shl1[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \s_shl1_reg[0]\,
      I1 => prenorm_addsub_exp_o(2),
      I2 => \^exp_o_reg[0]_0\(0),
      I3 => prenorm_addsub_exp_o(1),
      I4 => \s_shl1[5]_i_13_n_0\,
      O => \s_shl1[5]_i_6_n_0\
    );
\s_shl1[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => prenorm_addsub_exp_o(7),
      I1 => \s_shl1[5]_i_5_n_0\,
      I2 => prenorm_addsub_exp_o(6),
      O => \s_shl1[5]_i_7_n_0\
    );
\s_shl1[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => prenorm_addsub_exp_o(3),
      I1 => prenorm_addsub_exp_o(1),
      I2 => \^exp_o_reg[0]_0\(0),
      I3 => prenorm_addsub_exp_o(2),
      O => \s_shl1[5]_i_8_n_0\
    );
\s_shl1[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => prenorm_addsub_exp_o(7),
      I1 => \s_shl1[5]_i_5_n_0\,
      I2 => prenorm_addsub_exp_o(6),
      O => \s_shl1[5]_i_9_n_0\
    );
\s_shl1_reg[5]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_s_shl1_reg[5]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \s_shl1_reg[5]_i_4_n_1\,
      CO(1) => \s_shl1_reg[5]_i_4_n_2\,
      CO(0) => \s_shl1_reg[5]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_s_shl1_reg[5]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \s_shl1[5]_i_9_n_0\,
      S(1) => \s_shl1[5]_i_10_n_0\,
      S(0) => \s_shl1[5]_i_11_n_0\
    );
\s_shr1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AA82AAA"
    )
        port map (
      I0 => \s_shr1_reg[0]\(0),
      I1 => prenorm_addsub_exp_o(7),
      I2 => \s_shl1[5]_i_5_n_0\,
      I3 => prenorm_addsub_exp_o(6),
      I4 => \s_shl1[5]_i_6_n_0\,
      I5 => \s_shl1_reg[5]_i_4_n_1\,
      O => \fract_o_reg[27]\
    );
sign_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1E2D1E2D1E2D000"
    )
        port map (
      I0 => sign_o_reg_0(0),
      I1 => \i_addsub/gtOp\,
      I2 => Q(31),
      I3 => sign_o_reg(31),
      I4 => sign_o_reg_1,
      I5 => sign_o_reg_2,
      O => \s_fpu_op_i_reg[0]\
    );
sign_o_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(22),
      I1 => prenorm_addsub_fractb_28_o(22),
      I2 => prenorm_addsub_fractb_28_o(23),
      I3 => prenorm_addsub_fracta_28_o(23),
      O => sign_o_i_15_n_0
    );
sign_o_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(20),
      I1 => prenorm_addsub_fractb_28_o(20),
      I2 => prenorm_addsub_fractb_28_o(21),
      I3 => prenorm_addsub_fracta_28_o(21),
      O => sign_o_i_16_n_0
    );
sign_o_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(18),
      I1 => prenorm_addsub_fractb_28_o(18),
      I2 => prenorm_addsub_fractb_28_o(19),
      I3 => prenorm_addsub_fracta_28_o(19),
      O => sign_o_i_17_n_0
    );
sign_o_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(16),
      I1 => prenorm_addsub_fractb_28_o(16),
      I2 => prenorm_addsub_fractb_28_o(17),
      I3 => prenorm_addsub_fracta_28_o(17),
      O => sign_o_i_18_n_0
    );
sign_o_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(22),
      I1 => prenorm_addsub_fractb_28_o(22),
      I2 => prenorm_addsub_fracta_28_o(23),
      I3 => prenorm_addsub_fractb_28_o(23),
      O => sign_o_i_19_n_0
    );
sign_o_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(20),
      I1 => prenorm_addsub_fractb_28_o(20),
      I2 => prenorm_addsub_fracta_28_o(21),
      I3 => prenorm_addsub_fractb_28_o(21),
      O => sign_o_i_20_n_0
    );
sign_o_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(18),
      I1 => prenorm_addsub_fractb_28_o(18),
      I2 => prenorm_addsub_fracta_28_o(19),
      I3 => prenorm_addsub_fractb_28_o(19),
      O => sign_o_i_21_n_0
    );
sign_o_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(16),
      I1 => prenorm_addsub_fractb_28_o(16),
      I2 => prenorm_addsub_fracta_28_o(17),
      I3 => prenorm_addsub_fractb_28_o(17),
      O => sign_o_i_22_n_0
    );
sign_o_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(14),
      I1 => prenorm_addsub_fractb_28_o(14),
      I2 => prenorm_addsub_fractb_28_o(15),
      I3 => prenorm_addsub_fracta_28_o(15),
      O => sign_o_i_25_n_0
    );
sign_o_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(12),
      I1 => prenorm_addsub_fractb_28_o(12),
      I2 => prenorm_addsub_fractb_28_o(13),
      I3 => prenorm_addsub_fracta_28_o(13),
      O => sign_o_i_26_n_0
    );
sign_o_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(10),
      I1 => prenorm_addsub_fractb_28_o(10),
      I2 => prenorm_addsub_fractb_28_o(11),
      I3 => prenorm_addsub_fracta_28_o(11),
      O => sign_o_i_27_n_0
    );
sign_o_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(8),
      I1 => prenorm_addsub_fractb_28_o(8),
      I2 => prenorm_addsub_fractb_28_o(9),
      I3 => prenorm_addsub_fracta_28_o(9),
      O => sign_o_i_28_n_0
    );
sign_o_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(14),
      I1 => prenorm_addsub_fractb_28_o(14),
      I2 => prenorm_addsub_fracta_28_o(15),
      I3 => prenorm_addsub_fractb_28_o(15),
      O => sign_o_i_29_n_0
    );
sign_o_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(12),
      I1 => prenorm_addsub_fractb_28_o(12),
      I2 => prenorm_addsub_fracta_28_o(13),
      I3 => prenorm_addsub_fractb_28_o(13),
      O => sign_o_i_30_n_0
    );
sign_o_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(10),
      I1 => prenorm_addsub_fractb_28_o(10),
      I2 => prenorm_addsub_fracta_28_o(11),
      I3 => prenorm_addsub_fractb_28_o(11),
      O => sign_o_i_31_n_0
    );
sign_o_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(8),
      I1 => prenorm_addsub_fractb_28_o(8),
      I2 => prenorm_addsub_fracta_28_o(9),
      I3 => prenorm_addsub_fractb_28_o(9),
      O => sign_o_i_32_n_0
    );
sign_o_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(6),
      I1 => prenorm_addsub_fractb_28_o(6),
      I2 => prenorm_addsub_fractb_28_o(7),
      I3 => prenorm_addsub_fracta_28_o(7),
      O => sign_o_i_33_n_0
    );
sign_o_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(4),
      I1 => prenorm_addsub_fractb_28_o(4),
      I2 => prenorm_addsub_fractb_28_o(5),
      I3 => prenorm_addsub_fracta_28_o(5),
      O => sign_o_i_34_n_0
    );
sign_o_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(2),
      I1 => prenorm_addsub_fractb_28_o(2),
      I2 => prenorm_addsub_fractb_28_o(3),
      I3 => prenorm_addsub_fracta_28_o(3),
      O => sign_o_i_35_n_0
    );
sign_o_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(0),
      I1 => prenorm_addsub_fractb_28_o(0),
      I2 => prenorm_addsub_fractb_28_o(1),
      I3 => prenorm_addsub_fracta_28_o(1),
      O => sign_o_i_36_n_0
    );
sign_o_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(6),
      I1 => prenorm_addsub_fractb_28_o(6),
      I2 => prenorm_addsub_fracta_28_o(7),
      I3 => prenorm_addsub_fractb_28_o(7),
      O => sign_o_i_37_n_0
    );
sign_o_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(4),
      I1 => prenorm_addsub_fractb_28_o(4),
      I2 => prenorm_addsub_fracta_28_o(5),
      I3 => prenorm_addsub_fractb_28_o(5),
      O => sign_o_i_38_n_0
    );
sign_o_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(2),
      I1 => prenorm_addsub_fractb_28_o(2),
      I2 => prenorm_addsub_fracta_28_o(3),
      I3 => prenorm_addsub_fractb_28_o(3),
      O => sign_o_i_39_n_0
    );
sign_o_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(0),
      I1 => prenorm_addsub_fractb_28_o(0),
      I2 => prenorm_addsub_fracta_28_o(1),
      I3 => prenorm_addsub_fractb_28_o(1),
      O => sign_o_i_40_n_0
    );
sign_o_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(26),
      I1 => prenorm_addsub_fractb_28_o(26),
      O => sign_o_i_6_n_0
    );
sign_o_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(24),
      I1 => prenorm_addsub_fractb_28_o(24),
      I2 => prenorm_addsub_fractb_28_o(25),
      I3 => prenorm_addsub_fracta_28_o(25),
      O => sign_o_i_7_n_0
    );
sign_o_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => prenorm_addsub_fractb_28_o(26),
      I1 => prenorm_addsub_fracta_28_o(26),
      O => sign_o_i_8_n_0
    );
sign_o_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => prenorm_addsub_fracta_28_o(24),
      I1 => prenorm_addsub_fractb_28_o(24),
      I2 => prenorm_addsub_fracta_28_o(25),
      I3 => prenorm_addsub_fractb_28_o(25),
      O => sign_o_i_9_n_0
    );
sign_o_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => sign_o_reg_i_24_n_0,
      CO(3) => sign_o_reg_i_14_n_0,
      CO(2) => sign_o_reg_i_14_n_1,
      CO(1) => sign_o_reg_i_14_n_2,
      CO(0) => sign_o_reg_i_14_n_3,
      CYINIT => '0',
      DI(3) => sign_o_i_25_n_0,
      DI(2) => sign_o_i_26_n_0,
      DI(1) => sign_o_i_27_n_0,
      DI(0) => sign_o_i_28_n_0,
      O(3 downto 0) => NLW_sign_o_reg_i_14_O_UNCONNECTED(3 downto 0),
      S(3) => sign_o_i_29_n_0,
      S(2) => sign_o_i_30_n_0,
      S(1) => sign_o_i_31_n_0,
      S(0) => sign_o_i_32_n_0
    );
sign_o_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => sign_o_reg_i_5_n_0,
      CO(3 downto 2) => NLW_sign_o_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => \i_addsub/gtOp\,
      CO(0) => sign_o_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => sign_o_i_6_n_0,
      DI(0) => sign_o_i_7_n_0,
      O(3 downto 0) => NLW_sign_o_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => sign_o_i_8_n_0,
      S(0) => sign_o_i_9_n_0
    );
sign_o_reg_i_24: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sign_o_reg_i_24_n_0,
      CO(2) => sign_o_reg_i_24_n_1,
      CO(1) => sign_o_reg_i_24_n_2,
      CO(0) => sign_o_reg_i_24_n_3,
      CYINIT => '0',
      DI(3) => sign_o_i_33_n_0,
      DI(2) => sign_o_i_34_n_0,
      DI(1) => sign_o_i_35_n_0,
      DI(0) => sign_o_i_36_n_0,
      O(3 downto 0) => NLW_sign_o_reg_i_24_O_UNCONNECTED(3 downto 0),
      S(3) => sign_o_i_37_n_0,
      S(2) => sign_o_i_38_n_0,
      S(1) => sign_o_i_39_n_0,
      S(0) => sign_o_i_40_n_0
    );
sign_o_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => sign_o_reg_i_14_n_0,
      CO(3) => sign_o_reg_i_5_n_0,
      CO(2) => sign_o_reg_i_5_n_1,
      CO(1) => sign_o_reg_i_5_n_2,
      CO(0) => sign_o_reg_i_5_n_3,
      CYINIT => '0',
      DI(3) => sign_o_i_15_n_0,
      DI(2) => sign_o_i_16_n_0,
      DI(1) => sign_o_i_17_n_0,
      DI(0) => sign_o_i_18_n_0,
      O(3 downto 0) => NLW_sign_o_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => sign_o_i_19_n_0,
      S(2) => sign_o_i_20_n_0,
      S(1) => sign_o_i_21_n_0,
      S(0) => sign_o_i_22_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_0_0_pre_norm_div is
  port (
    s_expb_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_expa_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_opa_i_reg[13]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \exp_10_o_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_expb_in_reg[0]_0\ : in STD_LOGIC;
    \s_expa_in_reg[0]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \s_expa_in_reg[0]_1\ : in STD_LOGIC;
    \s_dvsor_i_reg[0]\ : in STD_LOGIC;
    \s_dvsor_i_reg[0]_0\ : in STD_LOGIC;
    \s_dvsor_i_reg[0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_0_0_pre_norm_div : entity is "pre_norm_div";
end fpu_design_fpu_0_0_pre_norm_div;

architecture STRUCTURE of fpu_design_fpu_0_0_pre_norm_div is
  signal \^plusop0\ : STD_LOGIC;
  signal \s_dvdnd_i[27]_i_3_n_0\ : STD_LOGIC;
  signal \s_dvdnd_i[27]_i_4_n_0\ : STD_LOGIC;
  signal \s_dvdnd_i[27]_i_5_n_0\ : STD_LOGIC;
  signal \s_dvdnd_i[27]_i_6_n_0\ : STD_LOGIC;
  signal \s_dvdnd_i[27]_i_7_n_0\ : STD_LOGIC;
  signal s_exp_10_o : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^s_expa_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_expa_in[0]_i_1_n_0\ : STD_LOGIC;
  signal \^s_expb_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_expb_in[0]_i_1_n_0\ : STD_LOGIC;
  signal \^s_opa_i_reg[13]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s_dvdnd_i[27]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \s_expa_in[0]_i_1\ : label is "soft_lutpair140";
begin
  plusOp0 <= \^plusop0\;
  s_expa_in(0) <= \^s_expa_in\(0);
  s_expb_in(0) <= \^s_expb_in\(0);
  \s_opa_i_reg[13]\ <= \^s_opa_i_reg[13]\;
\exp_10_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_10_o(0),
      Q => \exp_10_o_reg[9]_0\(0),
      R => '0'
    );
\exp_10_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_10_o(1),
      Q => \exp_10_o_reg[9]_0\(1),
      R => '0'
    );
\exp_10_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_10_o(2),
      Q => \exp_10_o_reg[9]_0\(2),
      R => '0'
    );
\exp_10_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_10_o(3),
      Q => \exp_10_o_reg[9]_0\(3),
      R => '0'
    );
\exp_10_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_10_o(4),
      Q => \exp_10_o_reg[9]_0\(4),
      R => '0'
    );
\exp_10_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_10_o(5),
      Q => \exp_10_o_reg[9]_0\(5),
      R => '0'
    );
\exp_10_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_10_o(6),
      Q => \exp_10_o_reg[9]_0\(6),
      R => '0'
    );
\exp_10_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_10_o(7),
      Q => \exp_10_o_reg[9]_0\(7),
      R => '0'
    );
\exp_10_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_10_o(8),
      Q => \exp_10_o_reg[9]_0\(8),
      R => '0'
    );
\exp_10_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_exp_10_o(9),
      Q => \exp_10_o_reg[9]_0\(9),
      R => '0'
    );
\s_dvdnd_i[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_dvdnd_i[27]_i_3_n_0\,
      I1 => \s_dvdnd_i[27]_i_4_n_0\,
      I2 => \s_expa_in_reg[0]_1\,
      I3 => \s_dvdnd_i[27]_i_5_n_0\,
      O => \^s_opa_i_reg[13]\
    );
\s_dvdnd_i[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \s_expa_in_reg[0]_0\(13),
      I1 => \s_expa_in_reg[0]_0\(14),
      I2 => \s_expa_in_reg[0]_0\(11),
      I3 => \s_expa_in_reg[0]_0\(12),
      I4 => \s_dvdnd_i[27]_i_6_n_0\,
      O => \s_dvdnd_i[27]_i_3_n_0\
    );
\s_dvdnd_i[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \s_expa_in_reg[0]_0\(5),
      I1 => \s_expa_in_reg[0]_0\(6),
      I2 => \s_expa_in_reg[0]_0\(3),
      I3 => \s_expa_in_reg[0]_0\(4),
      I4 => \s_dvdnd_i[27]_i_7_n_0\,
      O => \s_dvdnd_i[27]_i_4_n_0\
    );
\s_dvdnd_i[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \s_expa_in_reg[0]_0\(21),
      I1 => \s_expa_in_reg[0]_0\(22),
      I2 => \s_expa_in_reg[0]_0\(19),
      I3 => \s_expa_in_reg[0]_0\(20),
      I4 => \s_expa_in_reg[0]_0\(2),
      I5 => \s_expa_in_reg[0]_0\(1),
      O => \s_dvdnd_i[27]_i_5_n_0\
    );
\s_dvdnd_i[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_expa_in_reg[0]_0\(16),
      I1 => \s_expa_in_reg[0]_0\(15),
      I2 => \s_expa_in_reg[0]_0\(18),
      I3 => \s_expa_in_reg[0]_0\(17),
      O => \s_dvdnd_i[27]_i_6_n_0\
    );
\s_dvdnd_i[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_expa_in_reg[0]_0\(8),
      I1 => \s_expa_in_reg[0]_0\(7),
      I2 => \s_expa_in_reg[0]_0\(10),
      I3 => \s_expa_in_reg[0]_0\(9),
      O => \s_dvdnd_i[27]_i_7_n_0\
    );
\s_dvsor_i[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \s_dvsor_i_reg[0]\,
      I1 => \s_dvsor_i_reg[0]_0\,
      I2 => \s_expb_in_reg[0]_0\,
      I3 => \s_dvsor_i_reg[0]_1\,
      I4 => Q(0),
      O => \^plusop0\
    );
\s_exp_10_o[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \s_expa_in_reg[0]_0\(0),
      I1 => \^s_opa_i_reg[13]\,
      I2 => \^s_expb_in\(0),
      O => DI(0)
    );
\s_exp_10_o[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
        port map (
      I0 => \s_expa_in_reg[0]_0\(0),
      I1 => \^s_opa_i_reg[13]\,
      I2 => \^s_expb_in\(0),
      I3 => \^plusop0\,
      I4 => \^s_expa_in\(0),
      O => S(0)
    );
\s_exp_10_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(0),
      Q => s_exp_10_o(0),
      R => '0'
    );
\s_exp_10_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(1),
      Q => s_exp_10_o(1),
      R => '0'
    );
\s_exp_10_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(2),
      Q => s_exp_10_o(2),
      R => '0'
    );
\s_exp_10_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(3),
      Q => s_exp_10_o(3),
      R => '0'
    );
\s_exp_10_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(4),
      Q => s_exp_10_o(4),
      R => '0'
    );
\s_exp_10_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(5),
      Q => s_exp_10_o(5),
      R => '0'
    );
\s_exp_10_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(6),
      Q => s_exp_10_o(6),
      R => '0'
    );
\s_exp_10_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(7),
      Q => s_exp_10_o(7),
      R => '0'
    );
\s_exp_10_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(8),
      Q => s_exp_10_o(8),
      R => '0'
    );
\s_exp_10_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => D(9),
      Q => s_exp_10_o(9),
      R => '0'
    );
\s_expa_in[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \s_expa_in_reg[0]_0\(23),
      I1 => \s_expa_in_reg[0]_1\,
      O => \s_expa_in[0]_i_1_n_0\
    );
\s_expa_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expa_in[0]_i_1_n_0\,
      Q => \^s_expa_in\(0),
      R => '0'
    );
\s_expb_in[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \s_expb_in_reg[0]_0\,
      O => \s_expb_in[0]_i_1_n_0\
    );
\s_expb_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_expb_in[0]_i_1_n_0\,
      Q => \^s_expb_in\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_0_0_pre_norm_mul is
  port (
    \s_opa_i_reg[25]\ : out STD_LOGIC;
    \s_opb_i_reg[25]\ : out STD_LOGIC;
    exp_10_o : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \exp_10_o_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_0_0_pre_norm_mul : entity is "pre_norm_mul";
end fpu_design_fpu_0_0_pre_norm_mul;

architecture STRUCTURE of fpu_design_fpu_0_0_pre_norm_mul is
  signal \exp_10_o[3]_i_2_n_0\ : STD_LOGIC;
  signal \exp_10_o[3]_i_3_n_0\ : STD_LOGIC;
  signal \exp_10_o[3]_i_4_n_0\ : STD_LOGIC;
  signal \exp_10_o[3]_i_5_n_0\ : STD_LOGIC;
  signal \exp_10_o[3]_i_6_n_0\ : STD_LOGIC;
  signal \exp_10_o[3]_i_7_n_0\ : STD_LOGIC;
  signal \exp_10_o[3]_i_8_n_0\ : STD_LOGIC;
  signal \exp_10_o[3]_i_9_n_0\ : STD_LOGIC;
  signal \exp_10_o[7]_i_2_n_0\ : STD_LOGIC;
  signal \exp_10_o[7]_i_3_n_0\ : STD_LOGIC;
  signal \exp_10_o[7]_i_4_n_0\ : STD_LOGIC;
  signal \exp_10_o[7]_i_5_n_0\ : STD_LOGIC;
  signal \exp_10_o[7]_i_6_n_0\ : STD_LOGIC;
  signal \exp_10_o[7]_i_7_n_0\ : STD_LOGIC;
  signal \exp_10_o[7]_i_8_n_0\ : STD_LOGIC;
  signal \exp_10_o[7]_i_9_n_0\ : STD_LOGIC;
  signal \exp_10_o[9]_i_2_n_0\ : STD_LOGIC;
  signal \exp_10_o_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \exp_10_o_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \exp_10_o_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \exp_10_o_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \exp_10_o_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \exp_10_o_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \exp_10_o_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \exp_10_o_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \exp_10_o_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \s_fracta_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \s_fractb_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \^s_opa_i_reg[25]\ : STD_LOGIC;
  signal \^s_opb_i_reg[25]\ : STD_LOGIC;
  signal \NLW_exp_10_o_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_exp_10_o_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute HLUTNM : string;
  attribute HLUTNM of \exp_10_o[3]_i_4\ : label is "lutpair23";
  attribute HLUTNM of \exp_10_o[3]_i_9\ : label is "lutpair23";
begin
  \s_opa_i_reg[25]\ <= \^s_opa_i_reg[25]\;
  \s_opb_i_reg[25]\ <= \^s_opb_i_reg[25]\;
\exp_10_o[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \exp_10_o_reg[7]_0\(2),
      O => \exp_10_o[3]_i_2_n_0\
    );
\exp_10_o[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => Q(1),
      I1 => \exp_10_o_reg[7]_0\(1),
      I2 => \exp_10_o_reg[7]_0\(0),
      I3 => Q(0),
      O => \exp_10_o[3]_i_3_n_0\
    );
\exp_10_o[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^s_opa_i_reg[25]\,
      I1 => \^s_opb_i_reg[25]\,
      O => \exp_10_o[3]_i_4_n_0\
    );
\exp_10_o[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_opb_i_reg[25]\,
      I1 => \^s_opa_i_reg[25]\,
      O => \exp_10_o[3]_i_5_n_0\
    );
\exp_10_o[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \exp_10_o_reg[7]_0\(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \exp_10_o_reg[7]_0\(3),
      O => \exp_10_o[3]_i_6_n_0\
    );
\exp_10_o[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => Q(0),
      I1 => \exp_10_o_reg[7]_0\(0),
      I2 => \exp_10_o_reg[7]_0\(1),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \exp_10_o_reg[7]_0\(2),
      O => \exp_10_o[3]_i_7_n_0\
    );
\exp_10_o[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \exp_10_o[3]_i_4_n_0\,
      I1 => \exp_10_o_reg[7]_0\(1),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \exp_10_o_reg[7]_0\(0),
      O => \exp_10_o[3]_i_8_n_0\
    );
\exp_10_o[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^s_opa_i_reg[25]\,
      I1 => \^s_opb_i_reg[25]\,
      I2 => Q(0),
      I3 => \exp_10_o_reg[7]_0\(0),
      O => \exp_10_o[3]_i_9_n_0\
    );
\exp_10_o[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \exp_10_o_reg[7]_0\(7),
      O => \exp_10_o[7]_i_2_n_0\
    );
\exp_10_o[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => \exp_10_o_reg[7]_0\(5),
      O => \exp_10_o[7]_i_3_n_0\
    );
\exp_10_o[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(4),
      I1 => \exp_10_o_reg[7]_0\(4),
      O => \exp_10_o[7]_i_4_n_0\
    );
\exp_10_o[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => \exp_10_o_reg[7]_0\(3),
      O => \exp_10_o[7]_i_5_n_0\
    );
\exp_10_o[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => Q(7),
      I1 => \exp_10_o_reg[7]_0\(7),
      I2 => \exp_10_o_reg[7]_0\(6),
      I3 => Q(6),
      O => \exp_10_o[7]_i_6_n_0\
    );
\exp_10_o[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \exp_10_o_reg[7]_0\(5),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \exp_10_o_reg[7]_0\(6),
      O => \exp_10_o[7]_i_7_n_0\
    );
\exp_10_o[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \exp_10_o_reg[7]_0\(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \exp_10_o_reg[7]_0\(5),
      O => \exp_10_o[7]_i_8_n_0\
    );
\exp_10_o[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \exp_10_o_reg[7]_0\(3),
      I1 => Q(3),
      I2 => Q(4),
      I3 => \exp_10_o_reg[7]_0\(4),
      O => \exp_10_o[7]_i_9_n_0\
    );
\exp_10_o[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exp_10_o_reg[7]_0\(7),
      I1 => Q(7),
      O => \exp_10_o[9]_i_2_n_0\
    );
\exp_10_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => minusOp(0),
      Q => exp_10_o(0),
      R => '0'
    );
\exp_10_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => minusOp(1),
      Q => exp_10_o(1),
      R => '0'
    );
\exp_10_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => minusOp(2),
      Q => exp_10_o(2),
      R => '0'
    );
\exp_10_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => minusOp(3),
      Q => exp_10_o(3),
      R => '0'
    );
\exp_10_o_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \exp_10_o_reg[3]_i_1_n_0\,
      CO(2) => \exp_10_o_reg[3]_i_1_n_1\,
      CO(1) => \exp_10_o_reg[3]_i_1_n_2\,
      CO(0) => \exp_10_o_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \exp_10_o[3]_i_2_n_0\,
      DI(2) => \exp_10_o[3]_i_3_n_0\,
      DI(1) => \exp_10_o[3]_i_4_n_0\,
      DI(0) => \exp_10_o[3]_i_5_n_0\,
      O(3 downto 0) => minusOp(3 downto 0),
      S(3) => \exp_10_o[3]_i_6_n_0\,
      S(2) => \exp_10_o[3]_i_7_n_0\,
      S(1) => \exp_10_o[3]_i_8_n_0\,
      S(0) => \exp_10_o[3]_i_9_n_0\
    );
\exp_10_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => minusOp(4),
      Q => exp_10_o(4),
      R => '0'
    );
\exp_10_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => minusOp(5),
      Q => exp_10_o(5),
      R => '0'
    );
\exp_10_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => minusOp(6),
      Q => exp_10_o(6),
      R => '0'
    );
\exp_10_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => minusOp(7),
      Q => exp_10_o(7),
      R => '0'
    );
\exp_10_o_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exp_10_o_reg[3]_i_1_n_0\,
      CO(3) => \exp_10_o_reg[7]_i_1_n_0\,
      CO(2) => \exp_10_o_reg[7]_i_1_n_1\,
      CO(1) => \exp_10_o_reg[7]_i_1_n_2\,
      CO(0) => \exp_10_o_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \exp_10_o[7]_i_2_n_0\,
      DI(2) => \exp_10_o[7]_i_3_n_0\,
      DI(1) => \exp_10_o[7]_i_4_n_0\,
      DI(0) => \exp_10_o[7]_i_5_n_0\,
      O(3 downto 0) => minusOp(7 downto 4),
      S(3) => \exp_10_o[7]_i_6_n_0\,
      S(2) => \exp_10_o[7]_i_7_n_0\,
      S(1) => \exp_10_o[7]_i_8_n_0\,
      S(0) => \exp_10_o[7]_i_9_n_0\
    );
\exp_10_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => minusOp(8),
      Q => exp_10_o(8),
      R => '0'
    );
\exp_10_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => minusOp(9),
      Q => exp_10_o(9),
      R => '0'
    );
\exp_10_o_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exp_10_o_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_exp_10_o_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \exp_10_o_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 2) => \NLW_exp_10_o_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => minusOp(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \exp_10_o[9]_i_2_n_0\
    );
\s_fracta_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \exp_10_o_reg[7]_0\(2),
      I1 => \exp_10_o_reg[7]_0\(3),
      I2 => \exp_10_o_reg[7]_0\(0),
      I3 => \exp_10_o_reg[7]_0\(1),
      I4 => \s_fracta_i[23]_i_2_n_0\,
      O => \^s_opa_i_reg[25]\
    );
\s_fracta_i[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \exp_10_o_reg[7]_0\(5),
      I1 => \exp_10_o_reg[7]_0\(4),
      I2 => \exp_10_o_reg[7]_0\(7),
      I3 => \exp_10_o_reg[7]_0\(6),
      O => \s_fracta_i[23]_i_2_n_0\
    );
\s_fractb_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \s_fractb_i[23]_i_2_n_0\,
      O => \^s_opb_i_reg[25]\
    );
\s_fractb_i[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(7),
      I3 => Q(6),
      O => \s_fractb_i[23]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_0_0_pre_norm_sqrt is
  port (
    \s_opa_i_reg[28]\ : out STD_LOGIC;
    \s_exp_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \s_exp_o_reg[0]_0\ : in STD_LOGIC;
    clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_0_0_pre_norm_sqrt : entity is "pre_norm_sqrt";
end fpu_design_fpu_0_0_pre_norm_sqrt;

architecture STRUCTURE of fpu_design_fpu_0_0_pre_norm_sqrt is
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \s_exp_o[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_exp_o[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_exp_o[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_exp_o[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_exp_o[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_exp_o[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \^s_opa_i_reg[28]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s_exp_o[1]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \s_exp_o[2]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \s_exp_o[3]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \s_exp_o[4]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \s_exp_o[6]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \s_exp_o[7]_i_2\ : label is "soft_lutpair143";
begin
  \s_opa_i_reg[28]\ <= \^s_opa_i_reg[28]\;
\s_exp_o[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => p_1_in(0)
    );
\s_exp_o[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \s_exp_o[1]_i_1__0_n_0\
    );
\s_exp_o[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(5),
      O => \s_exp_o[2]_i_1__0_n_0\
    );
\s_exp_o[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(6),
      O => \s_exp_o[3]_i_1__0_n_0\
    );
\s_exp_o[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(5),
      I4 => Q(7),
      O => \s_exp_o[4]_i_1__0_n_0\
    );
\s_exp_o[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(6),
      I5 => Q(8),
      O => \s_exp_o[5]_i_1__0_n_0\
    );
\s_exp_o[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^s_opa_i_reg[28]\,
      I1 => Q(9),
      O => p_1_in(6)
    );
\s_exp_o[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \s_exp_o_reg[0]_0\,
      O => \s_exp_o[7]_i_1__0_n_0\
    );
\s_exp_o[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_opa_i_reg[28]\,
      I1 => Q(9),
      O => p_1_in(7)
    );
\s_exp_o[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(6),
      I5 => Q(8),
      O => \^s_opa_i_reg[28]\
    );
\s_exp_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => p_1_in(0),
      Q => \s_exp_o_reg[7]_0\(0),
      R => \s_exp_o[7]_i_1__0_n_0\
    );
\s_exp_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_o[1]_i_1__0_n_0\,
      Q => \s_exp_o_reg[7]_0\(1),
      R => \s_exp_o[7]_i_1__0_n_0\
    );
\s_exp_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_o[2]_i_1__0_n_0\,
      Q => \s_exp_o_reg[7]_0\(2),
      R => \s_exp_o[7]_i_1__0_n_0\
    );
\s_exp_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_o[3]_i_1__0_n_0\,
      Q => \s_exp_o_reg[7]_0\(3),
      R => \s_exp_o[7]_i_1__0_n_0\
    );
\s_exp_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_o[4]_i_1__0_n_0\,
      Q => \s_exp_o_reg[7]_0\(4),
      R => \s_exp_o[7]_i_1__0_n_0\
    );
\s_exp_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_exp_o[5]_i_1__0_n_0\,
      Q => \s_exp_o_reg[7]_0\(5),
      R => \s_exp_o[7]_i_1__0_n_0\
    );
\s_exp_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => p_1_in(6),
      Q => \s_exp_o_reg[7]_0\(6),
      R => \s_exp_o[7]_i_1__0_n_0\
    );
\s_exp_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => p_1_in(7),
      Q => \s_exp_o_reg[7]_0\(7),
      R => \s_exp_o[7]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_0_0_serial_div is
  port (
    s_start_i : out STD_LOGIC;
    \s_dvdnd_i_reg[39]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_dvsor_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_dvdnd_i_reg[37]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_dvsor_i_reg[23]_0\ : out STD_LOGIC;
    \s_opb_i_reg[13]\ : out STD_LOGIC;
    \s_opb_i_reg[5]\ : out STD_LOGIC;
    \s_opb_i_reg[21]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \prod2[0][2][17]_i_4_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \prod2[0][3][11]_i_4_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \prod2[0][0][23]_i_4_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \s_dvsor_i_reg[4]_0\ : out STD_LOGIC;
    \s_dvdnd_i_reg[32]_0\ : out STD_LOGIC;
    \s_dvsor_i_reg[6]_0\ : out STD_LOGIC;
    \s_dvdnd_i_reg[32]_1\ : out STD_LOGIC;
    \s_dvdnd_i_reg[49]_0\ : out STD_LOGIC;
    s_output_o1_in : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \s_output1_reg[31]\ : out STD_LOGIC;
    \s_output1_reg[31]_0\ : out STD_LOGIC;
    s_div_zero_o : out STD_LOGIC;
    \s_qutnt_o_reg[26]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \s_rmndr_o_reg[26]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    s_start_i_reg_0 : in STD_LOGIC;
    clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \s_dvsor_i_reg[23]_1\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \prod2_reg[0][1][15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \prod2_reg[2][2][7]\ : in STD_LOGIC;
    \prod2_reg[2][2][11]\ : in STD_LOGIC;
    \prod2_reg[0][1][7]\ : in STD_LOGIC;
    \prod2_reg[0][1][7]_0\ : in STD_LOGIC;
    \prod2_reg[2][2][7]_0\ : in STD_LOGIC;
    \prod2_reg[0][1][7]_1\ : in STD_LOGIC;
    \s_dvsor_i_reg[1]_0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_dvdnd_i_reg[26]_0\ : in STD_LOGIC;
    plusOp0 : in STD_LOGIC;
    \output_o_reg[30]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \output_o_reg[0]\ : in STD_LOGIC;
    \output_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \output_o_reg[31]\ : in STD_LOGIC;
    \output_o_reg[31]_0\ : in STD_LOGIC;
    \output_o_reg[31]_1\ : in STD_LOGIC;
    \output_o_reg[31]_2\ : in STD_LOGIC;
    fpu_op_i : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_0_0_serial_div : entity is "serial_div";
end fpu_design_fpu_0_0_serial_div;

architecture STRUCTURE of fpu_design_fpu_0_0_serial_div is
  signal data0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal div_zero_o_i_10_n_0 : STD_LOGIC;
  signal div_zero_o_i_11_n_0 : STD_LOGIC;
  signal div_zero_o_i_12_n_0 : STD_LOGIC;
  signal div_zero_o_i_13_n_0 : STD_LOGIC;
  signal div_zero_o_i_2_n_0 : STD_LOGIC;
  signal div_zero_o_i_3_n_0 : STD_LOGIC;
  signal div_zero_o_i_4_n_0 : STD_LOGIC;
  signal div_zero_o_i_5_n_0 : STD_LOGIC;
  signal div_zero_o_i_6_n_0 : STD_LOGIC;
  signal div_zero_o_i_7_n_0 : STD_LOGIC;
  signal div_zero_o_i_8_n_0 : STD_LOGIC;
  signal div_zero_o_i_9_n_0 : STD_LOGIC;
  signal \i_mul_24/A\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i_mul_24/B\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ine_o_i_20_n_0 : STD_LOGIC;
  signal ine_o_i_25_n_0 : STD_LOGIC;
  signal ine_o_i_31_n_0 : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \output_o[22]_i_10_n_0\ : STD_LOGIC;
  signal \output_o[22]_i_11_n_0\ : STD_LOGIC;
  signal \output_o[22]_i_6_n_0\ : STD_LOGIC;
  signal \output_o[22]_i_7_n_0\ : STD_LOGIC;
  signal \output_o[22]_i_8_n_0\ : STD_LOGIC;
  signal \output_o[22]_i_9_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_10__0_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_11_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_12_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_14_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_15_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_16_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_6__0_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_7__0_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_8__1_n_0\ : STD_LOGIC;
  signal \output_o[30]_i_9__0_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_4__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal pre_norm_div_dvdnd : STD_LOGIC_VECTOR ( 27 downto 26 );
  signal pre_norm_div_dvsor : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \prod2[0][0][13]_i_2_n_0\ : STD_LOGIC;
  signal \prod2[0][0][13]_i_3_n_0\ : STD_LOGIC;
  signal \prod2[0][0][13]_i_4_n_0\ : STD_LOGIC;
  signal \prod2[0][0][13]_i_5_n_0\ : STD_LOGIC;
  signal \prod2[0][0][13]_i_6_n_0\ : STD_LOGIC;
  signal \prod2[0][0][13]_i_7_n_0\ : STD_LOGIC;
  signal \prod2[0][0][13]_i_8_n_0\ : STD_LOGIC;
  signal \prod2[0][0][13]_i_9_n_0\ : STD_LOGIC;
  signal \prod2[0][0][17]_i_2_n_0\ : STD_LOGIC;
  signal \prod2[0][0][17]_i_3_n_0\ : STD_LOGIC;
  signal \prod2[0][0][17]_i_4_n_0\ : STD_LOGIC;
  signal \prod2[0][0][17]_i_5_n_0\ : STD_LOGIC;
  signal \prod2[0][0][17]_i_6_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_10_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_11_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_12_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_13_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_14_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_15_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_16_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_17_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_19_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_20_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_21_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_22_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_23_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_24_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_25_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_26_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_27_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_28_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_2_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_3_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_4_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_5_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_6_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_7_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_8_n_0\ : STD_LOGIC;
  signal \prod2[0][0][21]_i_9_n_0\ : STD_LOGIC;
  signal \prod2[0][0][23]_i_2_n_0\ : STD_LOGIC;
  signal \prod2[0][0][23]_i_4_n_0\ : STD_LOGIC;
  signal \prod2[0][1][11]_i_2_n_0\ : STD_LOGIC;
  signal \prod2[0][1][11]_i_3_n_0\ : STD_LOGIC;
  signal \prod2[0][1][11]_i_4_n_0\ : STD_LOGIC;
  signal \prod2[0][1][11]_i_5_n_0\ : STD_LOGIC;
  signal \prod2[0][1][11]_i_6_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_11_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_12_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_13_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_14_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_15_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_16_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_17_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_18_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_22_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_23_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_24_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_25_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_26_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_27_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_28_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_29_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_2_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_30_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_31_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_3_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_4_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_5_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_6_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_7_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_8_n_0\ : STD_LOGIC;
  signal \prod2[0][1][15]_i_9_n_0\ : STD_LOGIC;
  signal \prod2[0][1][17]_i_3_n_0\ : STD_LOGIC;
  signal \prod2[0][1][17]_i_4_n_0\ : STD_LOGIC;
  signal \prod2[0][1][17]_i_5_n_0\ : STD_LOGIC;
  signal \prod2[0][1][7]_i_12_n_0\ : STD_LOGIC;
  signal \prod2[0][1][7]_i_2_n_0\ : STD_LOGIC;
  signal \prod2[0][1][7]_i_3_n_0\ : STD_LOGIC;
  signal \prod2[0][1][7]_i_4_n_0\ : STD_LOGIC;
  signal \prod2[0][1][7]_i_5_n_0\ : STD_LOGIC;
  signal \prod2[0][1][7]_i_6_n_0\ : STD_LOGIC;
  signal \prod2[0][1][7]_i_7_n_0\ : STD_LOGIC;
  signal \prod2[0][1][7]_i_8_n_0\ : STD_LOGIC;
  signal \prod2[0][2][11]_i_2_n_0\ : STD_LOGIC;
  signal \prod2[0][2][11]_i_3_n_0\ : STD_LOGIC;
  signal \prod2[0][2][11]_i_4_n_0\ : STD_LOGIC;
  signal \prod2[0][2][11]_i_5_n_0\ : STD_LOGIC;
  signal \prod2[0][2][11]_i_6_n_0\ : STD_LOGIC;
  signal \prod2[0][2][11]_i_7_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_10_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_11_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_12_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_13_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_14_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_15_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_16_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_17_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_18_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_19_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_22_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_23_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_24_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_25_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_26_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_27_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_28_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_29_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_2_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_30_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_31_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_3_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_4_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_5_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_6_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_7_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_8_n_0\ : STD_LOGIC;
  signal \prod2[0][2][15]_i_9_n_0\ : STD_LOGIC;
  signal \prod2[0][2][17]_i_2_n_0\ : STD_LOGIC;
  signal \prod2[0][2][17]_i_3_n_0\ : STD_LOGIC;
  signal \prod2[0][2][17]_i_4_n_0\ : STD_LOGIC;
  signal \prod2[0][2][17]_i_5_n_0\ : STD_LOGIC;
  signal \prod2[0][2][17]_i_6_n_0\ : STD_LOGIC;
  signal \prod2[0][2][17]_i_9_n_0\ : STD_LOGIC;
  signal \prod2[0][2][7]_i_10_n_0\ : STD_LOGIC;
  signal \prod2[0][2][7]_i_11_n_0\ : STD_LOGIC;
  signal \prod2[0][2][7]_i_12_n_0\ : STD_LOGIC;
  signal \prod2[0][2][7]_i_2_n_0\ : STD_LOGIC;
  signal \prod2[0][2][7]_i_3_n_0\ : STD_LOGIC;
  signal \prod2[0][2][7]_i_4_n_0\ : STD_LOGIC;
  signal \prod2[0][2][7]_i_5_n_0\ : STD_LOGIC;
  signal \prod2[0][2][7]_i_6_n_0\ : STD_LOGIC;
  signal \prod2[0][2][7]_i_7_n_0\ : STD_LOGIC;
  signal \prod2[0][2][7]_i_8_n_0\ : STD_LOGIC;
  signal \prod2[0][2][7]_i_9_n_0\ : STD_LOGIC;
  signal \prod2[0][3][11]_i_2_n_0\ : STD_LOGIC;
  signal \prod2[0][3][11]_i_3_n_0\ : STD_LOGIC;
  signal \prod2[0][3][11]_i_4_n_0\ : STD_LOGIC;
  signal \prod2[0][3][1]_i_2_n_0\ : STD_LOGIC;
  signal \prod2[0][3][1]_i_3_n_0\ : STD_LOGIC;
  signal \prod2[0][3][1]_i_4_n_0\ : STD_LOGIC;
  signal \prod2[0][3][1]_i_5_n_0\ : STD_LOGIC;
  signal \prod2[0][3][1]_i_6_n_0\ : STD_LOGIC;
  signal \prod2[0][3][1]_i_7_n_0\ : STD_LOGIC;
  signal \prod2[0][3][1]_i_8_n_0\ : STD_LOGIC;
  signal \prod2[0][3][1]_i_9_n_0\ : STD_LOGIC;
  signal \prod2[0][3][5]_i_2_n_0\ : STD_LOGIC;
  signal \prod2[0][3][5]_i_3_n_0\ : STD_LOGIC;
  signal \prod2[0][3][5]_i_4_n_0\ : STD_LOGIC;
  signal \prod2[0][3][5]_i_5_n_0\ : STD_LOGIC;
  signal \prod2[0][3][5]_i_6_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_10_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_11_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_12_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_13_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_14_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_15_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_16_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_17_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_19_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_20_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_21_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_22_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_23_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_24_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_25_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_26_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_27_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_28_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_2_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_3_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_4_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_5_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_6_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_7_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_8_n_0\ : STD_LOGIC;
  signal \prod2[0][3][9]_i_9_n_0\ : STD_LOGIC;
  signal \prod2_reg[0][0][13]_i_1_n_0\ : STD_LOGIC;
  signal \prod2_reg[0][0][13]_i_1_n_1\ : STD_LOGIC;
  signal \prod2_reg[0][0][13]_i_1_n_2\ : STD_LOGIC;
  signal \prod2_reg[0][0][13]_i_1_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][0][13]_i_1_n_4\ : STD_LOGIC;
  signal \prod2_reg[0][0][13]_i_1_n_5\ : STD_LOGIC;
  signal \prod2_reg[0][0][17]_i_1_n_0\ : STD_LOGIC;
  signal \prod2_reg[0][0][17]_i_1_n_1\ : STD_LOGIC;
  signal \prod2_reg[0][0][17]_i_1_n_2\ : STD_LOGIC;
  signal \prod2_reg[0][0][17]_i_1_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][0][21]_i_18_n_0\ : STD_LOGIC;
  signal \prod2_reg[0][0][21]_i_18_n_1\ : STD_LOGIC;
  signal \prod2_reg[0][0][21]_i_18_n_2\ : STD_LOGIC;
  signal \prod2_reg[0][0][21]_i_18_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][0][21]_i_18_n_4\ : STD_LOGIC;
  signal \prod2_reg[0][0][21]_i_18_n_5\ : STD_LOGIC;
  signal \prod2_reg[0][0][21]_i_18_n_6\ : STD_LOGIC;
  signal \prod2_reg[0][0][21]_i_18_n_7\ : STD_LOGIC;
  signal \prod2_reg[0][0][21]_i_1_n_0\ : STD_LOGIC;
  signal \prod2_reg[0][0][21]_i_1_n_1\ : STD_LOGIC;
  signal \prod2_reg[0][0][21]_i_1_n_2\ : STD_LOGIC;
  signal \prod2_reg[0][0][21]_i_1_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][0][23]_i_1_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][0][23]_i_5_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][1][11]_i_1_n_0\ : STD_LOGIC;
  signal \prod2_reg[0][1][11]_i_1_n_1\ : STD_LOGIC;
  signal \prod2_reg[0][1][11]_i_1_n_2\ : STD_LOGIC;
  signal \prod2_reg[0][1][11]_i_1_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][1][15]_i_1_n_0\ : STD_LOGIC;
  signal \prod2_reg[0][1][15]_i_1_n_1\ : STD_LOGIC;
  signal \prod2_reg[0][1][15]_i_1_n_2\ : STD_LOGIC;
  signal \prod2_reg[0][1][15]_i_1_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][1][15]_i_20_n_0\ : STD_LOGIC;
  signal \prod2_reg[0][1][15]_i_20_n_1\ : STD_LOGIC;
  signal \prod2_reg[0][1][15]_i_20_n_2\ : STD_LOGIC;
  signal \prod2_reg[0][1][15]_i_20_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][1][15]_i_20_n_4\ : STD_LOGIC;
  signal \prod2_reg[0][1][15]_i_20_n_5\ : STD_LOGIC;
  signal \prod2_reg[0][1][15]_i_20_n_6\ : STD_LOGIC;
  signal \prod2_reg[0][1][15]_i_20_n_7\ : STD_LOGIC;
  signal \prod2_reg[0][1][17]_i_2_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][1][17]_i_9_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][1][7]_i_1_n_0\ : STD_LOGIC;
  signal \prod2_reg[0][1][7]_i_1_n_1\ : STD_LOGIC;
  signal \prod2_reg[0][1][7]_i_1_n_2\ : STD_LOGIC;
  signal \prod2_reg[0][1][7]_i_1_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][1][7]_i_1_n_4\ : STD_LOGIC;
  signal \prod2_reg[0][1][7]_i_1_n_5\ : STD_LOGIC;
  signal \prod2_reg[0][2][11]_i_1_n_0\ : STD_LOGIC;
  signal \prod2_reg[0][2][11]_i_1_n_1\ : STD_LOGIC;
  signal \prod2_reg[0][2][11]_i_1_n_2\ : STD_LOGIC;
  signal \prod2_reg[0][2][11]_i_1_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][2][15]_i_1_n_0\ : STD_LOGIC;
  signal \prod2_reg[0][2][15]_i_1_n_1\ : STD_LOGIC;
  signal \prod2_reg[0][2][15]_i_1_n_2\ : STD_LOGIC;
  signal \prod2_reg[0][2][15]_i_1_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][2][15]_i_20_n_0\ : STD_LOGIC;
  signal \prod2_reg[0][2][15]_i_20_n_1\ : STD_LOGIC;
  signal \prod2_reg[0][2][15]_i_20_n_2\ : STD_LOGIC;
  signal \prod2_reg[0][2][15]_i_20_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][2][15]_i_20_n_4\ : STD_LOGIC;
  signal \prod2_reg[0][2][15]_i_20_n_5\ : STD_LOGIC;
  signal \prod2_reg[0][2][15]_i_20_n_6\ : STD_LOGIC;
  signal \prod2_reg[0][2][15]_i_20_n_7\ : STD_LOGIC;
  signal \prod2_reg[0][2][17]_i_1_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][2][17]_i_8_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][2][7]_i_1_n_0\ : STD_LOGIC;
  signal \prod2_reg[0][2][7]_i_1_n_1\ : STD_LOGIC;
  signal \prod2_reg[0][2][7]_i_1_n_2\ : STD_LOGIC;
  signal \prod2_reg[0][2][7]_i_1_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][2][7]_i_1_n_4\ : STD_LOGIC;
  signal \prod2_reg[0][2][7]_i_1_n_5\ : STD_LOGIC;
  signal \prod2_reg[0][3][11]_i_1_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][3][11]_i_5_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][3][1]_i_1_n_0\ : STD_LOGIC;
  signal \prod2_reg[0][3][1]_i_1_n_1\ : STD_LOGIC;
  signal \prod2_reg[0][3][1]_i_1_n_2\ : STD_LOGIC;
  signal \prod2_reg[0][3][1]_i_1_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][3][1]_i_1_n_4\ : STD_LOGIC;
  signal \prod2_reg[0][3][1]_i_1_n_5\ : STD_LOGIC;
  signal \prod2_reg[0][3][5]_i_1_n_0\ : STD_LOGIC;
  signal \prod2_reg[0][3][5]_i_1_n_1\ : STD_LOGIC;
  signal \prod2_reg[0][3][5]_i_1_n_2\ : STD_LOGIC;
  signal \prod2_reg[0][3][5]_i_1_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][3][9]_i_18_n_0\ : STD_LOGIC;
  signal \prod2_reg[0][3][9]_i_18_n_1\ : STD_LOGIC;
  signal \prod2_reg[0][3][9]_i_18_n_2\ : STD_LOGIC;
  signal \prod2_reg[0][3][9]_i_18_n_3\ : STD_LOGIC;
  signal \prod2_reg[0][3][9]_i_18_n_4\ : STD_LOGIC;
  signal \prod2_reg[0][3][9]_i_18_n_5\ : STD_LOGIC;
  signal \prod2_reg[0][3][9]_i_18_n_6\ : STD_LOGIC;
  signal \prod2_reg[0][3][9]_i_18_n_7\ : STD_LOGIC;
  signal \prod2_reg[0][3][9]_i_1_n_0\ : STD_LOGIC;
  signal \prod2_reg[0][3][9]_i_1_n_1\ : STD_LOGIC;
  signal \prod2_reg[0][3][9]_i_1_n_2\ : STD_LOGIC;
  signal \prod2_reg[0][3][9]_i_1_n_3\ : STD_LOGIC;
  signal \s_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_count[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_count[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_count[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_count[4]_i_3_n_0\ : STD_LOGIC;
  signal s_count_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^s_div_zero_o\ : STD_LOGIC;
  signal s_dvd : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \s_dvd[12]_i_10_n_0\ : STD_LOGIC;
  signal \s_dvd[12]_i_3_n_0\ : STD_LOGIC;
  signal \s_dvd[12]_i_5_n_0\ : STD_LOGIC;
  signal \s_dvd[12]_i_7_n_0\ : STD_LOGIC;
  signal \s_dvd[12]_i_8_n_0\ : STD_LOGIC;
  signal \s_dvd[12]_i_9_n_0\ : STD_LOGIC;
  signal \s_dvd[16]_i_10_n_0\ : STD_LOGIC;
  signal \s_dvd[16]_i_3_n_0\ : STD_LOGIC;
  signal \s_dvd[16]_i_5_n_0\ : STD_LOGIC;
  signal \s_dvd[16]_i_7_n_0\ : STD_LOGIC;
  signal \s_dvd[16]_i_8_n_0\ : STD_LOGIC;
  signal \s_dvd[16]_i_9_n_0\ : STD_LOGIC;
  signal \s_dvd[20]_i_10_n_0\ : STD_LOGIC;
  signal \s_dvd[20]_i_3_n_0\ : STD_LOGIC;
  signal \s_dvd[20]_i_5_n_0\ : STD_LOGIC;
  signal \s_dvd[20]_i_7_n_0\ : STD_LOGIC;
  signal \s_dvd[20]_i_8_n_0\ : STD_LOGIC;
  signal \s_dvd[20]_i_9_n_0\ : STD_LOGIC;
  signal \s_dvd[24]_i_10_n_0\ : STD_LOGIC;
  signal \s_dvd[24]_i_3_n_0\ : STD_LOGIC;
  signal \s_dvd[24]_i_5_n_0\ : STD_LOGIC;
  signal \s_dvd[24]_i_7_n_0\ : STD_LOGIC;
  signal \s_dvd[24]_i_8_n_0\ : STD_LOGIC;
  signal \s_dvd[24]_i_9_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_10_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_11_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_13_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_14_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_15_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_16_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_17_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_18_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_19_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_20_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_22_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_23_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_24_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_25_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_26_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_27_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_28_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_29_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_34_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_35_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_36_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_37_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_38_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_39_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_3_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_40_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_41_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_6_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_7_n_0\ : STD_LOGIC;
  signal \s_dvd[26]_i_8_n_0\ : STD_LOGIC;
  signal \s_dvd[4]_i_10_n_0\ : STD_LOGIC;
  signal \s_dvd[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_dvd[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_dvd[4]_i_7_n_0\ : STD_LOGIC;
  signal \s_dvd[4]_i_8_n_0\ : STD_LOGIC;
  signal \s_dvd[4]_i_9_n_0\ : STD_LOGIC;
  signal \s_dvd[8]_i_10_n_0\ : STD_LOGIC;
  signal \s_dvd[8]_i_3_n_0\ : STD_LOGIC;
  signal \s_dvd[8]_i_5_n_0\ : STD_LOGIC;
  signal \s_dvd[8]_i_7_n_0\ : STD_LOGIC;
  signal \s_dvd[8]_i_8_n_0\ : STD_LOGIC;
  signal \s_dvd[8]_i_9_n_0\ : STD_LOGIC;
  signal \s_dvd_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_dvd_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \s_dvd_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \s_dvd_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \s_dvd_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \s_dvd_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \s_dvd_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \s_dvd_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \s_dvd_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \s_dvd_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \s_dvd_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \s_dvd_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \s_dvd_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \s_dvd_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \s_dvd_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \s_dvd_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \s_dvd_reg[26]_i_12_n_0\ : STD_LOGIC;
  signal \s_dvd_reg[26]_i_12_n_1\ : STD_LOGIC;
  signal \s_dvd_reg[26]_i_12_n_2\ : STD_LOGIC;
  signal \s_dvd_reg[26]_i_12_n_3\ : STD_LOGIC;
  signal \s_dvd_reg[26]_i_21_n_0\ : STD_LOGIC;
  signal \s_dvd_reg[26]_i_21_n_1\ : STD_LOGIC;
  signal \s_dvd_reg[26]_i_21_n_2\ : STD_LOGIC;
  signal \s_dvd_reg[26]_i_21_n_3\ : STD_LOGIC;
  signal \s_dvd_reg[26]_i_4_n_2\ : STD_LOGIC;
  signal \s_dvd_reg[26]_i_4_n_3\ : STD_LOGIC;
  signal \s_dvd_reg[26]_i_5_n_3\ : STD_LOGIC;
  signal \s_dvd_reg[26]_i_9_n_0\ : STD_LOGIC;
  signal \s_dvd_reg[26]_i_9_n_1\ : STD_LOGIC;
  signal \s_dvd_reg[26]_i_9_n_2\ : STD_LOGIC;
  signal \s_dvd_reg[26]_i_9_n_3\ : STD_LOGIC;
  signal \s_dvd_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_dvd_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \s_dvd_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \s_dvd_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \s_dvd_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_dvd_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \s_dvd_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \s_dvd_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[16]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[17]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[18]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[19]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[20]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[21]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[22]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[23]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[24]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[25]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[26]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_dvd_reg_n_0_[9]\ : STD_LOGIC;
  signal \^s_dvdnd_i_reg[37]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_dvdnd_i_reg[39]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_dvsor_i : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \s_dvsor_i[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_dvsor_i[1]_i_6_n_0\ : STD_LOGIC;
  signal \^s_dvsor_i_reg[12]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_dvsor_i_reg[23]_0\ : STD_LOGIC;
  signal \^s_opb_i_reg[13]\ : STD_LOGIC;
  signal \^s_opb_i_reg[21]\ : STD_LOGIC;
  signal \^s_opb_i_reg[5]\ : STD_LOGIC;
  signal \s_qutnt_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[12]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[13]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[14]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[15]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[16]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[18]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[19]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[19]_i_2_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[20]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[20]_i_2_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[21]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[21]_i_2_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[22]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[22]_i_2_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[23]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[23]_i_2_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[24]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[24]_i_2_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[25]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[25]_i_2_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[26]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[26]_i_2_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \s_qutnt_o[9]_i_1_n_0\ : STD_LOGIC;
  signal \^s_qutnt_o_reg[26]_0\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \^s_start_i\ : STD_LOGIC;
  signal \s_state_i_1__1_n_0\ : STD_LOGIC;
  signal s_state_reg_n_0 : STD_LOGIC;
  signal v_div : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \NLW_prod2_reg[0][0][23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_prod2_reg[0][0][23]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_prod2_reg[0][0][23]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_prod2_reg[0][0][23]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_prod2_reg[0][1][17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_prod2_reg[0][1][17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_prod2_reg[0][1][17]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_prod2_reg[0][1][17]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_prod2_reg[0][2][17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_prod2_reg[0][2][17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_prod2_reg[0][2][17]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_prod2_reg[0][2][17]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_prod2_reg[0][3][11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_prod2_reg[0][3][11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_prod2_reg[0][3][11]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_prod2_reg[0][3][11]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_dvd_reg[26]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_dvd_reg[26]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_dvd_reg[26]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_s_dvd_reg[26]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_s_dvd_reg[26]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_s_dvd_reg[26]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_dvd_reg[26]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of div_zero_o_i_10 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of div_zero_o_i_11 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of div_zero_o_i_13 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of div_zero_o_i_3 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of div_zero_o_i_7 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of div_zero_o_i_9 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of ine_o_i_31 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \output_o[22]_i_6\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \output_o[22]_i_7\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \output_o[22]_i_8\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \output_o[30]_i_10__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \output_o[30]_i_11\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \output_o[30]_i_14\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \output_o[30]_i_7__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \prod2[0][0][21]_i_10\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \prod2[0][0][21]_i_11\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \prod2[0][0][21]_i_12\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \prod2[0][0][21]_i_13\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \prod2[0][0][21]_i_14\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \prod2[0][0][21]_i_17\ : label is "soft_lutpair194";
  attribute HLUTNM : string;
  attribute HLUTNM of \prod2[0][0][21]_i_2\ : label is "lutpair27";
  attribute HLUTNM of \prod2[0][0][21]_i_7\ : label is "lutpair27";
  attribute SOFT_HLUTNM of \prod2[0][1][11]_i_7\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \prod2[0][1][15]_i_10\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \prod2[0][1][15]_i_11\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \prod2[0][1][15]_i_12\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \prod2[0][1][15]_i_13\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \prod2[0][1][15]_i_14\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \prod2[0][1][15]_i_15\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \prod2[0][1][15]_i_18\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \prod2[0][1][15]_i_19\ : label is "soft_lutpair218";
  attribute HLUTNM of \prod2[0][1][15]_i_2\ : label is "lutpair24";
  attribute SOFT_HLUTNM of \prod2[0][1][15]_i_21\ : label is "soft_lutpair218";
  attribute HLUTNM of \prod2[0][1][15]_i_7\ : label is "lutpair24";
  attribute SOFT_HLUTNM of \prod2[0][1][17]_i_10\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \prod2[0][1][17]_i_11\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \prod2[0][1][7]_i_10\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \prod2[0][1][7]_i_11\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \prod2[0][1][7]_i_9\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \prod2[0][2][11]_i_7\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \prod2[0][2][15]_i_10\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \prod2[0][2][15]_i_11\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \prod2[0][2][15]_i_12\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \prod2[0][2][15]_i_13\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \prod2[0][2][15]_i_14\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \prod2[0][2][15]_i_15\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \prod2[0][2][15]_i_18\ : label is "soft_lutpair188";
  attribute HLUTNM of \prod2[0][2][15]_i_2\ : label is "lutpair25";
  attribute HLUTNM of \prod2[0][2][15]_i_7\ : label is "lutpair25";
  attribute SOFT_HLUTNM of \prod2[0][2][17]_i_5\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \prod2[0][2][17]_i_9\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \prod2[0][2][7]_i_10\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \prod2[0][2][7]_i_11\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \prod2[0][2][7]_i_9\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \prod2[0][3][9]_i_10\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \prod2[0][3][9]_i_11\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \prod2[0][3][9]_i_12\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \prod2[0][3][9]_i_13\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \prod2[0][3][9]_i_14\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \prod2[0][3][9]_i_17\ : label is "soft_lutpair191";
  attribute HLUTNM of \prod2[0][3][9]_i_2\ : label is "lutpair26";
  attribute HLUTNM of \prod2[0][3][9]_i_7\ : label is "lutpair26";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \prod2_reg[0][0][17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \prod2_reg[0][0][21]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \prod2_reg[0][0][23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \prod2_reg[0][1][11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \prod2_reg[0][1][15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \prod2_reg[0][1][17]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \prod2_reg[0][2][11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \prod2_reg[0][2][15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \prod2_reg[0][2][17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \prod2_reg[0][3][11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \prod2_reg[0][3][5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \prod2_reg[0][3][9]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \s_count[0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \s_count[1]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \s_count[2]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \s_count[3]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \s_count[4]_i_2__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \s_count[4]_i_3\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \s_dvd[10]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \s_dvd[12]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \s_dvd[14]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \s_dvd[16]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \s_dvd[18]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \s_dvd[20]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \s_dvd[22]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \s_dvd[24]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \s_dvd[26]_i_30\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \s_dvd[26]_i_31\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \s_dvd[26]_i_32\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \s_dvd[26]_i_33\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \s_dvd[26]_i_42\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \s_dvd[26]_i_43\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \s_dvd[26]_i_44\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \s_dvd[26]_i_45\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \s_dvd[26]_i_46\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \s_dvd[26]_i_47\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \s_dvd[26]_i_48\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \s_dvd[4]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \s_dvd[6]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \s_dvd[8]_i_1\ : label is "soft_lutpair198";
  attribute ADDER_THRESHOLD of \s_dvd_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \s_dvd_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \s_dvd_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \s_dvd_reg[24]_i_2\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \s_dvd_reg[26]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \s_dvd_reg[26]_i_21\ : label is 11;
  attribute ADDER_THRESHOLD of \s_dvd_reg[26]_i_4\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \s_dvd_reg[26]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \s_dvd_reg[26]_i_9\ : label is 11;
  attribute ADDER_THRESHOLD of \s_dvd_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \s_dvd_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \s_dvdnd_i[26]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \s_dvdnd_i[27]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \s_qutnt_o[19]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \s_qutnt_o[20]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \s_qutnt_o[21]_i_2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \s_qutnt_o[22]_i_2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \s_qutnt_o[23]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \s_qutnt_o[24]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \s_qutnt_o[25]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \s_qutnt_o[26]_i_2\ : label is "soft_lutpair213";
begin
  s_div_zero_o <= \^s_div_zero_o\;
  \s_dvdnd_i_reg[37]_0\(0) <= \^s_dvdnd_i_reg[37]_0\(0);
  \s_dvdnd_i_reg[39]_0\(1 downto 0) <= \^s_dvdnd_i_reg[39]_0\(1 downto 0);
  \s_dvsor_i_reg[12]_0\(0) <= \^s_dvsor_i_reg[12]_0\(0);
  \s_dvsor_i_reg[23]_0\ <= \^s_dvsor_i_reg[23]_0\;
  \s_opb_i_reg[13]\ <= \^s_opb_i_reg[13]\;
  \s_opb_i_reg[21]\ <= \^s_opb_i_reg[21]\;
  \s_opb_i_reg[5]\ <= \^s_opb_i_reg[5]\;
  \s_qutnt_o_reg[26]_0\(26 downto 0) <= \^s_qutnt_o_reg[26]_0\(26 downto 0);
  s_start_i <= \^s_start_i\;
div_zero_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000000000000"
    )
        port map (
      I0 => div_zero_o_i_2_n_0,
      I1 => div_zero_o_i_3_n_0,
      I2 => div_zero_o_i_4_n_0,
      I3 => fpu_op_i(2),
      I4 => fpu_op_i(1),
      I5 => fpu_op_i(0),
      O => \^s_div_zero_o\
    );
div_zero_o_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_dvsor_i(8),
      I1 => s_dvsor_i(7),
      I2 => s_dvsor_i(10),
      I3 => s_dvsor_i(9),
      O => div_zero_o_i_10_n_0
    );
div_zero_o_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_dvsor_i(16),
      I1 => s_dvsor_i(15),
      I2 => s_dvsor_i(18),
      I3 => s_dvsor_i(17),
      O => div_zero_o_i_11_n_0
    );
div_zero_o_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_dvsor_i(21),
      I1 => s_dvsor_i(22),
      I2 => s_dvsor_i(19),
      I3 => s_dvsor_i(20),
      I4 => s_dvsor_i(23),
      O => div_zero_o_i_12_n_0
    );
div_zero_o_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => data0(21),
      I1 => data0(20),
      I2 => data0(23),
      I3 => data0(22),
      O => div_zero_o_i_13_n_0
    );
div_zero_o_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => div_zero_o_i_5_n_0,
      I1 => s_dvsor_i(0),
      I2 => s_dvsor_i(2),
      I3 => s_dvsor_i(1),
      I4 => div_zero_o_i_6_n_0,
      O => div_zero_o_i_2_n_0
    );
div_zero_o_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data0(2),
      I1 => data0(3),
      I2 => data0(0),
      I3 => data0(1),
      I4 => div_zero_o_i_7_n_0,
      O => div_zero_o_i_3_n_0
    );
div_zero_o_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => div_zero_o_i_8_n_0,
      I1 => data0(9),
      I2 => data0(8),
      I3 => data0(11),
      I4 => data0(10),
      I5 => div_zero_o_i_9_n_0,
      O => div_zero_o_i_4_n_0
    );
div_zero_o_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_dvsor_i(5),
      I1 => s_dvsor_i(6),
      I2 => s_dvsor_i(3),
      I3 => s_dvsor_i(4),
      I4 => div_zero_o_i_10_n_0,
      O => div_zero_o_i_5_n_0
    );
div_zero_o_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => div_zero_o_i_11_n_0,
      I1 => \^s_dvsor_i_reg[12]_0\(0),
      I2 => s_dvsor_i(11),
      I3 => s_dvsor_i(14),
      I4 => s_dvsor_i(13),
      I5 => div_zero_o_i_12_n_0,
      O => div_zero_o_i_6_n_0
    );
div_zero_o_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => data0(5),
      I1 => data0(4),
      I2 => data0(7),
      I3 => data0(6),
      O => div_zero_o_i_7_n_0
    );
div_zero_o_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^s_dvdnd_i_reg[39]_0\(1),
      I1 => \^s_dvdnd_i_reg[39]_0\(0),
      I2 => data0(15),
      I3 => data0(14),
      O => div_zero_o_i_8_n_0
    );
div_zero_o_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data0(18),
      I1 => data0(19),
      I2 => data0(16),
      I3 => data0(17),
      I4 => div_zero_o_i_13_n_0,
      O => div_zero_o_i_9_n_0
    );
ine_o_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => ine_o_i_20_n_0,
      I1 => \output_o[30]_i_11_n_0\,
      I2 => s_dvsor_i(4),
      I3 => s_dvsor_i(5),
      I4 => s_dvsor_i(6),
      I5 => s_dvsor_i(7),
      O => \s_dvsor_i_reg[4]_0\
    );
ine_o_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \output_o[30]_i_14_n_0\,
      I1 => s_dvsor_i(23),
      I2 => s_dvsor_i(22),
      I3 => s_dvsor_i(20),
      I4 => s_dvsor_i(21),
      I5 => ine_o_i_25_n_0,
      O => ine_o_i_20_n_0
    );
ine_o_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_dvsor_i(15),
      I1 => s_dvsor_i(14),
      I2 => s_dvsor_i(13),
      I3 => \^s_dvsor_i_reg[12]_0\(0),
      I4 => ine_o_i_31_n_0,
      O => ine_o_i_25_n_0
    );
ine_o_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_dvsor_i(10),
      I1 => s_dvsor_i(11),
      I2 => s_dvsor_i(8),
      I3 => s_dvsor_i(9),
      O => ine_o_i_31_n_0
    );
\output_o[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(0),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(0)
    );
\output_o[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(10),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(10)
    );
\output_o[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(11),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(11)
    );
\output_o[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(12),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(12)
    );
\output_o[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(13),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(13)
    );
\output_o[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(14),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(14)
    );
\output_o[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(15),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(15)
    );
\output_o[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(16),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(16)
    );
\output_o[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(17),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(17)
    );
\output_o[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(18),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(18)
    );
\output_o[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(19),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(19)
    );
\output_o[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(1),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(1)
    );
\output_o[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(20),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(20)
    );
\output_o[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(21),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(21)
    );
\output_o[21]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \output_o[22]_i_6_n_0\,
      I1 => data0(6),
      I2 => data0(7),
      I3 => \output_o[22]_i_7_n_0\,
      I4 => \output_o[22]_i_9_n_0\,
      I5 => \output_o[22]_i_8_n_0\,
      O => \s_dvdnd_i_reg[32]_1\
    );
\output_o[22]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => data0(18),
      I1 => data0(19),
      I2 => data0(16),
      I3 => data0(17),
      O => \output_o[22]_i_10_n_0\
    );
\output_o[22]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^s_dvdnd_i_reg[39]_0\(1),
      I1 => data0(14),
      I2 => data0(8),
      I3 => data0(11),
      O => \output_o[22]_i_11_n_0\
    );
\output_o[22]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(22),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(22)
    );
\output_o[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \output_o[22]_i_6_n_0\,
      I1 => data0(6),
      I2 => data0(7),
      I3 => \output_o[22]_i_7_n_0\,
      I4 => \output_o[22]_i_8_n_0\,
      I5 => \output_o[22]_i_9_n_0\,
      O => \s_dvdnd_i_reg[32]_0\
    );
\output_o[22]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \prod2_reg[2][2][7]_0\,
      I1 => data0(2),
      I2 => data0(3),
      O => \output_o[22]_i_6_n_0\
    );
\output_o[22]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(5),
      I1 => data0(4),
      O => \output_o[22]_i_7_n_0\
    );
\output_o[22]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data0(21),
      I1 => data0(20),
      I2 => data0(23),
      I3 => data0(22),
      I4 => \output_o[22]_i_10_n_0\,
      O => \output_o[22]_i_8_n_0\
    );
\output_o[22]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data0(10),
      I1 => data0(9),
      I2 => data0(15),
      I3 => \^s_dvdnd_i_reg[39]_0\(0),
      I4 => \output_o[22]_i_11_n_0\,
      O => \output_o[22]_i_9_n_0\
    );
\output_o[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(23),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(23)
    );
\output_o[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(24),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(24)
    );
\output_o[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(25),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(25)
    );
\output_o[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(26),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(26)
    );
\output_o[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(27),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(27)
    );
\output_o[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(28),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(28)
    );
\output_o[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(29),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(29)
    );
\output_o[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(2),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(2)
    );
\output_o[30]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(2),
      I1 => data0(3),
      O => \output_o[30]_i_10__0_n_0\
    );
\output_o[30]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \prod2_reg[0][1][7]_1\,
      I1 => s_dvsor_i(2),
      I2 => s_dvsor_i(3),
      O => \output_o[30]_i_11_n_0\
    );
\output_o[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \output_o[30]_i_14_n_0\,
      I1 => s_dvsor_i(22),
      I2 => s_dvsor_i(23),
      I3 => s_dvsor_i(20),
      I4 => s_dvsor_i(21),
      I5 => \output_o[30]_i_15_n_0\,
      O => \output_o[30]_i_12_n_0\
    );
\output_o[30]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_dvsor_i(18),
      I1 => s_dvsor_i(19),
      I2 => s_dvsor_i(16),
      I3 => s_dvsor_i(17),
      O => \output_o[30]_i_14_n_0\
    );
\output_o[30]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_dvsor_i(10),
      I1 => s_dvsor_i(9),
      I2 => s_dvsor_i(15),
      I3 => \^s_dvsor_i_reg[12]_0\(0),
      I4 => \output_o[30]_i_16_n_0\,
      O => \output_o[30]_i_15_n_0\
    );
\output_o[30]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_dvsor_i(13),
      I1 => s_dvsor_i(14),
      I2 => s_dvsor_i(8),
      I3 => s_dvsor_i(11),
      O => \output_o[30]_i_16_n_0\
    );
\output_o[30]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000006C"
    )
        port map (
      I0 => \output_o_reg[30]\(31),
      I1 => \output_o_reg[0]_0\(0),
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]\,
      I4 => \output_o[31]_i_4__0_n_0\,
      O => \s_output1_reg[31]\
    );
\output_o[30]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(30),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(30)
    );
\output_o[30]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \output_o[30]_i_6__0_n_0\,
      I1 => \output_o[30]_i_7__0_n_0\,
      I2 => data0(23),
      I3 => data0(22),
      I4 => data0(21),
      I5 => data0(20),
      O => \s_dvdnd_i_reg[49]_0\
    );
\output_o[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \output_o[30]_i_11_n_0\,
      I1 => s_dvsor_i(6),
      I2 => s_dvsor_i(7),
      I3 => s_dvsor_i(4),
      I4 => s_dvsor_i(5),
      I5 => \output_o[30]_i_12_n_0\,
      O => \s_dvsor_i_reg[6]_0\
    );
\output_o[30]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \output_o[30]_i_8__1_n_0\,
      I1 => \output_o[30]_i_9__0_n_0\,
      I2 => data0(15),
      I3 => data0(14),
      I4 => \^s_dvdnd_i_reg[39]_0\(1),
      I5 => \^s_dvdnd_i_reg[39]_0\(0),
      O => \output_o[30]_i_6__0_n_0\
    );
\output_o[30]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => data0(19),
      I1 => data0(18),
      I2 => data0(17),
      I3 => data0(16),
      O => \output_o[30]_i_7__0_n_0\
    );
\output_o[30]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => data0(5),
      I1 => \prod2_reg[2][2][7]_0\,
      I2 => data0(7),
      I3 => data0(4),
      I4 => data0(6),
      I5 => \output_o[30]_i_10__0_n_0\,
      O => \output_o[30]_i_8__1_n_0\
    );
\output_o[30]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => data0(11),
      I1 => data0(10),
      I2 => data0(9),
      I3 => data0(8),
      O => \output_o[30]_i_9__0_n_0\
    );
\output_o[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCDDDDDDCD"
    )
        port map (
      I0 => \output_o_reg[31]\,
      I1 => \output_o_reg[30]\(31),
      I2 => \output_o_reg[0]_0\(0),
      I3 => \output_o_reg[0]_0\(1),
      I4 => \output_o_reg[0]\,
      I5 => \output_o[31]_i_4__0_n_0\,
      O => \s_output1_reg[31]_0\
    );
\output_o[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFFFF"
    )
        port map (
      I0 => \output_o_reg[31]_0\,
      I1 => \output_o_reg[31]_1\,
      I2 => \^s_div_zero_o\,
      I3 => \output_o_reg[31]_2\,
      I4 => \output_o_reg[0]_0\(0),
      I5 => \output_o_reg[0]_0\(1),
      O => \output_o[31]_i_4__0_n_0\
    );
\output_o[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(3),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(3)
    );
\output_o[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(4),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(4)
    );
\output_o[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(5),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(5)
    );
\output_o[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(6),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(6)
    );
\output_o[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(7),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(7)
    );
\output_o[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(8),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(8)
    );
\output_o[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \output_o_reg[30]\(9),
      I1 => \output_o_reg[0]\,
      I2 => \output_o_reg[0]_0\(1),
      I3 => \output_o_reg[0]_0\(0),
      I4 => \output_o[31]_i_4__0_n_0\,
      O => s_output_o1_in(9)
    );
\prod2[0][0][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \prod2[0][2][7]_i_9_n_0\,
      I1 => \i_mul_24/A\(2),
      I2 => \prod2[0][2][7]_i_10_n_0\,
      I3 => \i_mul_24/A\(1),
      I4 => \i_mul_24/A\(3),
      I5 => \prod2[0][2][7]_i_11_n_0\,
      O => \prod2[0][0][13]_i_2_n_0\
    );
\prod2[0][0][13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \prod2[0][2][7]_i_9_n_0\,
      I1 => \i_mul_24/A\(1),
      I2 => \prod2[0][2][7]_i_10_n_0\,
      I3 => \i_mul_24/A\(0),
      O => \prod2[0][0][13]_i_3_n_0\
    );
\prod2[0][0][13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0A3202C8080000"
    )
        port map (
      I0 => s_dvsor_i(19),
      I1 => \prod2_reg[0][1][7]_0\,
      I2 => \prod2_reg[0][1][7]\,
      I3 => s_dvsor_i(7),
      I4 => data0(8),
      I5 => data0(20),
      O => \prod2[0][0][13]_i_4_n_0\
    );
\prod2[0][0][13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \i_mul_24/A\(2),
      I1 => \prod2[0][0][13]_i_9_n_0\,
      I2 => \i_mul_24/A\(1),
      I3 => \prod2[0][2][7]_i_9_n_0\,
      I4 => \i_mul_24/A\(0),
      I5 => \prod2[0][2][7]_i_10_n_0\,
      O => \prod2[0][0][13]_i_5_n_0\
    );
\prod2[0][0][13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i_mul_24/A\(0),
      I1 => \prod2[0][2][7]_i_10_n_0\,
      I2 => \i_mul_24/A\(1),
      I3 => \prod2[0][2][7]_i_9_n_0\,
      I4 => \prod2[0][2][7]_i_11_n_0\,
      I5 => \i_mul_24/A\(2),
      O => \prod2[0][0][13]_i_6_n_0\
    );
\prod2[0][0][13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \prod2[0][2][7]_i_11_n_0\,
      I1 => \i_mul_24/A\(1),
      I2 => \prod2[0][2][7]_i_9_n_0\,
      I3 => \i_mul_24/A\(0),
      O => \prod2[0][0][13]_i_7_n_0\
    );
\prod2[0][0][13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCA0AAC000A000"
    )
        port map (
      I0 => data0(19),
      I1 => data0(7),
      I2 => s_dvsor_i(7),
      I3 => \prod2_reg[0][1][7]\,
      I4 => \prod2_reg[0][1][7]_0\,
      I5 => s_dvsor_i(19),
      O => \prod2[0][0][13]_i_8_n_0\
    );
\prod2[0][0][13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F335F553FFF5FFF"
    )
        port map (
      I0 => data0(22),
      I1 => data0(10),
      I2 => s_dvsor_i(7),
      I3 => \prod2_reg[0][1][7]\,
      I4 => \prod2_reg[0][1][7]_0\,
      I5 => s_dvsor_i(19),
      O => \prod2[0][0][13]_i_9_n_0\
    );
\prod2[0][0][17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \^s_dvsor_i_reg[23]_0\,
      I1 => \i_mul_24/A\(1),
      I2 => \prod2_reg[0][0][21]_i_18_n_6\,
      I3 => \i_mul_24/A\(0),
      I4 => \prod2_reg[2][2][11]\,
      O => \prod2[0][0][17]_i_2_n_0\
    );
\prod2[0][0][17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"569AAAAA"
    )
        port map (
      I0 => \prod2_reg[0][0][21]_i_18_n_7\,
      I1 => \prod2_reg[0][1][7]_0\,
      I2 => data0(19),
      I3 => data0(7),
      I4 => \^s_dvsor_i_reg[23]_0\,
      O => \prod2[0][0][17]_i_3_n_0\
    );
\prod2[0][0][17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A6A6A6A"
    )
        port map (
      I0 => \prod2[0][0][17]_i_2_n_0\,
      I1 => \i_mul_24/A\(2),
      I2 => \prod2[0][2][15]_i_10_n_0\,
      I3 => \prod2_reg[0][0][21]_i_18_n_7\,
      I4 => \^s_dvsor_i_reg[23]_0\,
      I5 => \i_mul_24/A\(0),
      O => \prod2[0][0][17]_i_4_n_0\
    );
\prod2[0][0][17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \prod2_reg[0][0][21]_i_18_n_7\,
      I1 => \i_mul_24/A\(0),
      I2 => \^s_dvsor_i_reg[23]_0\,
      I3 => \prod2[0][2][15]_i_10_n_0\,
      I4 => \i_mul_24/A\(1),
      O => \prod2[0][0][17]_i_5_n_0\
    );
\prod2[0][0][17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6A66AA"
    )
        port map (
      I0 => \prod2_reg[0][0][13]_i_1_n_4\,
      I1 => \prod2[0][2][15]_i_10_n_0\,
      I2 => data0(7),
      I3 => data0(19),
      I4 => \prod2_reg[0][1][7]_0\,
      O => \prod2[0][0][17]_i_6_n_0\
    );
\prod2[0][0][21]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \^s_dvsor_i_reg[23]_0\,
      I1 => \^s_dvdnd_i_reg[37]_0\(0),
      I2 => \prod2_reg[0][0][23]_i_5_n_3\,
      I3 => \i_mul_24/A\(3),
      I4 => \prod2_reg[2][2][11]\,
      O => \prod2[0][0][21]_i_10_n_0\
    );
\prod2[0][0][21]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \prod2_reg[2][2][11]\,
      I1 => \i_mul_24/A\(2),
      I2 => \prod2_reg[0][0][21]_i_18_n_4\,
      I3 => \^s_dvsor_i_reg[23]_0\,
      I4 => \i_mul_24/A\(3),
      O => \prod2[0][0][21]_i_11_n_0\
    );
\prod2[0][0][21]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \^s_dvsor_i_reg[23]_0\,
      I1 => \i_mul_24/A\(3),
      I2 => \prod2_reg[0][0][21]_i_18_n_4\,
      I3 => \i_mul_24/A\(2),
      I4 => \prod2_reg[2][2][11]\,
      O => \prod2[0][0][21]_i_12_n_0\
    );
\prod2[0][0][21]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \prod2_reg[2][2][11]\,
      I1 => \i_mul_24/A\(1),
      I2 => \prod2_reg[0][0][21]_i_18_n_5\,
      I3 => \^s_dvsor_i_reg[23]_0\,
      I4 => \i_mul_24/A\(2),
      O => \prod2[0][0][21]_i_13_n_0\
    );
\prod2[0][0][21]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \^s_dvsor_i_reg[23]_0\,
      I1 => \i_mul_24/A\(2),
      I2 => \prod2_reg[0][0][21]_i_18_n_5\,
      I3 => \i_mul_24/A\(1),
      I4 => \prod2_reg[2][2][11]\,
      O => \prod2[0][0][21]_i_14_n_0\
    );
\prod2[0][0][21]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \i_mul_24/A\(0),
      I1 => \^s_dvsor_i_reg[23]_0\,
      I2 => \prod2_reg[0][0][21]_i_18_n_7\,
      I3 => \prod2[0][2][15]_i_10_n_0\,
      I4 => \i_mul_24/A\(2),
      O => \prod2[0][0][21]_i_15_n_0\
    );
\prod2[0][0][21]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \prod2[0][0][21]_i_15_n_0\,
      I1 => \i_mul_24/A\(3),
      I2 => \prod2[0][2][15]_i_10_n_0\,
      I3 => \prod2[0][0][21]_i_14_n_0\,
      O => \prod2[0][0][21]_i_16_n_0\
    );
\prod2[0][0][21]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \prod2_reg[2][2][11]\,
      I1 => \i_mul_24/A\(3),
      I2 => \prod2_reg[0][0][23]_i_5_n_3\,
      I3 => \^s_dvsor_i_reg[23]_0\,
      I4 => \^s_dvdnd_i_reg[37]_0\(0),
      O => \prod2[0][0][21]_i_17_n_0\
    );
\prod2[0][0][21]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \prod2[0][2][7]_i_10_n_0\,
      I1 => \^s_dvdnd_i_reg[37]_0\(0),
      I2 => \prod2[0][2][7]_i_9_n_0\,
      I3 => \prod2_reg[0][1][15]\(0),
      O => \prod2[0][0][21]_i_19_n_0\
    );
\prod2[0][0][21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \prod2[0][2][15]_i_10_n_0\,
      I1 => \prod2_reg[0][1][15]\(0),
      I2 => \prod2[0][0][21]_i_10_n_0\,
      I3 => \prod2[0][0][21]_i_11_n_0\,
      O => \prod2[0][0][21]_i_2_n_0\
    );
\prod2[0][0][21]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \prod2[0][2][7]_i_10_n_0\,
      I1 => \i_mul_24/A\(3),
      I2 => \prod2[0][2][7]_i_9_n_0\,
      I3 => \^s_dvdnd_i_reg[37]_0\(0),
      I4 => \prod2[0][2][7]_i_11_n_0\,
      I5 => \prod2_reg[0][1][15]\(0),
      O => \prod2[0][0][21]_i_20_n_0\
    );
\prod2[0][0][21]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \prod2[0][2][7]_i_10_n_0\,
      I1 => \i_mul_24/A\(2),
      I2 => \prod2[0][2][7]_i_9_n_0\,
      I3 => \i_mul_24/A\(3),
      I4 => \prod2[0][2][7]_i_11_n_0\,
      I5 => \^s_dvdnd_i_reg[37]_0\(0),
      O => \prod2[0][0][21]_i_21_n_0\
    );
\prod2[0][0][21]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \prod2[0][2][7]_i_10_n_0\,
      I1 => \i_mul_24/A\(1),
      I2 => \prod2[0][2][7]_i_9_n_0\,
      I3 => \i_mul_24/A\(2),
      I4 => \prod2[0][2][7]_i_11_n_0\,
      I5 => \i_mul_24/A\(3),
      O => \prod2[0][0][21]_i_22_n_0\
    );
\prod2[0][0][21]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \prod2[0][2][7]_i_9_n_0\,
      I1 => \^s_dvdnd_i_reg[37]_0\(0),
      I2 => \prod2[0][2][7]_i_10_n_0\,
      I3 => \prod2_reg[0][1][15]\(0),
      O => \prod2[0][0][21]_i_23_n_0\
    );
\prod2[0][0][21]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \prod2[0][2][7]_i_11_n_0\,
      I1 => \i_mul_24/A\(3),
      I2 => \^s_dvdnd_i_reg[37]_0\(0),
      I3 => \prod2[0][2][7]_i_10_n_0\,
      I4 => \prod2_reg[0][1][15]\(0),
      I5 => \prod2[0][2][7]_i_9_n_0\,
      O => \prod2[0][0][21]_i_24_n_0\
    );
\prod2[0][0][21]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \prod2[0][0][21]_i_21_n_0\,
      I1 => \prod2[0][2][7]_i_9_n_0\,
      I2 => \^s_dvdnd_i_reg[37]_0\(0),
      I3 => \prod2[0][0][21]_i_27_n_0\,
      I4 => \prod2_reg[0][1][15]\(0),
      I5 => \prod2[0][2][7]_i_11_n_0\,
      O => \prod2[0][0][21]_i_25_n_0\
    );
\prod2[0][0][21]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \prod2[0][0][21]_i_22_n_0\,
      I1 => \prod2[0][2][7]_i_9_n_0\,
      I2 => \i_mul_24/A\(3),
      I3 => \prod2[0][0][21]_i_28_n_0\,
      I4 => \^s_dvdnd_i_reg[37]_0\(0),
      I5 => \prod2[0][2][7]_i_11_n_0\,
      O => \prod2[0][0][21]_i_26_n_0\
    );
\prod2[0][0][21]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F335F553FFF5FFF"
    )
        port map (
      I0 => data0(22),
      I1 => data0(10),
      I2 => s_dvsor_i(9),
      I3 => \prod2_reg[0][1][7]\,
      I4 => \prod2_reg[0][1][7]_0\,
      I5 => s_dvsor_i(21),
      O => \prod2[0][0][21]_i_27_n_0\
    );
\prod2[0][0][21]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F335F553FFF5FFF"
    )
        port map (
      I0 => data0(21),
      I1 => data0(9),
      I2 => s_dvsor_i(9),
      I3 => \prod2_reg[0][1][7]\,
      I4 => \prod2_reg[0][1][7]_0\,
      I5 => s_dvsor_i(21),
      O => \prod2[0][0][21]_i_28_n_0\
    );
\prod2[0][0][21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \prod2[0][2][15]_i_10_n_0\,
      I1 => \^s_dvdnd_i_reg[37]_0\(0),
      I2 => \prod2[0][0][21]_i_12_n_0\,
      I3 => \prod2[0][0][21]_i_13_n_0\,
      O => \prod2[0][0][21]_i_3_n_0\
    );
\prod2[0][0][21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \prod2[0][2][15]_i_10_n_0\,
      I1 => \i_mul_24/A\(3),
      I2 => \prod2[0][0][21]_i_14_n_0\,
      I3 => \prod2[0][0][21]_i_15_n_0\,
      O => \prod2[0][0][21]_i_4_n_0\
    );
\prod2[0][0][21]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \prod2[0][0][21]_i_16_n_0\,
      O => \prod2[0][0][21]_i_5_n_0\
    );
\prod2[0][0][21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => \prod2[0][0][21]_i_2_n_0\,
      I1 => \^s_dvsor_i_reg[23]_0\,
      I2 => \prod2_reg[0][1][15]\(0),
      I3 => \prod2_reg[2][2][11]\,
      I4 => \^s_dvdnd_i_reg[37]_0\(0),
      I5 => \prod2[0][0][21]_i_17_n_0\,
      O => \prod2[0][0][21]_i_6_n_0\
    );
\prod2[0][0][21]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \prod2[0][2][15]_i_10_n_0\,
      I1 => \prod2_reg[0][1][15]\(0),
      I2 => \prod2[0][0][21]_i_10_n_0\,
      I3 => \prod2[0][0][21]_i_11_n_0\,
      I4 => \prod2[0][0][21]_i_3_n_0\,
      O => \prod2[0][0][21]_i_7_n_0\
    );
\prod2[0][0][21]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \prod2[0][0][21]_i_4_n_0\,
      I1 => \prod2[0][0][21]_i_12_n_0\,
      I2 => \prod2[0][2][15]_i_10_n_0\,
      I3 => \^s_dvdnd_i_reg[37]_0\(0),
      I4 => \prod2[0][0][21]_i_13_n_0\,
      O => \prod2[0][0][21]_i_8_n_0\
    );
\prod2[0][0][21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA95955595559555"
    )
        port map (
      I0 => \prod2[0][0][21]_i_16_n_0\,
      I1 => \i_mul_24/A\(1),
      I2 => \^s_dvsor_i_reg[23]_0\,
      I3 => \prod2_reg[0][0][21]_i_18_n_6\,
      I4 => \i_mul_24/A\(0),
      I5 => \prod2_reg[2][2][11]\,
      O => \prod2[0][0][21]_i_9_n_0\
    );
\prod2[0][0][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C40400080008000"
    )
        port map (
      I0 => \prod2_reg[0][1][15]\(0),
      I1 => \^s_dvdnd_i_reg[37]_0\(0),
      I2 => \^s_dvsor_i_reg[23]_0\,
      I3 => \prod2_reg[0][0][23]_i_5_n_3\,
      I4 => \i_mul_24/A\(3),
      I5 => \prod2_reg[2][2][11]\,
      O => \prod2[0][0][23]_i_2_n_0\
    );
\prod2[0][0][23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EC070007800F000"
    )
        port map (
      I0 => \i_mul_24/A\(3),
      I1 => \prod2_reg[0][0][23]_i_5_n_3\,
      I2 => \prod2_reg[0][1][15]\(0),
      I3 => \prod2_reg[2][2][11]\,
      I4 => \^s_dvdnd_i_reg[37]_0\(0),
      I5 => \^s_dvsor_i_reg[23]_0\,
      O => \prod2[0][0][23]_i_4_n_0\
    );
\prod2[0][1][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \i_mul_24/B\(4),
      I1 => \i_mul_24/A\(1),
      I2 => \prod2_reg[0][1][15]_i_20_n_6\,
      I3 => \i_mul_24/A\(0),
      I4 => \i_mul_24/B\(5),
      O => \prod2[0][1][11]_i_2_n_0\
    );
\prod2[0][1][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"569AAAAA"
    )
        port map (
      I0 => \prod2_reg[0][1][15]_i_20_n_7\,
      I1 => \prod2_reg[0][1][7]_0\,
      I2 => data0(19),
      I3 => data0(7),
      I4 => \i_mul_24/B\(4),
      O => \prod2[0][1][11]_i_3_n_0\
    );
\prod2[0][1][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A6A6A6A"
    )
        port map (
      I0 => \prod2[0][1][11]_i_2_n_0\,
      I1 => \i_mul_24/A\(2),
      I2 => \i_mul_24/B\(3),
      I3 => \prod2_reg[0][1][15]_i_20_n_7\,
      I4 => \i_mul_24/B\(4),
      I5 => \i_mul_24/A\(0),
      O => \prod2[0][1][11]_i_4_n_0\
    );
\prod2[0][1][11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \prod2_reg[0][1][15]_i_20_n_7\,
      I1 => \i_mul_24/A\(0),
      I2 => \i_mul_24/B\(4),
      I3 => \i_mul_24/B\(3),
      I4 => \i_mul_24/A\(1),
      O => \prod2[0][1][11]_i_5_n_0\
    );
\prod2[0][1][11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6A66AA"
    )
        port map (
      I0 => \prod2_reg[0][1][7]_i_1_n_4\,
      I1 => \i_mul_24/B\(3),
      I2 => data0(7),
      I3 => data0(19),
      I4 => \prod2_reg[0][1][7]_0\,
      O => \prod2[0][1][11]_i_6_n_0\
    );
\prod2[0][1][11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data0(9),
      I1 => data0(21),
      I2 => \prod2_reg[0][1][7]_0\,
      O => \i_mul_24/A\(2)
    );
\prod2[0][1][15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_dvsor_i(16),
      I1 => \prod2_reg[0][1][7]\,
      I2 => s_dvsor_i(4),
      O => \i_mul_24/B\(3)
    );
\prod2[0][1][15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \i_mul_24/B\(4),
      I1 => \^s_dvdnd_i_reg[37]_0\(0),
      I2 => \prod2_reg[0][1][17]_i_9_n_3\,
      I3 => \i_mul_24/A\(3),
      I4 => \i_mul_24/B\(5),
      O => \prod2[0][1][15]_i_11_n_0\
    );
\prod2[0][1][15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \i_mul_24/B\(5),
      I1 => \i_mul_24/A\(2),
      I2 => \prod2_reg[0][1][15]_i_20_n_4\,
      I3 => \i_mul_24/B\(4),
      I4 => \i_mul_24/A\(3),
      O => \prod2[0][1][15]_i_12_n_0\
    );
\prod2[0][1][15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \i_mul_24/B\(4),
      I1 => \i_mul_24/A\(3),
      I2 => \prod2_reg[0][1][15]_i_20_n_4\,
      I3 => \i_mul_24/A\(2),
      I4 => \i_mul_24/B\(5),
      O => \prod2[0][1][15]_i_13_n_0\
    );
\prod2[0][1][15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \i_mul_24/B\(5),
      I1 => \i_mul_24/A\(1),
      I2 => \prod2_reg[0][1][15]_i_20_n_5\,
      I3 => \i_mul_24/B\(4),
      I4 => \i_mul_24/A\(2),
      O => \prod2[0][1][15]_i_14_n_0\
    );
\prod2[0][1][15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \i_mul_24/B\(4),
      I1 => \i_mul_24/A\(2),
      I2 => \prod2_reg[0][1][15]_i_20_n_5\,
      I3 => \i_mul_24/A\(1),
      I4 => \i_mul_24/B\(5),
      O => \prod2[0][1][15]_i_15_n_0\
    );
\prod2[0][1][15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \i_mul_24/A\(0),
      I1 => \i_mul_24/B\(4),
      I2 => \prod2_reg[0][1][15]_i_20_n_7\,
      I3 => \i_mul_24/B\(3),
      I4 => \i_mul_24/A\(2),
      O => \prod2[0][1][15]_i_16_n_0\
    );
\prod2[0][1][15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \prod2[0][1][15]_i_16_n_0\,
      I1 => \i_mul_24/A\(3),
      I2 => \i_mul_24/B\(3),
      I3 => \prod2[0][1][15]_i_15_n_0\,
      O => \prod2[0][1][15]_i_17_n_0\
    );
\prod2[0][1][15]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \i_mul_24/B\(5),
      I1 => \i_mul_24/A\(3),
      I2 => \prod2_reg[0][1][17]_i_9_n_3\,
      I3 => \i_mul_24/B\(4),
      I4 => \^s_dvdnd_i_reg[37]_0\(0),
      O => \prod2[0][1][15]_i_18_n_0\
    );
\prod2[0][1][15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data0(8),
      I1 => data0(20),
      I2 => \prod2_reg[0][1][7]_0\,
      O => \i_mul_24/A\(1)
    );
\prod2[0][1][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \i_mul_24/B\(3),
      I1 => \prod2_reg[0][1][15]\(0),
      I2 => \prod2[0][1][15]_i_11_n_0\,
      I3 => \prod2[0][1][15]_i_12_n_0\,
      O => \prod2[0][1][15]_i_2_n_0\
    );
\prod2[0][1][15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data0(7),
      I1 => data0(19),
      I2 => \prod2_reg[0][1][7]_0\,
      O => \i_mul_24/A\(0)
    );
\prod2[0][1][15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \i_mul_24/B\(2),
      I1 => \^s_dvdnd_i_reg[37]_0\(0),
      I2 => \i_mul_24/B\(1),
      I3 => \prod2_reg[0][1][15]\(0),
      O => \prod2[0][1][15]_i_22_n_0\
    );
\prod2[0][1][15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \i_mul_24/B\(2),
      I1 => \i_mul_24/A\(3),
      I2 => \i_mul_24/B\(1),
      I3 => \^s_dvdnd_i_reg[37]_0\(0),
      I4 => \i_mul_24/B\(0),
      I5 => \prod2_reg[0][1][15]\(0),
      O => \prod2[0][1][15]_i_23_n_0\
    );
\prod2[0][1][15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \i_mul_24/B\(2),
      I1 => \i_mul_24/A\(2),
      I2 => \i_mul_24/B\(1),
      I3 => \i_mul_24/A\(3),
      I4 => \i_mul_24/B\(0),
      I5 => \^s_dvdnd_i_reg[37]_0\(0),
      O => \prod2[0][1][15]_i_24_n_0\
    );
\prod2[0][1][15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \i_mul_24/B\(2),
      I1 => \i_mul_24/A\(1),
      I2 => \i_mul_24/B\(1),
      I3 => \i_mul_24/A\(2),
      I4 => \i_mul_24/B\(0),
      I5 => \i_mul_24/A\(3),
      O => \prod2[0][1][15]_i_25_n_0\
    );
\prod2[0][1][15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \i_mul_24/B\(1),
      I1 => \^s_dvdnd_i_reg[37]_0\(0),
      I2 => \i_mul_24/B\(2),
      I3 => \prod2_reg[0][1][15]\(0),
      O => \prod2[0][1][15]_i_26_n_0\
    );
\prod2[0][1][15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \i_mul_24/B\(0),
      I1 => \i_mul_24/A\(3),
      I2 => \^s_dvdnd_i_reg[37]_0\(0),
      I3 => \i_mul_24/B\(2),
      I4 => \prod2_reg[0][1][15]\(0),
      I5 => \i_mul_24/B\(1),
      O => \prod2[0][1][15]_i_27_n_0\
    );
\prod2[0][1][15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \prod2[0][1][15]_i_24_n_0\,
      I1 => \i_mul_24/B\(1),
      I2 => \^s_dvdnd_i_reg[37]_0\(0),
      I3 => \prod2[0][1][15]_i_30_n_0\,
      I4 => \prod2_reg[0][1][15]\(0),
      I5 => \i_mul_24/B\(0),
      O => \prod2[0][1][15]_i_28_n_0\
    );
\prod2[0][1][15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \prod2[0][1][15]_i_25_n_0\,
      I1 => \i_mul_24/B\(1),
      I2 => \i_mul_24/A\(3),
      I3 => \prod2[0][1][15]_i_31_n_0\,
      I4 => \^s_dvdnd_i_reg[37]_0\(0),
      I5 => \i_mul_24/B\(0),
      O => \prod2[0][1][15]_i_29_n_0\
    );
\prod2[0][1][15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \i_mul_24/B\(3),
      I1 => \^s_dvdnd_i_reg[37]_0\(0),
      I2 => \prod2[0][1][15]_i_13_n_0\,
      I3 => \prod2[0][1][15]_i_14_n_0\,
      O => \prod2[0][1][15]_i_3_n_0\
    );
\prod2[0][1][15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F335F553FFF5FFF"
    )
        port map (
      I0 => data0(22),
      I1 => data0(10),
      I2 => s_dvsor_i(3),
      I3 => \prod2_reg[0][1][7]\,
      I4 => \prod2_reg[0][1][7]_0\,
      I5 => s_dvsor_i(15),
      O => \prod2[0][1][15]_i_30_n_0\
    );
\prod2[0][1][15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F335F553FFF5FFF"
    )
        port map (
      I0 => data0(21),
      I1 => data0(9),
      I2 => s_dvsor_i(3),
      I3 => \prod2_reg[0][1][7]\,
      I4 => \prod2_reg[0][1][7]_0\,
      I5 => s_dvsor_i(15),
      O => \prod2[0][1][15]_i_31_n_0\
    );
\prod2[0][1][15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \i_mul_24/B\(3),
      I1 => \i_mul_24/A\(3),
      I2 => \prod2[0][1][15]_i_15_n_0\,
      I3 => \prod2[0][1][15]_i_16_n_0\,
      O => \prod2[0][1][15]_i_4_n_0\
    );
\prod2[0][1][15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \prod2[0][1][15]_i_17_n_0\,
      O => \prod2[0][1][15]_i_5_n_0\
    );
\prod2[0][1][15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => \prod2[0][1][15]_i_2_n_0\,
      I1 => \i_mul_24/B\(4),
      I2 => \prod2_reg[0][1][15]\(0),
      I3 => \i_mul_24/B\(5),
      I4 => \^s_dvdnd_i_reg[37]_0\(0),
      I5 => \prod2[0][1][15]_i_18_n_0\,
      O => \prod2[0][1][15]_i_6_n_0\
    );
\prod2[0][1][15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \i_mul_24/B\(3),
      I1 => \prod2_reg[0][1][15]\(0),
      I2 => \prod2[0][1][15]_i_11_n_0\,
      I3 => \prod2[0][1][15]_i_12_n_0\,
      I4 => \prod2[0][1][15]_i_3_n_0\,
      O => \prod2[0][1][15]_i_7_n_0\
    );
\prod2[0][1][15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \prod2[0][1][15]_i_4_n_0\,
      I1 => \prod2[0][1][15]_i_13_n_0\,
      I2 => \i_mul_24/B\(3),
      I3 => \^s_dvdnd_i_reg[37]_0\(0),
      I4 => \prod2[0][1][15]_i_14_n_0\,
      O => \prod2[0][1][15]_i_8_n_0\
    );
\prod2[0][1][15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA95955595559555"
    )
        port map (
      I0 => \prod2[0][1][15]_i_17_n_0\,
      I1 => \i_mul_24/A\(1),
      I2 => \i_mul_24/B\(4),
      I3 => \prod2_reg[0][1][15]_i_20_n_6\,
      I4 => \i_mul_24/A\(0),
      I5 => \i_mul_24/B\(5),
      O => \prod2[0][1][15]_i_9_n_0\
    );
\prod2[0][1][17]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data0(10),
      I1 => data0(22),
      I2 => \prod2_reg[0][1][7]_0\,
      O => \i_mul_24/A\(3)
    );
\prod2[0][1][17]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_dvsor_i(18),
      I1 => \prod2_reg[0][1][7]\,
      I2 => s_dvsor_i(6),
      O => \i_mul_24/B\(5)
    );
\prod2[0][1][17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C40400080008000"
    )
        port map (
      I0 => \prod2_reg[0][1][15]\(0),
      I1 => \^s_dvdnd_i_reg[37]_0\(0),
      I2 => \i_mul_24/B\(4),
      I3 => \prod2_reg[0][1][17]_i_9_n_3\,
      I4 => \i_mul_24/A\(3),
      I5 => \i_mul_24/B\(5),
      O => \prod2[0][1][17]_i_3_n_0\
    );
\prod2[0][1][17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \prod2_reg[0][1][15]\(0),
      I1 => \i_mul_24/B\(4),
      I2 => \^s_dvdnd_i_reg[37]_0\(0),
      I3 => \i_mul_24/B\(5),
      O => \prod2[0][1][17]_i_4_n_0\
    );
\prod2[0][1][17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EC070007800F000"
    )
        port map (
      I0 => \i_mul_24/A\(3),
      I1 => \prod2_reg[0][1][17]_i_9_n_3\,
      I2 => \prod2_reg[0][1][15]\(0),
      I3 => \i_mul_24/B\(5),
      I4 => \^s_dvdnd_i_reg[37]_0\(0),
      I5 => \i_mul_24/B\(4),
      O => \prod2[0][1][17]_i_5_n_0\
    );
\prod2[0][1][17]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data0(11),
      I1 => data0(23),
      I2 => \prod2_reg[0][1][7]_0\,
      O => \^s_dvdnd_i_reg[37]_0\(0)
    );
\prod2[0][1][17]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_dvsor_i(17),
      I1 => \prod2_reg[0][1][7]\,
      I2 => s_dvsor_i(5),
      O => \i_mul_24/B\(4)
    );
\prod2[0][1][7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_dvsor_i(15),
      I1 => \prod2_reg[0][1][7]\,
      I2 => s_dvsor_i(3),
      O => \i_mul_24/B\(2)
    );
\prod2[0][1][7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_dvsor_i(13),
      I1 => \prod2_reg[0][1][7]\,
      I2 => \prod2_reg[0][1][7]_1\,
      O => \i_mul_24/B\(0)
    );
\prod2[0][1][7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F335F553FFF5FFF"
    )
        port map (
      I0 => data0(22),
      I1 => data0(10),
      I2 => \prod2_reg[0][1][7]_1\,
      I3 => \prod2_reg[0][1][7]\,
      I4 => \prod2_reg[0][1][7]_0\,
      I5 => s_dvsor_i(13),
      O => \prod2[0][1][7]_i_12_n_0\
    );
\prod2[0][1][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i_mul_24/B\(1),
      I1 => \i_mul_24/A\(2),
      I2 => \i_mul_24/B\(2),
      I3 => \i_mul_24/A\(1),
      I4 => \i_mul_24/A\(3),
      I5 => \i_mul_24/B\(0),
      O => \prod2[0][1][7]_i_2_n_0\
    );
\prod2[0][1][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i_mul_24/B\(1),
      I1 => \i_mul_24/A\(1),
      I2 => \i_mul_24/B\(2),
      I3 => \i_mul_24/A\(0),
      O => \prod2[0][1][7]_i_3_n_0\
    );
\prod2[0][1][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0A3202C8080000"
    )
        port map (
      I0 => s_dvsor_i(13),
      I1 => \prod2_reg[0][1][7]_0\,
      I2 => \prod2_reg[0][1][7]\,
      I3 => \prod2_reg[0][1][7]_1\,
      I4 => data0(8),
      I5 => data0(20),
      O => \prod2[0][1][7]_i_4_n_0\
    );
\prod2[0][1][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \i_mul_24/A\(2),
      I1 => \prod2[0][1][7]_i_12_n_0\,
      I2 => \i_mul_24/A\(1),
      I3 => \i_mul_24/B\(1),
      I4 => \i_mul_24/A\(0),
      I5 => \i_mul_24/B\(2),
      O => \prod2[0][1][7]_i_5_n_0\
    );
\prod2[0][1][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i_mul_24/A\(0),
      I1 => \i_mul_24/B\(2),
      I2 => \i_mul_24/A\(1),
      I3 => \i_mul_24/B\(1),
      I4 => \i_mul_24/B\(0),
      I5 => \i_mul_24/A\(2),
      O => \prod2[0][1][7]_i_6_n_0\
    );
\prod2[0][1][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i_mul_24/B\(0),
      I1 => \i_mul_24/A\(1),
      I2 => \i_mul_24/B\(1),
      I3 => \i_mul_24/A\(0),
      O => \prod2[0][1][7]_i_7_n_0\
    );
\prod2[0][1][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCA0AAC000A000"
    )
        port map (
      I0 => data0(19),
      I1 => data0(7),
      I2 => \prod2_reg[0][1][7]_1\,
      I3 => \prod2_reg[0][1][7]\,
      I4 => \prod2_reg[0][1][7]_0\,
      I5 => s_dvsor_i(13),
      O => \prod2[0][1][7]_i_8_n_0\
    );
\prod2[0][1][7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_dvsor_i(14),
      I1 => \prod2_reg[0][1][7]\,
      I2 => s_dvsor_i(2),
      O => \i_mul_24/B\(1)
    );
\prod2[0][2][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \^s_dvsor_i_reg[23]_0\,
      I1 => \prod2[0][2][15]_i_19_n_0\,
      I2 => \prod2_reg[0][2][15]_i_20_n_6\,
      I3 => \prod2_reg[2][2][7]\,
      I4 => \prod2_reg[2][2][11]\,
      O => \prod2[0][2][11]_i_2_n_0\
    );
\prod2[0][2][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"569AAAAA"
    )
        port map (
      I0 => \prod2_reg[0][2][15]_i_20_n_7\,
      I1 => \prod2_reg[0][1][7]_0\,
      I2 => \^s_dvdnd_i_reg[39]_0\(1),
      I3 => \prod2_reg[2][2][7]_0\,
      I4 => \^s_dvsor_i_reg[23]_0\,
      O => \prod2[0][2][11]_i_3_n_0\
    );
\prod2[0][2][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A6A6A6A"
    )
        port map (
      I0 => \prod2[0][2][11]_i_2_n_0\,
      I1 => \prod2[0][2][11]_i_7_n_0\,
      I2 => \prod2[0][2][15]_i_10_n_0\,
      I3 => \prod2_reg[0][2][15]_i_20_n_7\,
      I4 => \^s_dvsor_i_reg[23]_0\,
      I5 => \prod2_reg[2][2][7]\,
      O => \prod2[0][2][11]_i_4_n_0\
    );
\prod2[0][2][11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \prod2_reg[0][2][15]_i_20_n_7\,
      I1 => \prod2_reg[2][2][7]\,
      I2 => \^s_dvsor_i_reg[23]_0\,
      I3 => \prod2[0][2][15]_i_10_n_0\,
      I4 => \prod2[0][2][15]_i_19_n_0\,
      O => \prod2[0][2][11]_i_5_n_0\
    );
\prod2[0][2][11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6A66AA"
    )
        port map (
      I0 => \prod2_reg[0][2][7]_i_1_n_4\,
      I1 => \prod2[0][2][15]_i_10_n_0\,
      I2 => \prod2_reg[2][2][7]_0\,
      I3 => \^s_dvdnd_i_reg[39]_0\(1),
      I4 => \prod2_reg[0][1][7]_0\,
      O => \prod2[0][2][11]_i_6_n_0\
    );
\prod2[0][2][11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data0(3),
      I1 => data0(15),
      I2 => \prod2_reg[0][1][7]_0\,
      O => \prod2[0][2][11]_i_7_n_0\
    );
\prod2[0][2][15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_dvsor_i(22),
      I1 => \prod2_reg[0][1][7]\,
      I2 => s_dvsor_i(10),
      O => \prod2[0][2][15]_i_10_n_0\
    );
\prod2[0][2][15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \^s_dvsor_i_reg[23]_0\,
      I1 => \prod2[0][2][17]_i_6_n_0\,
      I2 => \prod2_reg[0][2][17]_i_8_n_3\,
      I3 => \prod2[0][2][17]_i_9_n_0\,
      I4 => \prod2_reg[2][2][11]\,
      O => \prod2[0][2][15]_i_11_n_0\
    );
\prod2[0][2][15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \prod2_reg[2][2][11]\,
      I1 => \prod2[0][2][11]_i_7_n_0\,
      I2 => \prod2_reg[0][2][15]_i_20_n_4\,
      I3 => \^s_dvsor_i_reg[23]_0\,
      I4 => \prod2[0][2][17]_i_9_n_0\,
      O => \prod2[0][2][15]_i_12_n_0\
    );
\prod2[0][2][15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \^s_dvsor_i_reg[23]_0\,
      I1 => \prod2[0][2][17]_i_9_n_0\,
      I2 => \prod2_reg[0][2][15]_i_20_n_4\,
      I3 => \prod2[0][2][11]_i_7_n_0\,
      I4 => \prod2_reg[2][2][11]\,
      O => \prod2[0][2][15]_i_13_n_0\
    );
\prod2[0][2][15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \prod2_reg[2][2][11]\,
      I1 => \prod2[0][2][15]_i_19_n_0\,
      I2 => \prod2_reg[0][2][15]_i_20_n_5\,
      I3 => \^s_dvsor_i_reg[23]_0\,
      I4 => \prod2[0][2][11]_i_7_n_0\,
      O => \prod2[0][2][15]_i_14_n_0\
    );
\prod2[0][2][15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \^s_dvsor_i_reg[23]_0\,
      I1 => \prod2[0][2][11]_i_7_n_0\,
      I2 => \prod2_reg[0][2][15]_i_20_n_5\,
      I3 => \prod2[0][2][15]_i_19_n_0\,
      I4 => \prod2_reg[2][2][11]\,
      O => \prod2[0][2][15]_i_15_n_0\
    );
\prod2[0][2][15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \prod2_reg[2][2][7]\,
      I1 => \^s_dvsor_i_reg[23]_0\,
      I2 => \prod2_reg[0][2][15]_i_20_n_7\,
      I3 => \prod2[0][2][15]_i_10_n_0\,
      I4 => \prod2[0][2][11]_i_7_n_0\,
      O => \prod2[0][2][15]_i_16_n_0\
    );
\prod2[0][2][15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \prod2[0][2][15]_i_16_n_0\,
      I1 => \prod2[0][2][17]_i_9_n_0\,
      I2 => \prod2[0][2][15]_i_10_n_0\,
      I3 => \prod2[0][2][15]_i_15_n_0\,
      O => \prod2[0][2][15]_i_17_n_0\
    );
\prod2[0][2][15]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \prod2_reg[2][2][11]\,
      I1 => \prod2[0][2][17]_i_9_n_0\,
      I2 => \prod2_reg[0][2][17]_i_8_n_3\,
      I3 => \^s_dvsor_i_reg[23]_0\,
      I4 => \prod2[0][2][17]_i_6_n_0\,
      O => \prod2[0][2][15]_i_18_n_0\
    );
\prod2[0][2][15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data0(2),
      I1 => data0(14),
      I2 => \prod2_reg[0][1][7]_0\,
      O => \prod2[0][2][15]_i_19_n_0\
    );
\prod2[0][2][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \prod2[0][2][15]_i_10_n_0\,
      I1 => \prod2[0][2][17]_i_5_n_0\,
      I2 => \prod2[0][2][15]_i_11_n_0\,
      I3 => \prod2[0][2][15]_i_12_n_0\,
      O => \prod2[0][2][15]_i_2_n_0\
    );
\prod2[0][2][15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \prod2[0][2][7]_i_10_n_0\,
      I1 => \prod2[0][2][17]_i_6_n_0\,
      I2 => \prod2[0][2][7]_i_9_n_0\,
      I3 => \prod2[0][2][17]_i_5_n_0\,
      O => \prod2[0][2][15]_i_22_n_0\
    );
\prod2[0][2][15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \prod2[0][2][7]_i_10_n_0\,
      I1 => \prod2[0][2][17]_i_9_n_0\,
      I2 => \prod2[0][2][7]_i_9_n_0\,
      I3 => \prod2[0][2][17]_i_6_n_0\,
      I4 => \prod2[0][2][7]_i_11_n_0\,
      I5 => \prod2[0][2][17]_i_5_n_0\,
      O => \prod2[0][2][15]_i_23_n_0\
    );
\prod2[0][2][15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \prod2[0][2][7]_i_10_n_0\,
      I1 => \prod2[0][2][11]_i_7_n_0\,
      I2 => \prod2[0][2][7]_i_9_n_0\,
      I3 => \prod2[0][2][17]_i_9_n_0\,
      I4 => \prod2[0][2][7]_i_11_n_0\,
      I5 => \prod2[0][2][17]_i_6_n_0\,
      O => \prod2[0][2][15]_i_24_n_0\
    );
\prod2[0][2][15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \prod2[0][2][7]_i_10_n_0\,
      I1 => \prod2[0][2][15]_i_19_n_0\,
      I2 => \prod2[0][2][7]_i_9_n_0\,
      I3 => \prod2[0][2][11]_i_7_n_0\,
      I4 => \prod2[0][2][7]_i_11_n_0\,
      I5 => \prod2[0][2][17]_i_9_n_0\,
      O => \prod2[0][2][15]_i_25_n_0\
    );
\prod2[0][2][15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \prod2[0][2][7]_i_9_n_0\,
      I1 => \prod2[0][2][17]_i_6_n_0\,
      I2 => \prod2[0][2][7]_i_10_n_0\,
      I3 => \prod2[0][2][17]_i_5_n_0\,
      O => \prod2[0][2][15]_i_26_n_0\
    );
\prod2[0][2][15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \prod2[0][2][7]_i_11_n_0\,
      I1 => \prod2[0][2][17]_i_9_n_0\,
      I2 => \prod2[0][2][17]_i_6_n_0\,
      I3 => \prod2[0][2][7]_i_10_n_0\,
      I4 => \prod2[0][2][17]_i_5_n_0\,
      I5 => \prod2[0][2][7]_i_9_n_0\,
      O => \prod2[0][2][15]_i_27_n_0\
    );
\prod2[0][2][15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \prod2[0][2][15]_i_24_n_0\,
      I1 => \prod2[0][2][7]_i_9_n_0\,
      I2 => \prod2[0][2][17]_i_6_n_0\,
      I3 => \prod2[0][2][15]_i_30_n_0\,
      I4 => \prod2[0][2][17]_i_5_n_0\,
      I5 => \prod2[0][2][7]_i_11_n_0\,
      O => \prod2[0][2][15]_i_28_n_0\
    );
\prod2[0][2][15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \prod2[0][2][15]_i_25_n_0\,
      I1 => \prod2[0][2][7]_i_9_n_0\,
      I2 => \prod2[0][2][17]_i_9_n_0\,
      I3 => \prod2[0][2][15]_i_31_n_0\,
      I4 => \prod2[0][2][17]_i_6_n_0\,
      I5 => \prod2[0][2][7]_i_11_n_0\,
      O => \prod2[0][2][15]_i_29_n_0\
    );
\prod2[0][2][15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \prod2[0][2][15]_i_10_n_0\,
      I1 => \prod2[0][2][17]_i_6_n_0\,
      I2 => \prod2[0][2][15]_i_13_n_0\,
      I3 => \prod2[0][2][15]_i_14_n_0\,
      O => \prod2[0][2][15]_i_3_n_0\
    );
\prod2[0][2][15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F335F553FFF5FFF"
    )
        port map (
      I0 => data0(16),
      I1 => data0(4),
      I2 => s_dvsor_i(9),
      I3 => \prod2_reg[0][1][7]\,
      I4 => \prod2_reg[0][1][7]_0\,
      I5 => s_dvsor_i(21),
      O => \prod2[0][2][15]_i_30_n_0\
    );
\prod2[0][2][15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F335F553FFF5FFF"
    )
        port map (
      I0 => data0(15),
      I1 => data0(3),
      I2 => s_dvsor_i(9),
      I3 => \prod2_reg[0][1][7]\,
      I4 => \prod2_reg[0][1][7]_0\,
      I5 => s_dvsor_i(21),
      O => \prod2[0][2][15]_i_31_n_0\
    );
\prod2[0][2][15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \prod2[0][2][15]_i_10_n_0\,
      I1 => \prod2[0][2][17]_i_9_n_0\,
      I2 => \prod2[0][2][15]_i_15_n_0\,
      I3 => \prod2[0][2][15]_i_16_n_0\,
      O => \prod2[0][2][15]_i_4_n_0\
    );
\prod2[0][2][15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \prod2[0][2][15]_i_17_n_0\,
      O => \prod2[0][2][15]_i_5_n_0\
    );
\prod2[0][2][15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => \prod2[0][2][15]_i_2_n_0\,
      I1 => \^s_dvsor_i_reg[23]_0\,
      I2 => \prod2[0][2][17]_i_5_n_0\,
      I3 => \prod2_reg[2][2][11]\,
      I4 => \prod2[0][2][17]_i_6_n_0\,
      I5 => \prod2[0][2][15]_i_18_n_0\,
      O => \prod2[0][2][15]_i_6_n_0\
    );
\prod2[0][2][15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \prod2[0][2][15]_i_10_n_0\,
      I1 => \prod2[0][2][17]_i_5_n_0\,
      I2 => \prod2[0][2][15]_i_11_n_0\,
      I3 => \prod2[0][2][15]_i_12_n_0\,
      I4 => \prod2[0][2][15]_i_3_n_0\,
      O => \prod2[0][2][15]_i_7_n_0\
    );
\prod2[0][2][15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \prod2[0][2][15]_i_4_n_0\,
      I1 => \prod2[0][2][15]_i_13_n_0\,
      I2 => \prod2[0][2][15]_i_10_n_0\,
      I3 => \prod2[0][2][17]_i_6_n_0\,
      I4 => \prod2[0][2][15]_i_14_n_0\,
      O => \prod2[0][2][15]_i_8_n_0\
    );
\prod2[0][2][15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA95955595559555"
    )
        port map (
      I0 => \prod2[0][2][15]_i_17_n_0\,
      I1 => \prod2[0][2][15]_i_19_n_0\,
      I2 => \^s_dvsor_i_reg[23]_0\,
      I3 => \prod2_reg[0][2][15]_i_20_n_6\,
      I4 => \prod2_reg[2][2][7]\,
      I5 => \prod2_reg[2][2][11]\,
      O => \prod2[0][2][15]_i_9_n_0\
    );
\prod2[0][2][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C40400080008000"
    )
        port map (
      I0 => \prod2[0][2][17]_i_5_n_0\,
      I1 => \prod2[0][2][17]_i_6_n_0\,
      I2 => \^s_dvsor_i_reg[23]_0\,
      I3 => \prod2_reg[0][2][17]_i_8_n_3\,
      I4 => \prod2[0][2][17]_i_9_n_0\,
      I5 => \prod2_reg[2][2][11]\,
      O => \prod2[0][2][17]_i_2_n_0\
    );
\prod2[0][2][17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \prod2[0][2][17]_i_5_n_0\,
      I1 => \^s_dvsor_i_reg[23]_0\,
      I2 => \prod2[0][2][17]_i_6_n_0\,
      I3 => \prod2_reg[2][2][11]\,
      O => \prod2[0][2][17]_i_3_n_0\
    );
\prod2[0][2][17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EC070007800F000"
    )
        port map (
      I0 => \prod2[0][2][17]_i_9_n_0\,
      I1 => \prod2_reg[0][2][17]_i_8_n_3\,
      I2 => \prod2[0][2][17]_i_5_n_0\,
      I3 => \prod2_reg[2][2][11]\,
      I4 => \prod2[0][2][17]_i_6_n_0\,
      I5 => \^s_dvsor_i_reg[23]_0\,
      O => \prod2[0][2][17]_i_4_n_0\
    );
\prod2[0][2][17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data0(6),
      I1 => data0(18),
      I2 => \prod2_reg[0][1][7]_0\,
      O => \prod2[0][2][17]_i_5_n_0\
    );
\prod2[0][2][17]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data0(5),
      I1 => data0(17),
      I2 => \prod2_reg[0][1][7]_0\,
      O => \prod2[0][2][17]_i_6_n_0\
    );
\prod2[0][2][17]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_dvsor_i(23),
      I1 => \prod2_reg[0][1][7]\,
      I2 => s_dvsor_i(11),
      O => \^s_dvsor_i_reg[23]_0\
    );
\prod2[0][2][17]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => data0(4),
      I1 => data0(16),
      I2 => \prod2_reg[0][1][7]_0\,
      O => \prod2[0][2][17]_i_9_n_0\
    );
\prod2[0][2][7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_dvsor_i(21),
      I1 => \prod2_reg[0][1][7]\,
      I2 => s_dvsor_i(9),
      O => \prod2[0][2][7]_i_10_n_0\
    );
\prod2[0][2][7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_dvsor_i(19),
      I1 => \prod2_reg[0][1][7]\,
      I2 => s_dvsor_i(7),
      O => \prod2[0][2][7]_i_11_n_0\
    );
\prod2[0][2][7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F335F553FFF5FFF"
    )
        port map (
      I0 => data0(16),
      I1 => data0(4),
      I2 => s_dvsor_i(7),
      I3 => \prod2_reg[0][1][7]\,
      I4 => \prod2_reg[0][1][7]_0\,
      I5 => s_dvsor_i(19),
      O => \prod2[0][2][7]_i_12_n_0\
    );
\prod2[0][2][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \prod2[0][2][7]_i_9_n_0\,
      I1 => \prod2[0][2][11]_i_7_n_0\,
      I2 => \prod2[0][2][7]_i_10_n_0\,
      I3 => \prod2[0][2][15]_i_19_n_0\,
      I4 => \prod2[0][2][17]_i_9_n_0\,
      I5 => \prod2[0][2][7]_i_11_n_0\,
      O => \prod2[0][2][7]_i_2_n_0\
    );
\prod2[0][2][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \prod2[0][2][7]_i_9_n_0\,
      I1 => \prod2[0][2][15]_i_19_n_0\,
      I2 => \prod2[0][2][7]_i_10_n_0\,
      I3 => \prod2_reg[2][2][7]\,
      O => \prod2[0][2][7]_i_3_n_0\
    );
\prod2[0][2][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0A3202C8080000"
    )
        port map (
      I0 => s_dvsor_i(19),
      I1 => \prod2_reg[0][1][7]_0\,
      I2 => \prod2_reg[0][1][7]\,
      I3 => s_dvsor_i(7),
      I4 => data0(2),
      I5 => data0(14),
      O => \prod2[0][2][7]_i_4_n_0\
    );
\prod2[0][2][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \prod2[0][2][11]_i_7_n_0\,
      I1 => \prod2[0][2][7]_i_12_n_0\,
      I2 => \prod2[0][2][15]_i_19_n_0\,
      I3 => \prod2[0][2][7]_i_9_n_0\,
      I4 => \prod2_reg[2][2][7]\,
      I5 => \prod2[0][2][7]_i_10_n_0\,
      O => \prod2[0][2][7]_i_5_n_0\
    );
\prod2[0][2][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \prod2_reg[2][2][7]\,
      I1 => \prod2[0][2][7]_i_10_n_0\,
      I2 => \prod2[0][2][15]_i_19_n_0\,
      I3 => \prod2[0][2][7]_i_9_n_0\,
      I4 => \prod2[0][2][7]_i_11_n_0\,
      I5 => \prod2[0][2][11]_i_7_n_0\,
      O => \prod2[0][2][7]_i_6_n_0\
    );
\prod2[0][2][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \prod2[0][2][7]_i_11_n_0\,
      I1 => \prod2[0][2][15]_i_19_n_0\,
      I2 => \prod2[0][2][7]_i_9_n_0\,
      I3 => \prod2_reg[2][2][7]\,
      O => \prod2[0][2][7]_i_7_n_0\
    );
\prod2[0][2][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCA0AAC000A000"
    )
        port map (
      I0 => \^s_dvdnd_i_reg[39]_0\(1),
      I1 => \prod2_reg[2][2][7]_0\,
      I2 => s_dvsor_i(7),
      I3 => \prod2_reg[0][1][7]\,
      I4 => \prod2_reg[0][1][7]_0\,
      I5 => s_dvsor_i(19),
      O => \prod2[0][2][7]_i_8_n_0\
    );
\prod2[0][2][7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_dvsor_i(20),
      I1 => \prod2_reg[0][1][7]\,
      I2 => s_dvsor_i(8),
      O => \prod2[0][2][7]_i_9_n_0\
    );
\prod2[0][3][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C40400080008000"
    )
        port map (
      I0 => \prod2[0][2][17]_i_5_n_0\,
      I1 => \prod2[0][2][17]_i_6_n_0\,
      I2 => \i_mul_24/B\(4),
      I3 => \prod2_reg[0][3][11]_i_5_n_3\,
      I4 => \prod2[0][2][17]_i_9_n_0\,
      I5 => \i_mul_24/B\(5),
      O => \prod2[0][3][11]_i_2_n_0\
    );
\prod2[0][3][11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \prod2[0][2][17]_i_5_n_0\,
      I1 => \i_mul_24/B\(4),
      I2 => \prod2[0][2][17]_i_6_n_0\,
      I3 => \i_mul_24/B\(5),
      O => \prod2[0][3][11]_i_3_n_0\
    );
\prod2[0][3][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EC070007800F000"
    )
        port map (
      I0 => \prod2[0][2][17]_i_9_n_0\,
      I1 => \prod2_reg[0][3][11]_i_5_n_3\,
      I2 => \prod2[0][2][17]_i_5_n_0\,
      I3 => \i_mul_24/B\(5),
      I4 => \prod2[0][2][17]_i_6_n_0\,
      I5 => \i_mul_24/B\(4),
      O => \prod2[0][3][11]_i_4_n_0\
    );
\prod2[0][3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i_mul_24/B\(1),
      I1 => \prod2[0][2][11]_i_7_n_0\,
      I2 => \i_mul_24/B\(2),
      I3 => \prod2[0][2][15]_i_19_n_0\,
      I4 => \prod2[0][2][17]_i_9_n_0\,
      I5 => \i_mul_24/B\(0),
      O => \prod2[0][3][1]_i_2_n_0\
    );
\prod2[0][3][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i_mul_24/B\(1),
      I1 => \prod2[0][2][15]_i_19_n_0\,
      I2 => \i_mul_24/B\(2),
      I3 => \prod2_reg[2][2][7]\,
      O => \prod2[0][3][1]_i_3_n_0\
    );
\prod2[0][3][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0A3202C8080000"
    )
        port map (
      I0 => s_dvsor_i(13),
      I1 => \prod2_reg[0][1][7]_0\,
      I2 => \prod2_reg[0][1][7]\,
      I3 => \prod2_reg[0][1][7]_1\,
      I4 => data0(2),
      I5 => data0(14),
      O => \prod2[0][3][1]_i_4_n_0\
    );
\prod2[0][3][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \prod2[0][2][11]_i_7_n_0\,
      I1 => \prod2[0][3][1]_i_9_n_0\,
      I2 => \prod2[0][2][15]_i_19_n_0\,
      I3 => \i_mul_24/B\(1),
      I4 => \prod2_reg[2][2][7]\,
      I5 => \i_mul_24/B\(2),
      O => \prod2[0][3][1]_i_5_n_0\
    );
\prod2[0][3][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \prod2_reg[2][2][7]\,
      I1 => \i_mul_24/B\(2),
      I2 => \prod2[0][2][15]_i_19_n_0\,
      I3 => \i_mul_24/B\(1),
      I4 => \i_mul_24/B\(0),
      I5 => \prod2[0][2][11]_i_7_n_0\,
      O => \prod2[0][3][1]_i_6_n_0\
    );
\prod2[0][3][1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i_mul_24/B\(0),
      I1 => \prod2[0][2][15]_i_19_n_0\,
      I2 => \i_mul_24/B\(1),
      I3 => \prod2_reg[2][2][7]\,
      O => \prod2[0][3][1]_i_7_n_0\
    );
\prod2[0][3][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCA0AAC000A000"
    )
        port map (
      I0 => \^s_dvdnd_i_reg[39]_0\(1),
      I1 => \prod2_reg[2][2][7]_0\,
      I2 => \prod2_reg[0][1][7]_1\,
      I3 => \prod2_reg[0][1][7]\,
      I4 => \prod2_reg[0][1][7]_0\,
      I5 => s_dvsor_i(13),
      O => \prod2[0][3][1]_i_8_n_0\
    );
\prod2[0][3][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F335F553FFF5FFF"
    )
        port map (
      I0 => data0(16),
      I1 => data0(4),
      I2 => \prod2_reg[0][1][7]_1\,
      I3 => \prod2_reg[0][1][7]\,
      I4 => \prod2_reg[0][1][7]_0\,
      I5 => s_dvsor_i(13),
      O => \prod2[0][3][1]_i_9_n_0\
    );
\prod2[0][3][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \i_mul_24/B\(4),
      I1 => \prod2[0][2][15]_i_19_n_0\,
      I2 => \prod2_reg[0][3][9]_i_18_n_6\,
      I3 => \prod2_reg[2][2][7]\,
      I4 => \i_mul_24/B\(5),
      O => \prod2[0][3][5]_i_2_n_0\
    );
\prod2[0][3][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"569AAAAA"
    )
        port map (
      I0 => \prod2_reg[0][3][9]_i_18_n_7\,
      I1 => \prod2_reg[0][1][7]_0\,
      I2 => \^s_dvdnd_i_reg[39]_0\(1),
      I3 => \prod2_reg[2][2][7]_0\,
      I4 => \i_mul_24/B\(4),
      O => \prod2[0][3][5]_i_3_n_0\
    );
\prod2[0][3][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A6A6A6A"
    )
        port map (
      I0 => \prod2[0][3][5]_i_2_n_0\,
      I1 => \prod2[0][2][11]_i_7_n_0\,
      I2 => \i_mul_24/B\(3),
      I3 => \prod2_reg[0][3][9]_i_18_n_7\,
      I4 => \i_mul_24/B\(4),
      I5 => \prod2_reg[2][2][7]\,
      O => \prod2[0][3][5]_i_4_n_0\
    );
\prod2[0][3][5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \prod2_reg[0][3][9]_i_18_n_7\,
      I1 => \prod2_reg[2][2][7]\,
      I2 => \i_mul_24/B\(4),
      I3 => \i_mul_24/B\(3),
      I4 => \prod2[0][2][15]_i_19_n_0\,
      O => \prod2[0][3][5]_i_5_n_0\
    );
\prod2[0][3][5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6A66AA"
    )
        port map (
      I0 => \prod2_reg[0][3][1]_i_1_n_4\,
      I1 => \i_mul_24/B\(3),
      I2 => \prod2_reg[2][2][7]_0\,
      I3 => \^s_dvdnd_i_reg[39]_0\(1),
      I4 => \prod2_reg[0][1][7]_0\,
      O => \prod2[0][3][5]_i_6_n_0\
    );
\prod2[0][3][9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \i_mul_24/B\(4),
      I1 => \prod2[0][2][17]_i_6_n_0\,
      I2 => \prod2_reg[0][3][11]_i_5_n_3\,
      I3 => \prod2[0][2][17]_i_9_n_0\,
      I4 => \i_mul_24/B\(5),
      O => \prod2[0][3][9]_i_10_n_0\
    );
\prod2[0][3][9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \i_mul_24/B\(5),
      I1 => \prod2[0][2][11]_i_7_n_0\,
      I2 => \prod2_reg[0][3][9]_i_18_n_4\,
      I3 => \i_mul_24/B\(4),
      I4 => \prod2[0][2][17]_i_9_n_0\,
      O => \prod2[0][3][9]_i_11_n_0\
    );
\prod2[0][3][9]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \i_mul_24/B\(4),
      I1 => \prod2[0][2][17]_i_9_n_0\,
      I2 => \prod2_reg[0][3][9]_i_18_n_4\,
      I3 => \prod2[0][2][11]_i_7_n_0\,
      I4 => \i_mul_24/B\(5),
      O => \prod2[0][3][9]_i_12_n_0\
    );
\prod2[0][3][9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \i_mul_24/B\(5),
      I1 => \prod2[0][2][15]_i_19_n_0\,
      I2 => \prod2_reg[0][3][9]_i_18_n_5\,
      I3 => \i_mul_24/B\(4),
      I4 => \prod2[0][2][11]_i_7_n_0\,
      O => \prod2[0][3][9]_i_13_n_0\
    );
\prod2[0][3][9]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \i_mul_24/B\(4),
      I1 => \prod2[0][2][11]_i_7_n_0\,
      I2 => \prod2_reg[0][3][9]_i_18_n_5\,
      I3 => \prod2[0][2][15]_i_19_n_0\,
      I4 => \i_mul_24/B\(5),
      O => \prod2[0][3][9]_i_14_n_0\
    );
\prod2[0][3][9]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \prod2_reg[2][2][7]\,
      I1 => \i_mul_24/B\(4),
      I2 => \prod2_reg[0][3][9]_i_18_n_7\,
      I3 => \i_mul_24/B\(3),
      I4 => \prod2[0][2][11]_i_7_n_0\,
      O => \prod2[0][3][9]_i_15_n_0\
    );
\prod2[0][3][9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \prod2[0][3][9]_i_15_n_0\,
      I1 => \prod2[0][2][17]_i_9_n_0\,
      I2 => \i_mul_24/B\(3),
      I3 => \prod2[0][3][9]_i_14_n_0\,
      O => \prod2[0][3][9]_i_16_n_0\
    );
\prod2[0][3][9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => \i_mul_24/B\(5),
      I1 => \prod2[0][2][17]_i_9_n_0\,
      I2 => \prod2_reg[0][3][11]_i_5_n_3\,
      I3 => \i_mul_24/B\(4),
      I4 => \prod2[0][2][17]_i_6_n_0\,
      O => \prod2[0][3][9]_i_17_n_0\
    );
\prod2[0][3][9]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \i_mul_24/B\(2),
      I1 => \prod2[0][2][17]_i_6_n_0\,
      I2 => \i_mul_24/B\(1),
      I3 => \prod2[0][2][17]_i_5_n_0\,
      O => \prod2[0][3][9]_i_19_n_0\
    );
\prod2[0][3][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \i_mul_24/B\(3),
      I1 => \prod2[0][2][17]_i_5_n_0\,
      I2 => \prod2[0][3][9]_i_10_n_0\,
      I3 => \prod2[0][3][9]_i_11_n_0\,
      O => \prod2[0][3][9]_i_2_n_0\
    );
\prod2[0][3][9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \i_mul_24/B\(2),
      I1 => \prod2[0][2][17]_i_9_n_0\,
      I2 => \i_mul_24/B\(1),
      I3 => \prod2[0][2][17]_i_6_n_0\,
      I4 => \i_mul_24/B\(0),
      I5 => \prod2[0][2][17]_i_5_n_0\,
      O => \prod2[0][3][9]_i_20_n_0\
    );
\prod2[0][3][9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \i_mul_24/B\(2),
      I1 => \prod2[0][2][11]_i_7_n_0\,
      I2 => \i_mul_24/B\(1),
      I3 => \prod2[0][2][17]_i_9_n_0\,
      I4 => \i_mul_24/B\(0),
      I5 => \prod2[0][2][17]_i_6_n_0\,
      O => \prod2[0][3][9]_i_21_n_0\
    );
\prod2[0][3][9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \i_mul_24/B\(2),
      I1 => \prod2[0][2][15]_i_19_n_0\,
      I2 => \i_mul_24/B\(1),
      I3 => \prod2[0][2][11]_i_7_n_0\,
      I4 => \i_mul_24/B\(0),
      I5 => \prod2[0][2][17]_i_9_n_0\,
      O => \prod2[0][3][9]_i_22_n_0\
    );
\prod2[0][3][9]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \i_mul_24/B\(1),
      I1 => \prod2[0][2][17]_i_6_n_0\,
      I2 => \i_mul_24/B\(2),
      I3 => \prod2[0][2][17]_i_5_n_0\,
      O => \prod2[0][3][9]_i_23_n_0\
    );
\prod2[0][3][9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \i_mul_24/B\(0),
      I1 => \prod2[0][2][17]_i_9_n_0\,
      I2 => \prod2[0][2][17]_i_6_n_0\,
      I3 => \i_mul_24/B\(2),
      I4 => \prod2[0][2][17]_i_5_n_0\,
      I5 => \i_mul_24/B\(1),
      O => \prod2[0][3][9]_i_24_n_0\
    );
\prod2[0][3][9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \prod2[0][3][9]_i_21_n_0\,
      I1 => \i_mul_24/B\(1),
      I2 => \prod2[0][2][17]_i_6_n_0\,
      I3 => \prod2[0][3][9]_i_27_n_0\,
      I4 => \prod2[0][2][17]_i_5_n_0\,
      I5 => \i_mul_24/B\(0),
      O => \prod2[0][3][9]_i_25_n_0\
    );
\prod2[0][3][9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \prod2[0][3][9]_i_22_n_0\,
      I1 => \i_mul_24/B\(1),
      I2 => \prod2[0][2][17]_i_9_n_0\,
      I3 => \prod2[0][3][9]_i_28_n_0\,
      I4 => \prod2[0][2][17]_i_6_n_0\,
      I5 => \i_mul_24/B\(0),
      O => \prod2[0][3][9]_i_26_n_0\
    );
\prod2[0][3][9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F335F553FFF5FFF"
    )
        port map (
      I0 => data0(16),
      I1 => data0(4),
      I2 => s_dvsor_i(3),
      I3 => \prod2_reg[0][1][7]\,
      I4 => \prod2_reg[0][1][7]_0\,
      I5 => s_dvsor_i(15),
      O => \prod2[0][3][9]_i_27_n_0\
    );
\prod2[0][3][9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F335F553FFF5FFF"
    )
        port map (
      I0 => data0(15),
      I1 => data0(3),
      I2 => s_dvsor_i(3),
      I3 => \prod2_reg[0][1][7]\,
      I4 => \prod2_reg[0][1][7]_0\,
      I5 => s_dvsor_i(15),
      O => \prod2[0][3][9]_i_28_n_0\
    );
\prod2[0][3][9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \i_mul_24/B\(3),
      I1 => \prod2[0][2][17]_i_6_n_0\,
      I2 => \prod2[0][3][9]_i_12_n_0\,
      I3 => \prod2[0][3][9]_i_13_n_0\,
      O => \prod2[0][3][9]_i_3_n_0\
    );
\prod2[0][3][9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \i_mul_24/B\(3),
      I1 => \prod2[0][2][17]_i_9_n_0\,
      I2 => \prod2[0][3][9]_i_14_n_0\,
      I3 => \prod2[0][3][9]_i_15_n_0\,
      O => \prod2[0][3][9]_i_4_n_0\
    );
\prod2[0][3][9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \prod2[0][3][9]_i_16_n_0\,
      O => \prod2[0][3][9]_i_5_n_0\
    );
\prod2[0][3][9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => \prod2[0][3][9]_i_2_n_0\,
      I1 => \i_mul_24/B\(4),
      I2 => \prod2[0][2][17]_i_5_n_0\,
      I3 => \i_mul_24/B\(5),
      I4 => \prod2[0][2][17]_i_6_n_0\,
      I5 => \prod2[0][3][9]_i_17_n_0\,
      O => \prod2[0][3][9]_i_6_n_0\
    );
\prod2[0][3][9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \i_mul_24/B\(3),
      I1 => \prod2[0][2][17]_i_5_n_0\,
      I2 => \prod2[0][3][9]_i_10_n_0\,
      I3 => \prod2[0][3][9]_i_11_n_0\,
      I4 => \prod2[0][3][9]_i_3_n_0\,
      O => \prod2[0][3][9]_i_7_n_0\
    );
\prod2[0][3][9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \prod2[0][3][9]_i_4_n_0\,
      I1 => \prod2[0][3][9]_i_12_n_0\,
      I2 => \i_mul_24/B\(3),
      I3 => \prod2[0][2][17]_i_6_n_0\,
      I4 => \prod2[0][3][9]_i_13_n_0\,
      O => \prod2[0][3][9]_i_8_n_0\
    );
\prod2[0][3][9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA95955595559555"
    )
        port map (
      I0 => \prod2[0][3][9]_i_16_n_0\,
      I1 => \prod2[0][2][15]_i_19_n_0\,
      I2 => \i_mul_24/B\(4),
      I3 => \prod2_reg[0][3][9]_i_18_n_6\,
      I4 => \prod2_reg[2][2][7]\,
      I5 => \i_mul_24/B\(5),
      O => \prod2[0][3][9]_i_9_n_0\
    );
\prod2_reg[0][0][13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \prod2_reg[0][0][13]_i_1_n_0\,
      CO(2) => \prod2_reg[0][0][13]_i_1_n_1\,
      CO(1) => \prod2_reg[0][0][13]_i_1_n_2\,
      CO(0) => \prod2_reg[0][0][13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \prod2[0][0][13]_i_2_n_0\,
      DI(2) => \prod2[0][0][13]_i_3_n_0\,
      DI(1) => \prod2[0][0][13]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \prod2_reg[0][0][13]_i_1_n_4\,
      O(2) => \prod2_reg[0][0][13]_i_1_n_5\,
      O(1 downto 0) => \prod2[0][0][23]_i_4_0\(1 downto 0),
      S(3) => \prod2[0][0][13]_i_5_n_0\,
      S(2) => \prod2[0][0][13]_i_6_n_0\,
      S(1) => \prod2[0][0][13]_i_7_n_0\,
      S(0) => \prod2[0][0][13]_i_8_n_0\
    );
\prod2_reg[0][0][17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \prod2_reg[0][0][17]_i_1_n_0\,
      CO(2) => \prod2_reg[0][0][17]_i_1_n_1\,
      CO(1) => \prod2_reg[0][0][17]_i_1_n_2\,
      CO(0) => \prod2_reg[0][0][17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \prod2[0][0][17]_i_2_n_0\,
      DI(2) => \prod2[0][0][17]_i_3_n_0\,
      DI(1) => \prod2_reg[0][0][13]_i_1_n_4\,
      DI(0) => '0',
      O(3 downto 0) => \prod2[0][0][23]_i_4_0\(5 downto 2),
      S(3) => \prod2[0][0][17]_i_4_n_0\,
      S(2) => \prod2[0][0][17]_i_5_n_0\,
      S(1) => \prod2[0][0][17]_i_6_n_0\,
      S(0) => \prod2_reg[0][0][13]_i_1_n_5\
    );
\prod2_reg[0][0][21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \prod2_reg[0][0][17]_i_1_n_0\,
      CO(3) => \prod2_reg[0][0][21]_i_1_n_0\,
      CO(2) => \prod2_reg[0][0][21]_i_1_n_1\,
      CO(1) => \prod2_reg[0][0][21]_i_1_n_2\,
      CO(0) => \prod2_reg[0][0][21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \prod2[0][0][21]_i_2_n_0\,
      DI(2) => \prod2[0][0][21]_i_3_n_0\,
      DI(1) => \prod2[0][0][21]_i_4_n_0\,
      DI(0) => \prod2[0][0][21]_i_5_n_0\,
      O(3 downto 0) => \prod2[0][0][23]_i_4_0\(9 downto 6),
      S(3) => \prod2[0][0][21]_i_6_n_0\,
      S(2) => \prod2[0][0][21]_i_7_n_0\,
      S(1) => \prod2[0][0][21]_i_8_n_0\,
      S(0) => \prod2[0][0][21]_i_9_n_0\
    );
\prod2_reg[0][0][21]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \prod2_reg[0][0][13]_i_1_n_0\,
      CO(3) => \prod2_reg[0][0][21]_i_18_n_0\,
      CO(2) => \prod2_reg[0][0][21]_i_18_n_1\,
      CO(1) => \prod2_reg[0][0][21]_i_18_n_2\,
      CO(0) => \prod2_reg[0][0][21]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \prod2[0][0][21]_i_19_n_0\,
      DI(2) => \prod2[0][0][21]_i_20_n_0\,
      DI(1) => \prod2[0][0][21]_i_21_n_0\,
      DI(0) => \prod2[0][0][21]_i_22_n_0\,
      O(3) => \prod2_reg[0][0][21]_i_18_n_4\,
      O(2) => \prod2_reg[0][0][21]_i_18_n_5\,
      O(1) => \prod2_reg[0][0][21]_i_18_n_6\,
      O(0) => \prod2_reg[0][0][21]_i_18_n_7\,
      S(3) => \prod2[0][0][21]_i_23_n_0\,
      S(2) => \prod2[0][0][21]_i_24_n_0\,
      S(1) => \prod2[0][0][21]_i_25_n_0\,
      S(0) => \prod2[0][0][21]_i_26_n_0\
    );
\prod2_reg[0][0][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \prod2_reg[0][0][21]_i_1_n_0\,
      CO(3 downto 1) => \NLW_prod2_reg[0][0][23]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \prod2_reg[0][0][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \prod2[0][0][23]_i_2_n_0\,
      O(3 downto 2) => \NLW_prod2_reg[0][0][23]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \prod2[0][0][23]_i_4_0\(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => S(0),
      S(0) => \prod2[0][0][23]_i_4_n_0\
    );
\prod2_reg[0][0][23]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \prod2_reg[0][0][21]_i_18_n_0\,
      CO(3 downto 1) => \NLW_prod2_reg[0][0][23]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \prod2_reg[0][0][23]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_prod2_reg[0][0][23]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\prod2_reg[0][1][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \prod2_reg[0][1][11]_i_1_n_0\,
      CO(2) => \prod2_reg[0][1][11]_i_1_n_1\,
      CO(1) => \prod2_reg[0][1][11]_i_1_n_2\,
      CO(0) => \prod2_reg[0][1][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \prod2[0][1][11]_i_2_n_0\,
      DI(2) => \prod2[0][1][11]_i_3_n_0\,
      DI(1) => \prod2_reg[0][1][7]_i_1_n_4\,
      DI(0) => '0',
      O(3 downto 0) => D(5 downto 2),
      S(3) => \prod2[0][1][11]_i_4_n_0\,
      S(2) => \prod2[0][1][11]_i_5_n_0\,
      S(1) => \prod2[0][1][11]_i_6_n_0\,
      S(0) => \prod2_reg[0][1][7]_i_1_n_5\
    );
\prod2_reg[0][1][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \prod2_reg[0][1][11]_i_1_n_0\,
      CO(3) => \prod2_reg[0][1][15]_i_1_n_0\,
      CO(2) => \prod2_reg[0][1][15]_i_1_n_1\,
      CO(1) => \prod2_reg[0][1][15]_i_1_n_2\,
      CO(0) => \prod2_reg[0][1][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \prod2[0][1][15]_i_2_n_0\,
      DI(2) => \prod2[0][1][15]_i_3_n_0\,
      DI(1) => \prod2[0][1][15]_i_4_n_0\,
      DI(0) => \prod2[0][1][15]_i_5_n_0\,
      O(3 downto 0) => D(9 downto 6),
      S(3) => \prod2[0][1][15]_i_6_n_0\,
      S(2) => \prod2[0][1][15]_i_7_n_0\,
      S(1) => \prod2[0][1][15]_i_8_n_0\,
      S(0) => \prod2[0][1][15]_i_9_n_0\
    );
\prod2_reg[0][1][15]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \prod2_reg[0][1][7]_i_1_n_0\,
      CO(3) => \prod2_reg[0][1][15]_i_20_n_0\,
      CO(2) => \prod2_reg[0][1][15]_i_20_n_1\,
      CO(1) => \prod2_reg[0][1][15]_i_20_n_2\,
      CO(0) => \prod2_reg[0][1][15]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \prod2[0][1][15]_i_22_n_0\,
      DI(2) => \prod2[0][1][15]_i_23_n_0\,
      DI(1) => \prod2[0][1][15]_i_24_n_0\,
      DI(0) => \prod2[0][1][15]_i_25_n_0\,
      O(3) => \prod2_reg[0][1][15]_i_20_n_4\,
      O(2) => \prod2_reg[0][1][15]_i_20_n_5\,
      O(1) => \prod2_reg[0][1][15]_i_20_n_6\,
      O(0) => \prod2_reg[0][1][15]_i_20_n_7\,
      S(3) => \prod2[0][1][15]_i_26_n_0\,
      S(2) => \prod2[0][1][15]_i_27_n_0\,
      S(1) => \prod2[0][1][15]_i_28_n_0\,
      S(0) => \prod2[0][1][15]_i_29_n_0\
    );
\prod2_reg[0][1][17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \prod2_reg[0][1][15]_i_1_n_0\,
      CO(3 downto 1) => \NLW_prod2_reg[0][1][17]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \prod2_reg[0][1][17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \prod2[0][1][17]_i_3_n_0\,
      O(3 downto 2) => \NLW_prod2_reg[0][1][17]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \prod2[0][1][17]_i_4_n_0\,
      S(0) => \prod2[0][1][17]_i_5_n_0\
    );
\prod2_reg[0][1][17]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \prod2_reg[0][1][15]_i_20_n_0\,
      CO(3 downto 1) => \NLW_prod2_reg[0][1][17]_i_9_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \prod2_reg[0][1][17]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_prod2_reg[0][1][17]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\prod2_reg[0][1][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \prod2_reg[0][1][7]_i_1_n_0\,
      CO(2) => \prod2_reg[0][1][7]_i_1_n_1\,
      CO(1) => \prod2_reg[0][1][7]_i_1_n_2\,
      CO(0) => \prod2_reg[0][1][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \prod2[0][1][7]_i_2_n_0\,
      DI(2) => \prod2[0][1][7]_i_3_n_0\,
      DI(1) => \prod2[0][1][7]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \prod2_reg[0][1][7]_i_1_n_4\,
      O(2) => \prod2_reg[0][1][7]_i_1_n_5\,
      O(1 downto 0) => D(1 downto 0),
      S(3) => \prod2[0][1][7]_i_5_n_0\,
      S(2) => \prod2[0][1][7]_i_6_n_0\,
      S(1) => \prod2[0][1][7]_i_7_n_0\,
      S(0) => \prod2[0][1][7]_i_8_n_0\
    );
\prod2_reg[0][2][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \prod2_reg[0][2][11]_i_1_n_0\,
      CO(2) => \prod2_reg[0][2][11]_i_1_n_1\,
      CO(1) => \prod2_reg[0][2][11]_i_1_n_2\,
      CO(0) => \prod2_reg[0][2][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \prod2[0][2][11]_i_2_n_0\,
      DI(2) => \prod2[0][2][11]_i_3_n_0\,
      DI(1) => \prod2_reg[0][2][7]_i_1_n_4\,
      DI(0) => '0',
      O(3 downto 0) => \prod2[0][2][17]_i_4_0\(5 downto 2),
      S(3) => \prod2[0][2][11]_i_4_n_0\,
      S(2) => \prod2[0][2][11]_i_5_n_0\,
      S(1) => \prod2[0][2][11]_i_6_n_0\,
      S(0) => \prod2_reg[0][2][7]_i_1_n_5\
    );
\prod2_reg[0][2][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \prod2_reg[0][2][11]_i_1_n_0\,
      CO(3) => \prod2_reg[0][2][15]_i_1_n_0\,
      CO(2) => \prod2_reg[0][2][15]_i_1_n_1\,
      CO(1) => \prod2_reg[0][2][15]_i_1_n_2\,
      CO(0) => \prod2_reg[0][2][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \prod2[0][2][15]_i_2_n_0\,
      DI(2) => \prod2[0][2][15]_i_3_n_0\,
      DI(1) => \prod2[0][2][15]_i_4_n_0\,
      DI(0) => \prod2[0][2][15]_i_5_n_0\,
      O(3 downto 0) => \prod2[0][2][17]_i_4_0\(9 downto 6),
      S(3) => \prod2[0][2][15]_i_6_n_0\,
      S(2) => \prod2[0][2][15]_i_7_n_0\,
      S(1) => \prod2[0][2][15]_i_8_n_0\,
      S(0) => \prod2[0][2][15]_i_9_n_0\
    );
\prod2_reg[0][2][15]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \prod2_reg[0][2][7]_i_1_n_0\,
      CO(3) => \prod2_reg[0][2][15]_i_20_n_0\,
      CO(2) => \prod2_reg[0][2][15]_i_20_n_1\,
      CO(1) => \prod2_reg[0][2][15]_i_20_n_2\,
      CO(0) => \prod2_reg[0][2][15]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \prod2[0][2][15]_i_22_n_0\,
      DI(2) => \prod2[0][2][15]_i_23_n_0\,
      DI(1) => \prod2[0][2][15]_i_24_n_0\,
      DI(0) => \prod2[0][2][15]_i_25_n_0\,
      O(3) => \prod2_reg[0][2][15]_i_20_n_4\,
      O(2) => \prod2_reg[0][2][15]_i_20_n_5\,
      O(1) => \prod2_reg[0][2][15]_i_20_n_6\,
      O(0) => \prod2_reg[0][2][15]_i_20_n_7\,
      S(3) => \prod2[0][2][15]_i_26_n_0\,
      S(2) => \prod2[0][2][15]_i_27_n_0\,
      S(1) => \prod2[0][2][15]_i_28_n_0\,
      S(0) => \prod2[0][2][15]_i_29_n_0\
    );
\prod2_reg[0][2][17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \prod2_reg[0][2][15]_i_1_n_0\,
      CO(3 downto 1) => \NLW_prod2_reg[0][2][17]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \prod2_reg[0][2][17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \prod2[0][2][17]_i_2_n_0\,
      O(3 downto 2) => \NLW_prod2_reg[0][2][17]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \prod2[0][2][17]_i_4_0\(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \prod2[0][2][17]_i_3_n_0\,
      S(0) => \prod2[0][2][17]_i_4_n_0\
    );
\prod2_reg[0][2][17]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \prod2_reg[0][2][15]_i_20_n_0\,
      CO(3 downto 1) => \NLW_prod2_reg[0][2][17]_i_8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \prod2_reg[0][2][17]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_prod2_reg[0][2][17]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\prod2_reg[0][2][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \prod2_reg[0][2][7]_i_1_n_0\,
      CO(2) => \prod2_reg[0][2][7]_i_1_n_1\,
      CO(1) => \prod2_reg[0][2][7]_i_1_n_2\,
      CO(0) => \prod2_reg[0][2][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \prod2[0][2][7]_i_2_n_0\,
      DI(2) => \prod2[0][2][7]_i_3_n_0\,
      DI(1) => \prod2[0][2][7]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \prod2_reg[0][2][7]_i_1_n_4\,
      O(2) => \prod2_reg[0][2][7]_i_1_n_5\,
      O(1 downto 0) => \prod2[0][2][17]_i_4_0\(1 downto 0),
      S(3) => \prod2[0][2][7]_i_5_n_0\,
      S(2) => \prod2[0][2][7]_i_6_n_0\,
      S(1) => \prod2[0][2][7]_i_7_n_0\,
      S(0) => \prod2[0][2][7]_i_8_n_0\
    );
\prod2_reg[0][3][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \prod2_reg[0][3][9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_prod2_reg[0][3][11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \prod2_reg[0][3][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \prod2[0][3][11]_i_2_n_0\,
      O(3 downto 2) => \NLW_prod2_reg[0][3][11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \prod2[0][3][11]_i_4_0\(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \prod2[0][3][11]_i_3_n_0\,
      S(0) => \prod2[0][3][11]_i_4_n_0\
    );
\prod2_reg[0][3][11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \prod2_reg[0][3][9]_i_18_n_0\,
      CO(3 downto 1) => \NLW_prod2_reg[0][3][11]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \prod2_reg[0][3][11]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_prod2_reg[0][3][11]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\prod2_reg[0][3][1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \prod2_reg[0][3][1]_i_1_n_0\,
      CO(2) => \prod2_reg[0][3][1]_i_1_n_1\,
      CO(1) => \prod2_reg[0][3][1]_i_1_n_2\,
      CO(0) => \prod2_reg[0][3][1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \prod2[0][3][1]_i_2_n_0\,
      DI(2) => \prod2[0][3][1]_i_3_n_0\,
      DI(1) => \prod2[0][3][1]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \prod2_reg[0][3][1]_i_1_n_4\,
      O(2) => \prod2_reg[0][3][1]_i_1_n_5\,
      O(1 downto 0) => \prod2[0][3][11]_i_4_0\(1 downto 0),
      S(3) => \prod2[0][3][1]_i_5_n_0\,
      S(2) => \prod2[0][3][1]_i_6_n_0\,
      S(1) => \prod2[0][3][1]_i_7_n_0\,
      S(0) => \prod2[0][3][1]_i_8_n_0\
    );
\prod2_reg[0][3][5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \prod2_reg[0][3][5]_i_1_n_0\,
      CO(2) => \prod2_reg[0][3][5]_i_1_n_1\,
      CO(1) => \prod2_reg[0][3][5]_i_1_n_2\,
      CO(0) => \prod2_reg[0][3][5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \prod2[0][3][5]_i_2_n_0\,
      DI(2) => \prod2[0][3][5]_i_3_n_0\,
      DI(1) => \prod2_reg[0][3][1]_i_1_n_4\,
      DI(0) => '0',
      O(3 downto 0) => \prod2[0][3][11]_i_4_0\(5 downto 2),
      S(3) => \prod2[0][3][5]_i_4_n_0\,
      S(2) => \prod2[0][3][5]_i_5_n_0\,
      S(1) => \prod2[0][3][5]_i_6_n_0\,
      S(0) => \prod2_reg[0][3][1]_i_1_n_5\
    );
\prod2_reg[0][3][9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \prod2_reg[0][3][5]_i_1_n_0\,
      CO(3) => \prod2_reg[0][3][9]_i_1_n_0\,
      CO(2) => \prod2_reg[0][3][9]_i_1_n_1\,
      CO(1) => \prod2_reg[0][3][9]_i_1_n_2\,
      CO(0) => \prod2_reg[0][3][9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \prod2[0][3][9]_i_2_n_0\,
      DI(2) => \prod2[0][3][9]_i_3_n_0\,
      DI(1) => \prod2[0][3][9]_i_4_n_0\,
      DI(0) => \prod2[0][3][9]_i_5_n_0\,
      O(3 downto 0) => \prod2[0][3][11]_i_4_0\(9 downto 6),
      S(3) => \prod2[0][3][9]_i_6_n_0\,
      S(2) => \prod2[0][3][9]_i_7_n_0\,
      S(1) => \prod2[0][3][9]_i_8_n_0\,
      S(0) => \prod2[0][3][9]_i_9_n_0\
    );
\prod2_reg[0][3][9]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \prod2_reg[0][3][1]_i_1_n_0\,
      CO(3) => \prod2_reg[0][3][9]_i_18_n_0\,
      CO(2) => \prod2_reg[0][3][9]_i_18_n_1\,
      CO(1) => \prod2_reg[0][3][9]_i_18_n_2\,
      CO(0) => \prod2_reg[0][3][9]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \prod2[0][3][9]_i_19_n_0\,
      DI(2) => \prod2[0][3][9]_i_20_n_0\,
      DI(1) => \prod2[0][3][9]_i_21_n_0\,
      DI(0) => \prod2[0][3][9]_i_22_n_0\,
      O(3) => \prod2_reg[0][3][9]_i_18_n_4\,
      O(2) => \prod2_reg[0][3][9]_i_18_n_5\,
      O(1) => \prod2_reg[0][3][9]_i_18_n_6\,
      O(0) => \prod2_reg[0][3][9]_i_18_n_7\,
      S(3) => \prod2[0][3][9]_i_23_n_0\,
      S(2) => \prod2[0][3][9]_i_24_n_0\,
      S(1) => \prod2[0][3][9]_i_25_n_0\,
      S(0) => \prod2[0][3][9]_i_26_n_0\
    );
\s_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_count_reg(0),
      O => \s_count[0]_i_1_n_0\
    );
\s_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_count_reg(0),
      I1 => s_count_reg(1),
      O => \s_count[1]_i_1__0_n_0\
    );
\s_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => s_count_reg(0),
      I1 => s_count_reg(1),
      I2 => s_count_reg(2),
      O => \s_count[2]_i_1__0_n_0\
    );
\s_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => s_count_reg(1),
      I1 => s_count_reg(0),
      I2 => s_count_reg(2),
      I3 => s_count_reg(3),
      O => \s_count[3]_i_1__0_n_0\
    );
\s_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
        port map (
      I0 => \^s_start_i\,
      I1 => s_state_reg_n_0,
      I2 => s_count_reg(3),
      I3 => \s_count[4]_i_3_n_0\,
      I4 => s_count_reg(4),
      I5 => s_count_reg(2),
      O => \s_count[4]_i_1_n_0\
    );
\s_count[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => s_count_reg(3),
      I1 => s_count_reg(2),
      I2 => s_count_reg(0),
      I3 => s_count_reg(1),
      I4 => s_count_reg(4),
      O => \s_count[4]_i_2__0_n_0\
    );
\s_count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_count_reg(1),
      I1 => s_count_reg(0),
      O => \s_count[4]_i_3_n_0\
    );
\s_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count[0]_i_1_n_0\,
      Q => s_count_reg(0),
      R => \s_count[4]_i_1_n_0\
    );
\s_count_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count[1]_i_1__0_n_0\,
      Q => s_count_reg(1),
      S => \s_count[4]_i_1_n_0\
    );
\s_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count[2]_i_1__0_n_0\,
      Q => s_count_reg(2),
      R => \s_count[4]_i_1_n_0\
    );
\s_count_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count[3]_i_1__0_n_0\,
      Q => s_count_reg(3),
      S => \s_count[4]_i_1_n_0\
    );
\s_count_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count[4]_i_2__0_n_0\,
      Q => s_count_reg(4),
      S => \s_count[4]_i_1_n_0\
    );
\s_dvd[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[9]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(9),
      I3 => minusOp(9),
      I4 => ltOp,
      O => p_0_in(9)
    );
\s_dvd[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[10]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(10),
      I3 => minusOp(10),
      I4 => ltOp,
      O => p_0_in(10)
    );
\s_dvd[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[11]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(11),
      I3 => minusOp(11),
      I4 => ltOp,
      O => p_0_in(11)
    );
\s_dvd[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(8),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[8]\,
      I3 => s_dvsor_i(8),
      O => \s_dvd[12]_i_10_n_0\
    );
\s_dvd[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[11]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(11),
      O => \s_dvd[12]_i_3_n_0\
    );
\s_dvd[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[10]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(10),
      O => v_div(10)
    );
\s_dvd[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[9]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(9),
      O => \s_dvd[12]_i_5_n_0\
    );
\s_dvd[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[8]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(8),
      O => v_div(8)
    );
\s_dvd[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(11),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[11]\,
      I3 => s_dvsor_i(11),
      O => \s_dvd[12]_i_7_n_0\
    );
\s_dvd[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(10),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[10]\,
      I3 => s_dvsor_i(10),
      O => \s_dvd[12]_i_8_n_0\
    );
\s_dvd[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(9),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[9]\,
      I3 => s_dvsor_i(9),
      O => \s_dvd[12]_i_9_n_0\
    );
\s_dvd[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[12]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \^s_dvdnd_i_reg[39]_0\(0),
      I3 => minusOp(12),
      I4 => ltOp,
      O => p_0_in(12)
    );
\s_dvd[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[13]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \^s_dvdnd_i_reg[39]_0\(1),
      I3 => minusOp(13),
      I4 => ltOp,
      O => p_0_in(13)
    );
\s_dvd[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[14]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(14),
      I3 => minusOp(14),
      I4 => ltOp,
      O => p_0_in(14)
    );
\s_dvd[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[15]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(15),
      I3 => minusOp(15),
      I4 => ltOp,
      O => p_0_in(15)
    );
\s_dvd[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^s_dvdnd_i_reg[39]_0\(0),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[12]\,
      I3 => \^s_dvsor_i_reg[12]_0\(0),
      O => \s_dvd[16]_i_10_n_0\
    );
\s_dvd[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[15]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(15),
      O => \s_dvd[16]_i_3_n_0\
    );
\s_dvd[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[14]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(14),
      O => v_div(14)
    );
\s_dvd[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[13]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \^s_dvdnd_i_reg[39]_0\(1),
      O => \s_dvd[16]_i_5_n_0\
    );
\s_dvd[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[12]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \^s_dvdnd_i_reg[39]_0\(0),
      O => v_div(12)
    );
\s_dvd[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(15),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[15]\,
      I3 => s_dvsor_i(15),
      O => \s_dvd[16]_i_7_n_0\
    );
\s_dvd[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(14),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[14]\,
      I3 => s_dvsor_i(14),
      O => \s_dvd[16]_i_8_n_0\
    );
\s_dvd[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^s_dvdnd_i_reg[39]_0\(1),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[13]\,
      I3 => s_dvsor_i(13),
      O => \s_dvd[16]_i_9_n_0\
    );
\s_dvd[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[16]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(16),
      I3 => minusOp(16),
      I4 => ltOp,
      O => p_0_in(16)
    );
\s_dvd[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[17]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(17),
      I3 => minusOp(17),
      I4 => ltOp,
      O => p_0_in(17)
    );
\s_dvd[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[18]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(18),
      I3 => minusOp(18),
      I4 => ltOp,
      O => p_0_in(18)
    );
\s_dvd[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F0"
    )
        port map (
      I0 => data0(0),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => minusOp(0),
      I3 => ltOp,
      O => p_0_in(0)
    );
\s_dvd[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[19]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(19),
      I3 => minusOp(19),
      I4 => ltOp,
      O => p_0_in(19)
    );
\s_dvd[20]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(16),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[16]\,
      I3 => s_dvsor_i(16),
      O => \s_dvd[20]_i_10_n_0\
    );
\s_dvd[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[19]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(19),
      O => \s_dvd[20]_i_3_n_0\
    );
\s_dvd[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[18]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(18),
      O => v_div(18)
    );
\s_dvd[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[17]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(17),
      O => \s_dvd[20]_i_5_n_0\
    );
\s_dvd[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[16]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(16),
      O => v_div(16)
    );
\s_dvd[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(19),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[19]\,
      I3 => s_dvsor_i(19),
      O => \s_dvd[20]_i_7_n_0\
    );
\s_dvd[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(18),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[18]\,
      I3 => s_dvsor_i(18),
      O => \s_dvd[20]_i_8_n_0\
    );
\s_dvd[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(17),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[17]\,
      I3 => s_dvsor_i(17),
      O => \s_dvd[20]_i_9_n_0\
    );
\s_dvd[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[20]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(20),
      I3 => minusOp(20),
      I4 => ltOp,
      O => p_0_in(20)
    );
\s_dvd[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[21]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(21),
      I3 => minusOp(21),
      I4 => ltOp,
      O => p_0_in(21)
    );
\s_dvd[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[22]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(22),
      I3 => minusOp(22),
      I4 => ltOp,
      O => p_0_in(22)
    );
\s_dvd[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[23]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(23),
      I3 => minusOp(23),
      I4 => ltOp,
      O => p_0_in(23)
    );
\s_dvd[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(20),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[20]\,
      I3 => s_dvsor_i(20),
      O => \s_dvd[24]_i_10_n_0\
    );
\s_dvd[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[23]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(23),
      O => \s_dvd[24]_i_3_n_0\
    );
\s_dvd[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[22]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(22),
      O => v_div(22)
    );
\s_dvd[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[21]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(21),
      O => \s_dvd[24]_i_5_n_0\
    );
\s_dvd[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[20]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(20),
      O => v_div(20)
    );
\s_dvd[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(23),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[23]\,
      I3 => s_dvsor_i(23),
      O => \s_dvd[24]_i_7_n_0\
    );
\s_dvd[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(22),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[22]\,
      I3 => s_dvsor_i(22),
      O => \s_dvd[24]_i_8_n_0\
    );
\s_dvd[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(21),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[21]\,
      I3 => s_dvsor_i(21),
      O => \s_dvd[24]_i_9_n_0\
    );
\s_dvd[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[24]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => minusOp(24),
      I3 => ltOp,
      O => p_0_in(24)
    );
\s_dvd[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_state_reg_n_0,
      I1 => \^s_start_i\,
      O => s_dvd(26)
    );
\s_dvd[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000FFFFFFFF"
    )
        port map (
      I0 => s_count_reg(0),
      I1 => s_count_reg(2),
      I2 => s_count_reg(1),
      I3 => s_count_reg(3),
      I4 => s_count_reg(4),
      I5 => \s_dvd_reg_n_0_[26]\,
      O => \s_dvd[26]_i_10_n_0\
    );
\s_dvd[26]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[24]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[25]\,
      O => \s_dvd[26]_i_11_n_0\
    );
\s_dvd[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => s_dvsor_i(22),
      I1 => data0(22),
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => \s_dvd_reg_n_0_[22]\,
      I4 => v_div(23),
      I5 => s_dvsor_i(23),
      O => \s_dvd[26]_i_13_n_0\
    );
\s_dvd[26]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => s_dvsor_i(20),
      I1 => data0(20),
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => \s_dvd_reg_n_0_[20]\,
      I4 => v_div(21),
      I5 => s_dvsor_i(21),
      O => \s_dvd[26]_i_14_n_0\
    );
\s_dvd[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => s_dvsor_i(18),
      I1 => data0(18),
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => \s_dvd_reg_n_0_[18]\,
      I4 => v_div(19),
      I5 => s_dvsor_i(19),
      O => \s_dvd[26]_i_15_n_0\
    );
\s_dvd[26]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => s_dvsor_i(16),
      I1 => data0(16),
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => \s_dvd_reg_n_0_[16]\,
      I4 => v_div(17),
      I5 => s_dvsor_i(17),
      O => \s_dvd[26]_i_16_n_0\
    );
\s_dvd[26]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => s_dvsor_i(22),
      I1 => \s_dvd_reg_n_0_[22]\,
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => data0(22),
      I4 => s_dvsor_i(23),
      I5 => v_div(23),
      O => \s_dvd[26]_i_17_n_0\
    );
\s_dvd[26]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => s_dvsor_i(20),
      I1 => \s_dvd_reg_n_0_[20]\,
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => data0(20),
      I4 => s_dvsor_i(21),
      I5 => v_div(21),
      O => \s_dvd[26]_i_18_n_0\
    );
\s_dvd[26]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => s_dvsor_i(18),
      I1 => \s_dvd_reg_n_0_[18]\,
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => data0(18),
      I4 => s_dvsor_i(19),
      I5 => v_div(19),
      O => \s_dvd[26]_i_19_n_0\
    );
\s_dvd[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[25]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => minusOp(25),
      I3 => ltOp,
      O => p_0_in(25)
    );
\s_dvd[26]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => s_dvsor_i(16),
      I1 => \s_dvd_reg_n_0_[16]\,
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => data0(16),
      I4 => s_dvsor_i(17),
      I5 => v_div(17),
      O => \s_dvd[26]_i_20_n_0\
    );
\s_dvd[26]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => s_dvsor_i(14),
      I1 => data0(14),
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => \s_dvd_reg_n_0_[14]\,
      I4 => v_div(15),
      I5 => s_dvsor_i(15),
      O => \s_dvd[26]_i_22_n_0\
    );
\s_dvd[26]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \^s_dvsor_i_reg[12]_0\(0),
      I1 => \^s_dvdnd_i_reg[39]_0\(0),
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => \s_dvd_reg_n_0_[12]\,
      I4 => v_div(13),
      I5 => s_dvsor_i(13),
      O => \s_dvd[26]_i_23_n_0\
    );
\s_dvd[26]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => s_dvsor_i(10),
      I1 => data0(10),
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => \s_dvd_reg_n_0_[10]\,
      I4 => v_div(11),
      I5 => s_dvsor_i(11),
      O => \s_dvd[26]_i_24_n_0\
    );
\s_dvd[26]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => s_dvsor_i(8),
      I1 => data0(8),
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => \s_dvd_reg_n_0_[8]\,
      I4 => v_div(9),
      I5 => s_dvsor_i(9),
      O => \s_dvd[26]_i_25_n_0\
    );
\s_dvd[26]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => s_dvsor_i(14),
      I1 => \s_dvd_reg_n_0_[14]\,
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => data0(14),
      I4 => s_dvsor_i(15),
      I5 => v_div(15),
      O => \s_dvd[26]_i_26_n_0\
    );
\s_dvd[26]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \^s_dvsor_i_reg[12]_0\(0),
      I1 => \s_dvd_reg_n_0_[12]\,
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => \^s_dvdnd_i_reg[39]_0\(0),
      I4 => s_dvsor_i(13),
      I5 => v_div(13),
      O => \s_dvd[26]_i_27_n_0\
    );
\s_dvd[26]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => s_dvsor_i(10),
      I1 => \s_dvd_reg_n_0_[10]\,
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => data0(10),
      I4 => s_dvsor_i(11),
      I5 => v_div(11),
      O => \s_dvd[26]_i_28_n_0\
    );
\s_dvd[26]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => s_dvsor_i(8),
      I1 => \s_dvd_reg_n_0_[8]\,
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => data0(8),
      I4 => s_dvsor_i(9),
      I5 => v_div(9),
      O => \s_dvd[26]_i_29_n_0\
    );
\s_dvd[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => s_count_reg(0),
      I1 => s_count_reg(2),
      I2 => s_count_reg(1),
      I3 => s_count_reg(3),
      I4 => s_count_reg(4),
      O => \s_dvd[26]_i_3_n_0\
    );
\s_dvd[26]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[23]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(23),
      O => v_div(23)
    );
\s_dvd[26]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[21]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(21),
      O => v_div(21)
    );
\s_dvd[26]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[19]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(19),
      O => v_div(19)
    );
\s_dvd[26]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[17]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(17),
      O => v_div(17)
    );
\s_dvd[26]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => s_dvsor_i(6),
      I1 => data0(6),
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => \s_dvd_reg_n_0_[6]\,
      I4 => v_div(7),
      I5 => s_dvsor_i(7),
      O => \s_dvd[26]_i_34_n_0\
    );
\s_dvd[26]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => s_dvsor_i(4),
      I1 => data0(4),
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => \s_dvd_reg_n_0_[4]\,
      I4 => v_div(5),
      I5 => s_dvsor_i(5),
      O => \s_dvd[26]_i_35_n_0\
    );
\s_dvd[26]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => s_dvsor_i(2),
      I1 => data0(2),
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => \s_dvd_reg_n_0_[2]\,
      I4 => v_div(3),
      I5 => s_dvsor_i(3),
      O => \s_dvd[26]_i_36_n_0\
    );
\s_dvd[26]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF22AFFF0A000A22"
    )
        port map (
      I0 => s_dvsor_i(0),
      I1 => data0(0),
      I2 => \s_dvd_reg_n_0_[1]\,
      I3 => \s_dvd[26]_i_3_n_0\,
      I4 => data0(1),
      I5 => s_dvsor_i(1),
      O => \s_dvd[26]_i_37_n_0\
    );
\s_dvd[26]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => s_dvsor_i(6),
      I1 => \s_dvd_reg_n_0_[6]\,
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => data0(6),
      I4 => s_dvsor_i(7),
      I5 => v_div(7),
      O => \s_dvd[26]_i_38_n_0\
    );
\s_dvd[26]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => s_dvsor_i(4),
      I1 => \s_dvd_reg_n_0_[4]\,
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => data0(4),
      I4 => s_dvsor_i(5),
      I5 => v_div(5),
      O => \s_dvd[26]_i_39_n_0\
    );
\s_dvd[26]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => s_dvsor_i(2),
      I1 => \s_dvd_reg_n_0_[2]\,
      I2 => \s_dvd[26]_i_3_n_0\,
      I3 => data0(2),
      I4 => s_dvsor_i(3),
      I5 => v_div(3),
      O => \s_dvd[26]_i_40_n_0\
    );
\s_dvd[26]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5005909050050909"
    )
        port map (
      I0 => s_dvsor_i(0),
      I1 => data0(0),
      I2 => s_dvsor_i(1),
      I3 => \s_dvd_reg_n_0_[1]\,
      I4 => \s_dvd[26]_i_3_n_0\,
      I5 => data0(1),
      O => \s_dvd[26]_i_41_n_0\
    );
\s_dvd[26]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[15]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(15),
      O => v_div(15)
    );
\s_dvd[26]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[13]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \^s_dvdnd_i_reg[39]_0\(1),
      O => v_div(13)
    );
\s_dvd[26]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[11]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(11),
      O => v_div(11)
    );
\s_dvd[26]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[9]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(9),
      O => v_div(9)
    );
\s_dvd[26]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[7]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(7),
      O => v_div(7)
    );
\s_dvd[26]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[5]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(5),
      O => v_div(5)
    );
\s_dvd[26]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[3]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(3),
      O => v_div(3)
    );
\s_dvd[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000FFFFFFFF"
    )
        port map (
      I0 => s_count_reg(0),
      I1 => s_count_reg(2),
      I2 => s_count_reg(1),
      I3 => s_count_reg(3),
      I4 => s_count_reg(4),
      I5 => \s_dvd_reg_n_0_[26]\,
      O => \s_dvd[26]_i_6_n_0\
    );
\s_dvd[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000FFFFFFFF"
    )
        port map (
      I0 => s_count_reg(0),
      I1 => s_count_reg(2),
      I2 => s_count_reg(1),
      I3 => s_count_reg(3),
      I4 => s_count_reg(4),
      I5 => \s_dvd_reg_n_0_[25]\,
      O => \s_dvd[26]_i_7_n_0\
    );
\s_dvd[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000FFFFFFFF"
    )
        port map (
      I0 => s_count_reg(0),
      I1 => s_count_reg(2),
      I2 => s_count_reg(1),
      I3 => s_count_reg(3),
      I4 => s_count_reg(4),
      I5 => \s_dvd_reg_n_0_[24]\,
      O => \s_dvd[26]_i_8_n_0\
    );
\s_dvd[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[1]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(1),
      I3 => minusOp(1),
      I4 => ltOp,
      O => p_0_in(1)
    );
\s_dvd[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[2]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(2),
      I3 => minusOp(2),
      I4 => ltOp,
      O => p_0_in(2)
    );
\s_dvd[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[3]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(3),
      I3 => minusOp(3),
      I4 => ltOp,
      O => p_0_in(3)
    );
\s_dvd[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \s_dvd[26]_i_3_n_0\,
      I1 => data0(0),
      I2 => s_dvsor_i(0),
      O => \s_dvd[4]_i_10_n_0\
    );
\s_dvd[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[3]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(3),
      O => \s_dvd[4]_i_3_n_0\
    );
\s_dvd[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[2]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(2),
      O => v_div(2)
    );
\s_dvd[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[1]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(1),
      O => v_div(1)
    );
\s_dvd[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => data0(0),
      I1 => s_count_reg(4),
      I2 => s_count_reg(3),
      I3 => s_count_reg(1),
      I4 => s_count_reg(2),
      I5 => s_count_reg(0),
      O => \s_dvd[4]_i_6_n_0\
    );
\s_dvd[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(3),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[3]\,
      I3 => s_dvsor_i(3),
      O => \s_dvd[4]_i_7_n_0\
    );
\s_dvd[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(2),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[2]\,
      I3 => s_dvsor_i(2),
      O => \s_dvd[4]_i_8_n_0\
    );
\s_dvd[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(1),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[1]\,
      I3 => s_dvsor_i(1),
      O => \s_dvd[4]_i_9_n_0\
    );
\s_dvd[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[4]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(4),
      I3 => minusOp(4),
      I4 => ltOp,
      O => p_0_in(4)
    );
\s_dvd[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[5]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(5),
      I3 => minusOp(5),
      I4 => ltOp,
      O => p_0_in(5)
    );
\s_dvd[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[6]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(6),
      I3 => minusOp(6),
      I4 => ltOp,
      O => p_0_in(6)
    );
\s_dvd[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[7]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(7),
      I3 => minusOp(7),
      I4 => ltOp,
      O => p_0_in(7)
    );
\s_dvd[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(4),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[4]\,
      I3 => s_dvsor_i(4),
      O => \s_dvd[8]_i_10_n_0\
    );
\s_dvd[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[7]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(7),
      O => \s_dvd[8]_i_3_n_0\
    );
\s_dvd[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[6]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(6),
      O => v_div(6)
    );
\s_dvd[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[5]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(5),
      O => \s_dvd[8]_i_5_n_0\
    );
\s_dvd[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[4]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(4),
      O => v_div(4)
    );
\s_dvd[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(7),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[7]\,
      I3 => s_dvsor_i(7),
      O => \s_dvd[8]_i_7_n_0\
    );
\s_dvd[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(6),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[6]\,
      I3 => s_dvsor_i(6),
      O => \s_dvd[8]_i_8_n_0\
    );
\s_dvd[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => data0(5),
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => \s_dvd_reg_n_0_[5]\,
      I3 => s_dvsor_i(5),
      O => \s_dvd[8]_i_9_n_0\
    );
\s_dvd[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[8]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => data0(8),
      I3 => minusOp(8),
      I4 => ltOp,
      O => p_0_in(8)
    );
\s_dvd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(9),
      Q => \s_dvd_reg_n_0_[10]\,
      R => '0'
    );
\s_dvd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(10),
      Q => \s_dvd_reg_n_0_[11]\,
      R => '0'
    );
\s_dvd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(11),
      Q => \s_dvd_reg_n_0_[12]\,
      R => '0'
    );
\s_dvd_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_dvd_reg[8]_i_2_n_0\,
      CO(3) => \s_dvd_reg[12]_i_2_n_0\,
      CO(2) => \s_dvd_reg[12]_i_2_n_1\,
      CO(1) => \s_dvd_reg[12]_i_2_n_2\,
      CO(0) => \s_dvd_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \s_dvd[12]_i_3_n_0\,
      DI(2) => v_div(10),
      DI(1) => \s_dvd[12]_i_5_n_0\,
      DI(0) => v_div(8),
      O(3 downto 0) => minusOp(11 downto 8),
      S(3) => \s_dvd[12]_i_7_n_0\,
      S(2) => \s_dvd[12]_i_8_n_0\,
      S(1) => \s_dvd[12]_i_9_n_0\,
      S(0) => \s_dvd[12]_i_10_n_0\
    );
\s_dvd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(12),
      Q => \s_dvd_reg_n_0_[13]\,
      R => '0'
    );
\s_dvd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(13),
      Q => \s_dvd_reg_n_0_[14]\,
      R => '0'
    );
\s_dvd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(14),
      Q => \s_dvd_reg_n_0_[15]\,
      R => '0'
    );
\s_dvd_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(15),
      Q => \s_dvd_reg_n_0_[16]\,
      R => '0'
    );
\s_dvd_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_dvd_reg[12]_i_2_n_0\,
      CO(3) => \s_dvd_reg[16]_i_2_n_0\,
      CO(2) => \s_dvd_reg[16]_i_2_n_1\,
      CO(1) => \s_dvd_reg[16]_i_2_n_2\,
      CO(0) => \s_dvd_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \s_dvd[16]_i_3_n_0\,
      DI(2) => v_div(14),
      DI(1) => \s_dvd[16]_i_5_n_0\,
      DI(0) => v_div(12),
      O(3 downto 0) => minusOp(15 downto 12),
      S(3) => \s_dvd[16]_i_7_n_0\,
      S(2) => \s_dvd[16]_i_8_n_0\,
      S(1) => \s_dvd[16]_i_9_n_0\,
      S(0) => \s_dvd[16]_i_10_n_0\
    );
\s_dvd_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(16),
      Q => \s_dvd_reg_n_0_[17]\,
      R => '0'
    );
\s_dvd_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(17),
      Q => \s_dvd_reg_n_0_[18]\,
      R => '0'
    );
\s_dvd_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(18),
      Q => \s_dvd_reg_n_0_[19]\,
      R => '0'
    );
\s_dvd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(0),
      Q => \s_dvd_reg_n_0_[1]\,
      R => '0'
    );
\s_dvd_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(19),
      Q => \s_dvd_reg_n_0_[20]\,
      R => '0'
    );
\s_dvd_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_dvd_reg[16]_i_2_n_0\,
      CO(3) => \s_dvd_reg[20]_i_2_n_0\,
      CO(2) => \s_dvd_reg[20]_i_2_n_1\,
      CO(1) => \s_dvd_reg[20]_i_2_n_2\,
      CO(0) => \s_dvd_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \s_dvd[20]_i_3_n_0\,
      DI(2) => v_div(18),
      DI(1) => \s_dvd[20]_i_5_n_0\,
      DI(0) => v_div(16),
      O(3 downto 0) => minusOp(19 downto 16),
      S(3) => \s_dvd[20]_i_7_n_0\,
      S(2) => \s_dvd[20]_i_8_n_0\,
      S(1) => \s_dvd[20]_i_9_n_0\,
      S(0) => \s_dvd[20]_i_10_n_0\
    );
\s_dvd_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(20),
      Q => \s_dvd_reg_n_0_[21]\,
      R => '0'
    );
\s_dvd_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(21),
      Q => \s_dvd_reg_n_0_[22]\,
      R => '0'
    );
\s_dvd_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(22),
      Q => \s_dvd_reg_n_0_[23]\,
      R => '0'
    );
\s_dvd_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(23),
      Q => \s_dvd_reg_n_0_[24]\,
      R => '0'
    );
\s_dvd_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_dvd_reg[20]_i_2_n_0\,
      CO(3) => \s_dvd_reg[24]_i_2_n_0\,
      CO(2) => \s_dvd_reg[24]_i_2_n_1\,
      CO(1) => \s_dvd_reg[24]_i_2_n_2\,
      CO(0) => \s_dvd_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \s_dvd[24]_i_3_n_0\,
      DI(2) => v_div(22),
      DI(1) => \s_dvd[24]_i_5_n_0\,
      DI(0) => v_div(20),
      O(3 downto 0) => minusOp(23 downto 20),
      S(3) => \s_dvd[24]_i_7_n_0\,
      S(2) => \s_dvd[24]_i_8_n_0\,
      S(1) => \s_dvd[24]_i_9_n_0\,
      S(0) => \s_dvd[24]_i_10_n_0\
    );
\s_dvd_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(24),
      Q => \s_dvd_reg_n_0_[25]\,
      R => '0'
    );
\s_dvd_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(25),
      Q => \s_dvd_reg_n_0_[26]\,
      R => '0'
    );
\s_dvd_reg[26]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_dvd_reg[26]_i_21_n_0\,
      CO(3) => \s_dvd_reg[26]_i_12_n_0\,
      CO(2) => \s_dvd_reg[26]_i_12_n_1\,
      CO(1) => \s_dvd_reg[26]_i_12_n_2\,
      CO(0) => \s_dvd_reg[26]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \s_dvd[26]_i_22_n_0\,
      DI(2) => \s_dvd[26]_i_23_n_0\,
      DI(1) => \s_dvd[26]_i_24_n_0\,
      DI(0) => \s_dvd[26]_i_25_n_0\,
      O(3 downto 0) => \NLW_s_dvd_reg[26]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \s_dvd[26]_i_26_n_0\,
      S(2) => \s_dvd[26]_i_27_n_0\,
      S(1) => \s_dvd[26]_i_28_n_0\,
      S(0) => \s_dvd[26]_i_29_n_0\
    );
\s_dvd_reg[26]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_dvd_reg[26]_i_21_n_0\,
      CO(2) => \s_dvd_reg[26]_i_21_n_1\,
      CO(1) => \s_dvd_reg[26]_i_21_n_2\,
      CO(0) => \s_dvd_reg[26]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \s_dvd[26]_i_34_n_0\,
      DI(2) => \s_dvd[26]_i_35_n_0\,
      DI(1) => \s_dvd[26]_i_36_n_0\,
      DI(0) => \s_dvd[26]_i_37_n_0\,
      O(3 downto 0) => \NLW_s_dvd_reg[26]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \s_dvd[26]_i_38_n_0\,
      S(2) => \s_dvd[26]_i_39_n_0\,
      S(1) => \s_dvd[26]_i_40_n_0\,
      S(0) => \s_dvd[26]_i_41_n_0\
    );
\s_dvd_reg[26]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_dvd_reg[24]_i_2_n_0\,
      CO(3 downto 2) => \NLW_s_dvd_reg[26]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \s_dvd_reg[26]_i_4_n_2\,
      CO(0) => \s_dvd_reg[26]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3) => \NLW_s_dvd_reg[26]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => minusOp(26 downto 24),
      S(3) => '0',
      S(2) => \s_dvd[26]_i_6_n_0\,
      S(1) => \s_dvd[26]_i_7_n_0\,
      S(0) => \s_dvd[26]_i_8_n_0\
    );
\s_dvd_reg[26]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_dvd_reg[26]_i_9_n_0\,
      CO(3 downto 2) => \NLW_s_dvd_reg[26]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ltOp,
      CO(0) => \s_dvd_reg[26]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_s_dvd_reg[26]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \s_dvd[26]_i_10_n_0\,
      S(0) => \s_dvd[26]_i_11_n_0\
    );
\s_dvd_reg[26]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_dvd_reg[26]_i_12_n_0\,
      CO(3) => \s_dvd_reg[26]_i_9_n_0\,
      CO(2) => \s_dvd_reg[26]_i_9_n_1\,
      CO(1) => \s_dvd_reg[26]_i_9_n_2\,
      CO(0) => \s_dvd_reg[26]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \s_dvd[26]_i_13_n_0\,
      DI(2) => \s_dvd[26]_i_14_n_0\,
      DI(1) => \s_dvd[26]_i_15_n_0\,
      DI(0) => \s_dvd[26]_i_16_n_0\,
      O(3 downto 0) => \NLW_s_dvd_reg[26]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \s_dvd[26]_i_17_n_0\,
      S(2) => \s_dvd[26]_i_18_n_0\,
      S(1) => \s_dvd[26]_i_19_n_0\,
      S(0) => \s_dvd[26]_i_20_n_0\
    );
\s_dvd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(1),
      Q => \s_dvd_reg_n_0_[2]\,
      R => '0'
    );
\s_dvd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(2),
      Q => \s_dvd_reg_n_0_[3]\,
      R => '0'
    );
\s_dvd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(3),
      Q => \s_dvd_reg_n_0_[4]\,
      R => '0'
    );
\s_dvd_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_dvd_reg[4]_i_2_n_0\,
      CO(2) => \s_dvd_reg[4]_i_2_n_1\,
      CO(1) => \s_dvd_reg[4]_i_2_n_2\,
      CO(0) => \s_dvd_reg[4]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \s_dvd[4]_i_3_n_0\,
      DI(2 downto 1) => v_div(2 downto 1),
      DI(0) => \s_dvd[4]_i_6_n_0\,
      O(3 downto 0) => minusOp(3 downto 0),
      S(3) => \s_dvd[4]_i_7_n_0\,
      S(2) => \s_dvd[4]_i_8_n_0\,
      S(1) => \s_dvd[4]_i_9_n_0\,
      S(0) => \s_dvd[4]_i_10_n_0\
    );
\s_dvd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(4),
      Q => \s_dvd_reg_n_0_[5]\,
      R => '0'
    );
\s_dvd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(5),
      Q => \s_dvd_reg_n_0_[6]\,
      R => '0'
    );
\s_dvd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(6),
      Q => \s_dvd_reg_n_0_[7]\,
      R => '0'
    );
\s_dvd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(7),
      Q => \s_dvd_reg_n_0_[8]\,
      R => '0'
    );
\s_dvd_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_dvd_reg[4]_i_2_n_0\,
      CO(3) => \s_dvd_reg[8]_i_2_n_0\,
      CO(2) => \s_dvd_reg[8]_i_2_n_1\,
      CO(1) => \s_dvd_reg[8]_i_2_n_2\,
      CO(0) => \s_dvd_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \s_dvd[8]_i_3_n_0\,
      DI(2) => v_div(6),
      DI(1) => \s_dvd[8]_i_5_n_0\,
      DI(0) => v_div(4),
      O(3 downto 0) => minusOp(7 downto 4),
      S(3) => \s_dvd[8]_i_7_n_0\,
      S(2) => \s_dvd[8]_i_8_n_0\,
      S(1) => \s_dvd[8]_i_9_n_0\,
      S(0) => \s_dvd[8]_i_10_n_0\
    );
\s_dvd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_dvd(26),
      D => p_0_in(8),
      Q => \s_dvd_reg_n_0_[9]\,
      R => '0'
    );
\s_dvdnd_i[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \s_dvdnd_i_reg[26]_0\,
      O => pre_norm_div_dvdnd(26)
    );
\s_dvdnd_i[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_dvdnd_i_reg[26]_0\,
      I1 => Q(0),
      O => pre_norm_div_dvdnd(27)
    );
\s_dvdnd_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_div_dvdnd(26),
      Q => data0(0),
      R => '0'
    );
\s_dvdnd_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_div_dvdnd(27),
      Q => data0(1),
      R => '0'
    );
\s_dvdnd_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(1),
      Q => data0(2),
      R => '0'
    );
\s_dvdnd_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(2),
      Q => data0(3),
      R => '0'
    );
\s_dvdnd_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(3),
      Q => data0(4),
      R => '0'
    );
\s_dvdnd_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(4),
      Q => data0(5),
      R => '0'
    );
\s_dvdnd_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(5),
      Q => data0(6),
      R => '0'
    );
\s_dvdnd_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(6),
      Q => data0(7),
      R => '0'
    );
\s_dvdnd_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(7),
      Q => data0(8),
      R => '0'
    );
\s_dvdnd_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(8),
      Q => data0(9),
      R => '0'
    );
\s_dvdnd_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(9),
      Q => data0(10),
      R => '0'
    );
\s_dvdnd_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(10),
      Q => data0(11),
      R => '0'
    );
\s_dvdnd_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(11),
      Q => \^s_dvdnd_i_reg[39]_0\(0),
      R => '0'
    );
\s_dvdnd_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(12),
      Q => \^s_dvdnd_i_reg[39]_0\(1),
      R => '0'
    );
\s_dvdnd_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(13),
      Q => data0(14),
      R => '0'
    );
\s_dvdnd_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(14),
      Q => data0(15),
      R => '0'
    );
\s_dvdnd_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(15),
      Q => data0(16),
      R => '0'
    );
\s_dvdnd_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(16),
      Q => data0(17),
      R => '0'
    );
\s_dvdnd_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(17),
      Q => data0(18),
      R => '0'
    );
\s_dvdnd_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(18),
      Q => data0(19),
      R => '0'
    );
\s_dvdnd_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(19),
      Q => data0(20),
      R => '0'
    );
\s_dvdnd_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(20),
      Q => data0(21),
      R => '0'
    );
\s_dvdnd_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(21),
      Q => data0(22),
      R => '0'
    );
\s_dvdnd_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => Q(22),
      Q => data0(23),
      R => '0'
    );
\s_dvsor_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => plusOp0,
      O => pre_norm_div_dvsor(0)
    );
\s_dvsor_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \^s_opb_i_reg[13]\,
      I1 => \^s_opb_i_reg[5]\,
      I2 => \s_dvsor_i_reg[1]_0\,
      I3 => \^s_opb_i_reg[21]\,
      I4 => \s_dvsor_i_reg[23]_1\(0),
      O => pre_norm_div_dvsor(1)
    );
\s_dvsor_i[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \s_dvsor_i_reg[23]_1\(13),
      I1 => \s_dvsor_i_reg[23]_1\(14),
      I2 => \s_dvsor_i_reg[23]_1\(11),
      I3 => \s_dvsor_i_reg[23]_1\(12),
      I4 => \s_dvsor_i[1]_i_5_n_0\,
      O => \^s_opb_i_reg[13]\
    );
\s_dvsor_i[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \s_dvsor_i_reg[23]_1\(5),
      I1 => \s_dvsor_i_reg[23]_1\(6),
      I2 => \s_dvsor_i_reg[23]_1\(3),
      I3 => \s_dvsor_i_reg[23]_1\(4),
      I4 => \s_dvsor_i[1]_i_6_n_0\,
      O => \^s_opb_i_reg[5]\
    );
\s_dvsor_i[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \s_dvsor_i_reg[23]_1\(21),
      I1 => \s_dvsor_i_reg[23]_1\(22),
      I2 => \s_dvsor_i_reg[23]_1\(19),
      I3 => \s_dvsor_i_reg[23]_1\(20),
      I4 => \s_dvsor_i_reg[23]_1\(2),
      I5 => \s_dvsor_i_reg[23]_1\(1),
      O => \^s_opb_i_reg[21]\
    );
\s_dvsor_i[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_dvsor_i_reg[23]_1\(16),
      I1 => \s_dvsor_i_reg[23]_1\(15),
      I2 => \s_dvsor_i_reg[23]_1\(18),
      I3 => \s_dvsor_i_reg[23]_1\(17),
      O => \s_dvsor_i[1]_i_5_n_0\
    );
\s_dvsor_i[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_dvsor_i_reg[23]_1\(8),
      I1 => \s_dvsor_i_reg[23]_1\(7),
      I2 => \s_dvsor_i_reg[23]_1\(10),
      I3 => \s_dvsor_i_reg[23]_1\(9),
      O => \s_dvsor_i[1]_i_6_n_0\
    );
\s_dvsor_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_div_dvsor(0),
      Q => s_dvsor_i(0),
      R => '0'
    );
\s_dvsor_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(9),
      Q => s_dvsor_i(10),
      R => '0'
    );
\s_dvsor_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(10),
      Q => s_dvsor_i(11),
      R => '0'
    );
\s_dvsor_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(11),
      Q => \^s_dvsor_i_reg[12]_0\(0),
      R => '0'
    );
\s_dvsor_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(12),
      Q => s_dvsor_i(13),
      R => '0'
    );
\s_dvsor_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(13),
      Q => s_dvsor_i(14),
      R => '0'
    );
\s_dvsor_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(14),
      Q => s_dvsor_i(15),
      R => '0'
    );
\s_dvsor_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(15),
      Q => s_dvsor_i(16),
      R => '0'
    );
\s_dvsor_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(16),
      Q => s_dvsor_i(17),
      R => '0'
    );
\s_dvsor_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(17),
      Q => s_dvsor_i(18),
      R => '0'
    );
\s_dvsor_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(18),
      Q => s_dvsor_i(19),
      R => '0'
    );
\s_dvsor_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_div_dvsor(1),
      Q => s_dvsor_i(1),
      R => '0'
    );
\s_dvsor_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(19),
      Q => s_dvsor_i(20),
      R => '0'
    );
\s_dvsor_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(20),
      Q => s_dvsor_i(21),
      R => '0'
    );
\s_dvsor_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(21),
      Q => s_dvsor_i(22),
      R => '0'
    );
\s_dvsor_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(22),
      Q => s_dvsor_i(23),
      R => '0'
    );
\s_dvsor_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(1),
      Q => s_dvsor_i(2),
      R => '0'
    );
\s_dvsor_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(2),
      Q => s_dvsor_i(3),
      R => '0'
    );
\s_dvsor_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(3),
      Q => s_dvsor_i(4),
      R => '0'
    );
\s_dvsor_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(4),
      Q => s_dvsor_i(5),
      R => '0'
    );
\s_dvsor_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(5),
      Q => s_dvsor_i(6),
      R => '0'
    );
\s_dvsor_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(6),
      Q => s_dvsor_i(7),
      R => '0'
    );
\s_dvsor_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(7),
      Q => s_dvsor_i(8),
      R => '0'
    );
\s_dvsor_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_dvsor_i_reg[23]_1\(8),
      Q => s_dvsor_i(9),
      R => '0'
    );
\s_qutnt_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[24]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(0),
      O => \s_qutnt_o[0]_i_1_n_0\
    );
\s_qutnt_o[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[26]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(10),
      O => \s_qutnt_o[10]_i_1_n_0\
    );
\s_qutnt_o[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[19]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(11),
      O => \s_qutnt_o[11]_i_1_n_0\
    );
\s_qutnt_o[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[20]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(12),
      O => \s_qutnt_o[12]_i_1_n_0\
    );
\s_qutnt_o[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[21]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(13),
      O => \s_qutnt_o[13]_i_1_n_0\
    );
\s_qutnt_o[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[22]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(14),
      O => \s_qutnt_o[14]_i_1_n_0\
    );
\s_qutnt_o[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[23]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(15),
      O => \s_qutnt_o[15]_i_1_n_0\
    );
\s_qutnt_o[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[24]_i_2_n_0\,
      I3 => s_count_reg(3),
      I4 => s_count_reg(4),
      I5 => \^s_qutnt_o_reg[26]_0\(16),
      O => \s_qutnt_o[16]_i_1_n_0\
    );
\s_qutnt_o[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[25]_i_2_n_0\,
      I3 => s_count_reg(3),
      I4 => s_count_reg(4),
      I5 => \^s_qutnt_o_reg[26]_0\(17),
      O => \s_qutnt_o[17]_i_1_n_0\
    );
\s_qutnt_o[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[26]_i_2_n_0\,
      I3 => s_count_reg(3),
      I4 => s_count_reg(4),
      I5 => \^s_qutnt_o_reg[26]_0\(18),
      O => \s_qutnt_o[18]_i_1_n_0\
    );
\s_qutnt_o[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[19]_i_2_n_0\,
      I3 => s_count_reg(3),
      I4 => s_count_reg(4),
      I5 => \^s_qutnt_o_reg[26]_0\(19),
      O => \s_qutnt_o[19]_i_1_n_0\
    );
\s_qutnt_o[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_count_reg(2),
      I1 => s_count_reg(0),
      I2 => s_count_reg(1),
      O => \s_qutnt_o[19]_i_2_n_0\
    );
\s_qutnt_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[25]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(1),
      O => \s_qutnt_o[1]_i_1_n_0\
    );
\s_qutnt_o[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[20]_i_2_n_0\,
      I3 => s_count_reg(3),
      I4 => s_count_reg(4),
      I5 => \^s_qutnt_o_reg[26]_0\(20),
      O => \s_qutnt_o[20]_i_1_n_0\
    );
\s_qutnt_o[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => s_count_reg(2),
      I1 => s_count_reg(0),
      I2 => s_count_reg(1),
      O => \s_qutnt_o[20]_i_2_n_0\
    );
\s_qutnt_o[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[21]_i_2_n_0\,
      I3 => s_count_reg(3),
      I4 => s_count_reg(4),
      I5 => \^s_qutnt_o_reg[26]_0\(21),
      O => \s_qutnt_o[21]_i_1_n_0\
    );
\s_qutnt_o[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => s_count_reg(2),
      I1 => s_count_reg(1),
      I2 => s_count_reg(0),
      O => \s_qutnt_o[21]_i_2_n_0\
    );
\s_qutnt_o[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[22]_i_2_n_0\,
      I3 => s_count_reg(3),
      I4 => s_count_reg(4),
      I5 => \^s_qutnt_o_reg[26]_0\(22),
      O => \s_qutnt_o[22]_i_1_n_0\
    );
\s_qutnt_o[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => s_count_reg(2),
      I1 => s_count_reg(0),
      I2 => s_count_reg(1),
      O => \s_qutnt_o[22]_i_2_n_0\
    );
\s_qutnt_o[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[23]_i_2_n_0\,
      I3 => s_count_reg(3),
      I4 => s_count_reg(4),
      I5 => \^s_qutnt_o_reg[26]_0\(23),
      O => \s_qutnt_o[23]_i_1_n_0\
    );
\s_qutnt_o[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => s_count_reg(2),
      I1 => s_count_reg(0),
      I2 => s_count_reg(1),
      O => \s_qutnt_o[23]_i_2_n_0\
    );
\s_qutnt_o[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF04000000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[24]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(24),
      O => \s_qutnt_o[24]_i_1_n_0\
    );
\s_qutnt_o[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_count_reg(2),
      I1 => s_count_reg(0),
      I2 => s_count_reg(1),
      O => \s_qutnt_o[24]_i_2_n_0\
    );
\s_qutnt_o[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF04000000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[25]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(25),
      O => \s_qutnt_o[25]_i_1_n_0\
    );
\s_qutnt_o[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => s_count_reg(2),
      I1 => s_count_reg(1),
      I2 => s_count_reg(0),
      O => \s_qutnt_o[25]_i_2_n_0\
    );
\s_qutnt_o[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF04000000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[26]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(26),
      O => \s_qutnt_o[26]_i_1_n_0\
    );
\s_qutnt_o[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => s_count_reg(2),
      I1 => s_count_reg(0),
      I2 => s_count_reg(1),
      O => \s_qutnt_o[26]_i_2_n_0\
    );
\s_qutnt_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[26]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(2),
      O => \s_qutnt_o[2]_i_1_n_0\
    );
\s_qutnt_o[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[19]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(3),
      O => \s_qutnt_o[3]_i_1_n_0\
    );
\s_qutnt_o[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[20]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(4),
      O => \s_qutnt_o[4]_i_1_n_0\
    );
\s_qutnt_o[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[21]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(5),
      O => \s_qutnt_o[5]_i_1_n_0\
    );
\s_qutnt_o[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[22]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(6),
      O => \s_qutnt_o[6]_i_1_n_0\
    );
\s_qutnt_o[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[23]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(7),
      O => \s_qutnt_o[7]_i_1_n_0\
    );
\s_qutnt_o[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[24]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(8),
      O => \s_qutnt_o[8]_i_1_n_0\
    );
\s_qutnt_o[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => ltOp,
      I1 => s_state_reg_n_0,
      I2 => \s_qutnt_o[25]_i_2_n_0\,
      I3 => s_count_reg(4),
      I4 => s_count_reg(3),
      I5 => \^s_qutnt_o_reg[26]_0\(9),
      O => \s_qutnt_o[9]_i_1_n_0\
    );
\s_qutnt_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[0]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(0),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[10]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(10),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[11]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(11),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[12]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(12),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[13]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(13),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[14]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(14),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[15]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(15),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[16]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(16),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[17]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(17),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[18]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(18),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[19]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(19),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[1]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(1),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[20]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(20),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[21]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(21),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[22]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(22),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[23]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(23),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[24]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(24),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[25]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(25),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[26]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(26),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[2]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(2),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[3]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(3),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[4]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(4),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[5]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(5),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[6]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(6),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[7]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(7),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[8]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(8),
      R => \^s_start_i\
    );
\s_qutnt_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_qutnt_o[9]_i_1_n_0\,
      Q => \^s_qutnt_o_reg[26]_0\(9),
      R => \^s_start_i\
    );
\s_rmndr_o[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \s_dvd_reg_n_0_[26]\,
      I1 => \s_dvd[26]_i_3_n_0\,
      I2 => minusOp(26),
      I3 => ltOp,
      O => p_0_in(26)
    );
\s_rmndr_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(0),
      Q => \s_rmndr_o_reg[26]_0\(0),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(10),
      Q => \s_rmndr_o_reg[26]_0\(10),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(11),
      Q => \s_rmndr_o_reg[26]_0\(11),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(12),
      Q => \s_rmndr_o_reg[26]_0\(12),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(13),
      Q => \s_rmndr_o_reg[26]_0\(13),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(14),
      Q => \s_rmndr_o_reg[26]_0\(14),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(15),
      Q => \s_rmndr_o_reg[26]_0\(15),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(16),
      Q => \s_rmndr_o_reg[26]_0\(16),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(17),
      Q => \s_rmndr_o_reg[26]_0\(17),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(18),
      Q => \s_rmndr_o_reg[26]_0\(18),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(19),
      Q => \s_rmndr_o_reg[26]_0\(19),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(1),
      Q => \s_rmndr_o_reg[26]_0\(1),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(20),
      Q => \s_rmndr_o_reg[26]_0\(20),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(21),
      Q => \s_rmndr_o_reg[26]_0\(21),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(22),
      Q => \s_rmndr_o_reg[26]_0\(22),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(23),
      Q => \s_rmndr_o_reg[26]_0\(23),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(24),
      Q => \s_rmndr_o_reg[26]_0\(24),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(25),
      Q => \s_rmndr_o_reg[26]_0\(25),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(26),
      Q => \s_rmndr_o_reg[26]_0\(26),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(2),
      Q => \s_rmndr_o_reg[26]_0\(2),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(3),
      Q => \s_rmndr_o_reg[26]_0\(3),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(4),
      Q => \s_rmndr_o_reg[26]_0\(4),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(5),
      Q => \s_rmndr_o_reg[26]_0\(5),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(6),
      Q => \s_rmndr_o_reg[26]_0\(6),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(7),
      Q => \s_rmndr_o_reg[26]_0\(7),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(8),
      Q => \s_rmndr_o_reg[26]_0\(8),
      R => \^s_start_i\
    );
\s_rmndr_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => p_0_in(9),
      Q => \s_rmndr_o_reg[26]_0\(9),
      R => \^s_start_i\
    );
s_start_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_start_i_reg_0,
      Q => \^s_start_i\,
      R => '0'
    );
\s_state_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => s_state_reg_n_0,
      I1 => s_count_reg(2),
      I2 => s_count_reg(4),
      I3 => s_count_reg(0),
      I4 => s_count_reg(1),
      I5 => s_count_reg(3),
      O => \s_state_i_1__1_n_0\
    );
s_state_reg: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_state_i_1__1_n_0\,
      Q => s_state_reg_n_0,
      S => \^s_start_i\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_0_0_sqrt is
  port (
    \s_opa_i_reg[5]\ : out STD_LOGIC;
    \sqr_o_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ine_o : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \s_rad_i_reg[28]_0\ : in STD_LOGIC;
    s_start_i : in STD_LOGIC;
    clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_0_0_sqrt : entity is "sqrt";
end fpu_design_fpu_0_0_sqrt;

architecture STRUCTURE of fpu_design_fpu_0_0_sqrt is
  signal L : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal b : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal c0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal c_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal eqOp : STD_LOGIC;
  signal eqOp0_out : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 48 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal pre_norm_sqrt_fracta_o : STD_LOGIC_VECTOR ( 51 downto 28 );
  signal \r0[0]_i_2_n_0\ : STD_LOGIC;
  signal \r0[0]_i_3_n_0\ : STD_LOGIC;
  signal \r0[0]_i_4_n_0\ : STD_LOGIC;
  signal \r0[11]_i_2_n_0\ : STD_LOGIC;
  signal \r0[11]_i_3_n_0\ : STD_LOGIC;
  signal \r0[11]_i_4_n_0\ : STD_LOGIC;
  signal \r0[11]_i_5_n_0\ : STD_LOGIC;
  signal \r0[15]_i_2_n_0\ : STD_LOGIC;
  signal \r0[15]_i_3_n_0\ : STD_LOGIC;
  signal \r0[15]_i_4_n_0\ : STD_LOGIC;
  signal \r0[15]_i_5_n_0\ : STD_LOGIC;
  signal \r0[19]_i_2_n_0\ : STD_LOGIC;
  signal \r0[19]_i_3_n_0\ : STD_LOGIC;
  signal \r0[19]_i_4_n_0\ : STD_LOGIC;
  signal \r0[19]_i_5_n_0\ : STD_LOGIC;
  signal \r0[23]_i_2_n_0\ : STD_LOGIC;
  signal \r0[23]_i_3_n_0\ : STD_LOGIC;
  signal \r0[23]_i_4_n_0\ : STD_LOGIC;
  signal \r0[3]_i_2_n_0\ : STD_LOGIC;
  signal \r0[3]_i_3_n_0\ : STD_LOGIC;
  signal \r0[3]_i_4_n_0\ : STD_LOGIC;
  signal \r0[3]_i_5_n_0\ : STD_LOGIC;
  signal \r0[7]_i_2_n_0\ : STD_LOGIC;
  signal \r0[7]_i_3_n_0\ : STD_LOGIC;
  signal \r0[7]_i_4_n_0\ : STD_LOGIC;
  signal \r0[7]_i_5_n_0\ : STD_LOGIC;
  signal r0_2 : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \r0_2[11]_i_10_n_0\ : STD_LOGIC;
  signal \r0_2[11]_i_11_n_0\ : STD_LOGIC;
  signal \r0_2[11]_i_12_n_0\ : STD_LOGIC;
  signal \r0_2[11]_i_13_n_0\ : STD_LOGIC;
  signal \r0_2[11]_i_14_n_0\ : STD_LOGIC;
  signal \r0_2[11]_i_15_n_0\ : STD_LOGIC;
  signal \r0_2[11]_i_16_n_0\ : STD_LOGIC;
  signal \r0_2[11]_i_17_n_0\ : STD_LOGIC;
  signal \r0_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \r0_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \r0_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \r0_2[11]_i_5_n_0\ : STD_LOGIC;
  signal \r0_2[11]_i_6_n_0\ : STD_LOGIC;
  signal \r0_2[11]_i_7_n_0\ : STD_LOGIC;
  signal \r0_2[11]_i_8_n_0\ : STD_LOGIC;
  signal \r0_2[11]_i_9_n_0\ : STD_LOGIC;
  signal \r0_2[15]_i_10_n_0\ : STD_LOGIC;
  signal \r0_2[15]_i_11_n_0\ : STD_LOGIC;
  signal \r0_2[15]_i_12_n_0\ : STD_LOGIC;
  signal \r0_2[15]_i_13_n_0\ : STD_LOGIC;
  signal \r0_2[15]_i_14_n_0\ : STD_LOGIC;
  signal \r0_2[15]_i_15_n_0\ : STD_LOGIC;
  signal \r0_2[15]_i_2_n_0\ : STD_LOGIC;
  signal \r0_2[15]_i_3_n_0\ : STD_LOGIC;
  signal \r0_2[15]_i_4_n_0\ : STD_LOGIC;
  signal \r0_2[15]_i_5_n_0\ : STD_LOGIC;
  signal \r0_2[15]_i_6_n_0\ : STD_LOGIC;
  signal \r0_2[15]_i_7_n_0\ : STD_LOGIC;
  signal \r0_2[15]_i_8_n_0\ : STD_LOGIC;
  signal \r0_2[15]_i_9_n_0\ : STD_LOGIC;
  signal \r0_2[19]_i_10_n_0\ : STD_LOGIC;
  signal \r0_2[19]_i_12_n_0\ : STD_LOGIC;
  signal \r0_2[19]_i_13_n_0\ : STD_LOGIC;
  signal \r0_2[19]_i_14_n_0\ : STD_LOGIC;
  signal \r0_2[19]_i_15_n_0\ : STD_LOGIC;
  signal \r0_2[19]_i_2_n_0\ : STD_LOGIC;
  signal \r0_2[19]_i_3_n_0\ : STD_LOGIC;
  signal \r0_2[19]_i_4_n_0\ : STD_LOGIC;
  signal \r0_2[19]_i_5_n_0\ : STD_LOGIC;
  signal \r0_2[19]_i_6_n_0\ : STD_LOGIC;
  signal \r0_2[19]_i_7_n_0\ : STD_LOGIC;
  signal \r0_2[19]_i_8_n_0\ : STD_LOGIC;
  signal \r0_2[19]_i_9_n_0\ : STD_LOGIC;
  signal \r0_2[23]_i_10_n_0\ : STD_LOGIC;
  signal \r0_2[23]_i_11_n_0\ : STD_LOGIC;
  signal \r0_2[23]_i_12_n_0\ : STD_LOGIC;
  signal \r0_2[23]_i_14_n_0\ : STD_LOGIC;
  signal \r0_2[23]_i_15_n_0\ : STD_LOGIC;
  signal \r0_2[23]_i_2_n_0\ : STD_LOGIC;
  signal \r0_2[23]_i_3_n_0\ : STD_LOGIC;
  signal \r0_2[23]_i_4_n_0\ : STD_LOGIC;
  signal \r0_2[23]_i_5_n_0\ : STD_LOGIC;
  signal \r0_2[23]_i_6_n_0\ : STD_LOGIC;
  signal \r0_2[23]_i_7_n_0\ : STD_LOGIC;
  signal \r0_2[23]_i_8_n_0\ : STD_LOGIC;
  signal \r0_2[23]_i_9_n_0\ : STD_LOGIC;
  signal \r0_2[27]_i_10_n_0\ : STD_LOGIC;
  signal \r0_2[27]_i_11_n_0\ : STD_LOGIC;
  signal \r0_2[27]_i_12_n_0\ : STD_LOGIC;
  signal \r0_2[27]_i_13_n_0\ : STD_LOGIC;
  signal \r0_2[27]_i_14_n_0\ : STD_LOGIC;
  signal \r0_2[27]_i_15_n_0\ : STD_LOGIC;
  signal \r0_2[27]_i_16_n_0\ : STD_LOGIC;
  signal \r0_2[27]_i_2_n_0\ : STD_LOGIC;
  signal \r0_2[27]_i_3_n_0\ : STD_LOGIC;
  signal \r0_2[27]_i_4_n_0\ : STD_LOGIC;
  signal \r0_2[27]_i_5_n_0\ : STD_LOGIC;
  signal \r0_2[27]_i_6_n_0\ : STD_LOGIC;
  signal \r0_2[27]_i_7_n_0\ : STD_LOGIC;
  signal \r0_2[27]_i_8_n_0\ : STD_LOGIC;
  signal \r0_2[27]_i_9_n_0\ : STD_LOGIC;
  signal \r0_2[31]_i_10_n_0\ : STD_LOGIC;
  signal \r0_2[31]_i_11_n_0\ : STD_LOGIC;
  signal \r0_2[31]_i_12_n_0\ : STD_LOGIC;
  signal \r0_2[31]_i_13_n_0\ : STD_LOGIC;
  signal \r0_2[31]_i_14_n_0\ : STD_LOGIC;
  signal \r0_2[31]_i_15_n_0\ : STD_LOGIC;
  signal \r0_2[31]_i_16_n_0\ : STD_LOGIC;
  signal \r0_2[31]_i_17_n_0\ : STD_LOGIC;
  signal \r0_2[31]_i_18_n_0\ : STD_LOGIC;
  signal \r0_2[31]_i_2_n_0\ : STD_LOGIC;
  signal \r0_2[31]_i_3_n_0\ : STD_LOGIC;
  signal \r0_2[31]_i_4_n_0\ : STD_LOGIC;
  signal \r0_2[31]_i_5_n_0\ : STD_LOGIC;
  signal \r0_2[31]_i_6_n_0\ : STD_LOGIC;
  signal \r0_2[31]_i_7_n_0\ : STD_LOGIC;
  signal \r0_2[31]_i_8_n_0\ : STD_LOGIC;
  signal \r0_2[31]_i_9_n_0\ : STD_LOGIC;
  signal \r0_2[35]_i_10_n_0\ : STD_LOGIC;
  signal \r0_2[35]_i_11_n_0\ : STD_LOGIC;
  signal \r0_2[35]_i_12_n_0\ : STD_LOGIC;
  signal \r0_2[35]_i_13_n_0\ : STD_LOGIC;
  signal \r0_2[35]_i_14_n_0\ : STD_LOGIC;
  signal \r0_2[35]_i_15_n_0\ : STD_LOGIC;
  signal \r0_2[35]_i_16_n_0\ : STD_LOGIC;
  signal \r0_2[35]_i_17_n_0\ : STD_LOGIC;
  signal \r0_2[35]_i_18_n_0\ : STD_LOGIC;
  signal \r0_2[35]_i_19_n_0\ : STD_LOGIC;
  signal \r0_2[35]_i_2_n_0\ : STD_LOGIC;
  signal \r0_2[35]_i_3_n_0\ : STD_LOGIC;
  signal \r0_2[35]_i_4_n_0\ : STD_LOGIC;
  signal \r0_2[35]_i_5_n_0\ : STD_LOGIC;
  signal \r0_2[35]_i_6_n_0\ : STD_LOGIC;
  signal \r0_2[35]_i_7_n_0\ : STD_LOGIC;
  signal \r0_2[35]_i_8_n_0\ : STD_LOGIC;
  signal \r0_2[35]_i_9_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_10_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_12_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_13_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_14_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_15_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_16_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_17_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_18_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_19_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_20_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_21_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_2_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_3_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_4_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_5_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_6_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_7_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_8_n_0\ : STD_LOGIC;
  signal \r0_2[39]_i_9_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_10_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_11_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_12_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_14_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_15_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_16_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_18_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_19_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_20_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_21_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_22_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_23_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_24_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_25_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_27_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_28_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_29_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_30_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_31_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_32_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_33_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_34_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_36_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_37_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_38_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_39_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_40_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_41_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_42_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_43_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_45_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_46_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_47_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_48_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_49_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_50_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_51_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_52_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_54_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_55_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_56_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_57_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_58_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_59_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_60_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_61_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_62_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_63_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_64_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_65_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_66_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_67_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_68_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_69_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_6_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_70_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_7_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_8_n_0\ : STD_LOGIC;
  signal \r0_2[3]_i_9_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_10_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_11_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_12_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_14_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_15_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_16_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_17_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_18_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_19_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_20_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_21_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_22_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_23_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_2_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_3_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_4_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_5_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_6_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_7_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_8_n_0\ : STD_LOGIC;
  signal \r0_2[43]_i_9_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_10_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_11_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_12_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_13_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_14_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_15_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_16_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_17_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_18_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_19_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_20_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_21_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_22_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_23_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_2_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_3_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_4_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_5_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_6_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_7_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_8_n_0\ : STD_LOGIC;
  signal \r0_2[47]_i_9_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_10_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_11_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_12_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_13_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_14_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_15_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_16_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_17_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_18_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_19_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_20_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_21_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_22_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_23_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_24_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_25_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_2_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_3_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_4_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_5_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_6_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_7_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_8_n_0\ : STD_LOGIC;
  signal \r0_2[51]_i_9_n_0\ : STD_LOGIC;
  signal \r0_2[7]_i_10_n_0\ : STD_LOGIC;
  signal \r0_2[7]_i_11_n_0\ : STD_LOGIC;
  signal \r0_2[7]_i_12_n_0\ : STD_LOGIC;
  signal \r0_2[7]_i_13_n_0\ : STD_LOGIC;
  signal \r0_2[7]_i_14_n_0\ : STD_LOGIC;
  signal \r0_2[7]_i_15_n_0\ : STD_LOGIC;
  signal \r0_2[7]_i_16_n_0\ : STD_LOGIC;
  signal \r0_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \r0_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \r0_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \r0_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \r0_2[7]_i_6_n_0\ : STD_LOGIC;
  signal \r0_2[7]_i_7_n_0\ : STD_LOGIC;
  signal \r0_2[7]_i_8_n_0\ : STD_LOGIC;
  signal \r0_2[7]_i_9_n_0\ : STD_LOGIC;
  signal \r0_2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \r0_2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \r0_2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \r0_2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \r0_2_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \r0_2_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \r0_2_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \r0_2_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \r0_2_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \r0_2_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \r0_2_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \r0_2_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \r0_2_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \r0_2_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \r0_2_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \r0_2_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \r0_2_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \r0_2_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \r0_2_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \r0_2_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \r0_2_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \r0_2_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \r0_2_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \r0_2_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \r0_2_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \r0_2_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \r0_2_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \r0_2_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \r0_2_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \r0_2_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \r0_2_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \r0_2_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_13_n_1\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_13_n_2\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_13_n_3\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_17_n_1\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_17_n_2\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_17_n_3\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_26_n_0\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_26_n_1\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_26_n_2\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_26_n_3\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_35_n_0\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_35_n_1\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_35_n_2\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_35_n_3\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_44_n_0\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_44_n_1\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_44_n_2\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_44_n_3\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_53_n_0\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_53_n_1\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_53_n_2\ : STD_LOGIC;
  signal \r0_2_reg[3]_i_53_n_3\ : STD_LOGIC;
  signal \r0_2_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \r0_2_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \r0_2_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \r0_2_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \r0_2_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \r0_2_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \r0_2_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \r0_2_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \r0_2_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \r0_2_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \r0_2_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \r0_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \r0_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \r0_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \r0_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal r0_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \r0_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \r0_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \r0_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \r0_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \r0_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \r0_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \r0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \r0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \r0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \r0_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \r0_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \r0_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \r0_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \r0_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \r0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \r0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \r0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \r0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \r0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \r0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \r0_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \r0_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \r0_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \r0_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \r0_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \r0_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \r0_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \r0_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \r0_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \r0_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \r0_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \r0_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \r0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \r0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \r0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \r0_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \r0_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \r0_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \r0_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \r0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \r0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \r0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \r0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \r0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \r0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \r0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal r1 : STD_LOGIC;
  signal \r1[11]_i_10_n_0\ : STD_LOGIC;
  signal \r1[11]_i_2_n_0\ : STD_LOGIC;
  signal \r1[11]_i_3_n_0\ : STD_LOGIC;
  signal \r1[11]_i_4_n_0\ : STD_LOGIC;
  signal \r1[11]_i_5_n_0\ : STD_LOGIC;
  signal \r1[11]_i_7_n_0\ : STD_LOGIC;
  signal \r1[11]_i_8_n_0\ : STD_LOGIC;
  signal \r1[11]_i_9_n_0\ : STD_LOGIC;
  signal \r1[15]_i_10_n_0\ : STD_LOGIC;
  signal \r1[15]_i_2_n_0\ : STD_LOGIC;
  signal \r1[15]_i_3_n_0\ : STD_LOGIC;
  signal \r1[15]_i_4_n_0\ : STD_LOGIC;
  signal \r1[15]_i_5_n_0\ : STD_LOGIC;
  signal \r1[15]_i_7_n_0\ : STD_LOGIC;
  signal \r1[15]_i_8_n_0\ : STD_LOGIC;
  signal \r1[15]_i_9_n_0\ : STD_LOGIC;
  signal \r1[19]_i_10_n_0\ : STD_LOGIC;
  signal \r1[19]_i_2_n_0\ : STD_LOGIC;
  signal \r1[19]_i_3_n_0\ : STD_LOGIC;
  signal \r1[19]_i_4_n_0\ : STD_LOGIC;
  signal \r1[19]_i_5_n_0\ : STD_LOGIC;
  signal \r1[19]_i_7_n_0\ : STD_LOGIC;
  signal \r1[19]_i_8_n_0\ : STD_LOGIC;
  signal \r1[19]_i_9_n_0\ : STD_LOGIC;
  signal \r1[23]_i_10_n_0\ : STD_LOGIC;
  signal \r1[23]_i_2_n_0\ : STD_LOGIC;
  signal \r1[23]_i_3_n_0\ : STD_LOGIC;
  signal \r1[23]_i_4_n_0\ : STD_LOGIC;
  signal \r1[23]_i_5_n_0\ : STD_LOGIC;
  signal \r1[23]_i_7_n_0\ : STD_LOGIC;
  signal \r1[23]_i_8_n_0\ : STD_LOGIC;
  signal \r1[23]_i_9_n_0\ : STD_LOGIC;
  signal \r1[25]_i_2_n_0\ : STD_LOGIC;
  signal \r1[25]_i_3_n_0\ : STD_LOGIC;
  signal \r1[25]_i_5_n_0\ : STD_LOGIC;
  signal \r1[25]_i_6_n_0\ : STD_LOGIC;
  signal \r1[3]_i_2_n_0\ : STD_LOGIC;
  signal \r1[3]_i_3_n_0\ : STD_LOGIC;
  signal \r1[3]_i_4_n_0\ : STD_LOGIC;
  signal \r1[3]_i_5_n_0\ : STD_LOGIC;
  signal \r1[3]_i_7_n_0\ : STD_LOGIC;
  signal \r1[3]_i_8_n_0\ : STD_LOGIC;
  signal \r1[3]_i_9_n_0\ : STD_LOGIC;
  signal \r1[7]_i_10_n_0\ : STD_LOGIC;
  signal \r1[7]_i_2_n_0\ : STD_LOGIC;
  signal \r1[7]_i_3_n_0\ : STD_LOGIC;
  signal \r1[7]_i_4_n_0\ : STD_LOGIC;
  signal \r1[7]_i_5_n_0\ : STD_LOGIC;
  signal \r1[7]_i_7_n_0\ : STD_LOGIC;
  signal \r1[7]_i_8_n_0\ : STD_LOGIC;
  signal \r1[7]_i_9_n_0\ : STD_LOGIC;
  signal r1_2 : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \r1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \r1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \r1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \r1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \r1_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \r1_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \r1_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \r1_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \r1_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \r1_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \r1_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \r1_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \r1_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \r1_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \r1_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \r1_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \r1_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \r1_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \r1_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \r1_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \r1_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \r1_reg[19]_i_6_n_1\ : STD_LOGIC;
  signal \r1_reg[19]_i_6_n_2\ : STD_LOGIC;
  signal \r1_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \r1_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \r1_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \r1_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \r1_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \r1_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \r1_reg[23]_i_6_n_1\ : STD_LOGIC;
  signal \r1_reg[23]_i_6_n_2\ : STD_LOGIC;
  signal \r1_reg[23]_i_6_n_3\ : STD_LOGIC;
  signal \r1_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \r1_reg[25]_i_4_n_3\ : STD_LOGIC;
  signal \r1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \r1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \r1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \r1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \r1_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \r1_reg[3]_i_6_n_1\ : STD_LOGIC;
  signal \r1_reg[3]_i_6_n_2\ : STD_LOGIC;
  signal \r1_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \r1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \r1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \r1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \r1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \r1_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \r1_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \r1_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \r1_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \r1_reg_n_0_[0]\ : STD_LOGIC;
  signal \r1_reg_n_0_[10]\ : STD_LOGIC;
  signal \r1_reg_n_0_[11]\ : STD_LOGIC;
  signal \r1_reg_n_0_[12]\ : STD_LOGIC;
  signal \r1_reg_n_0_[13]\ : STD_LOGIC;
  signal \r1_reg_n_0_[14]\ : STD_LOGIC;
  signal \r1_reg_n_0_[15]\ : STD_LOGIC;
  signal \r1_reg_n_0_[16]\ : STD_LOGIC;
  signal \r1_reg_n_0_[17]\ : STD_LOGIC;
  signal \r1_reg_n_0_[18]\ : STD_LOGIC;
  signal \r1_reg_n_0_[19]\ : STD_LOGIC;
  signal \r1_reg_n_0_[1]\ : STD_LOGIC;
  signal \r1_reg_n_0_[20]\ : STD_LOGIC;
  signal \r1_reg_n_0_[21]\ : STD_LOGIC;
  signal \r1_reg_n_0_[22]\ : STD_LOGIC;
  signal \r1_reg_n_0_[23]\ : STD_LOGIC;
  signal \r1_reg_n_0_[24]\ : STD_LOGIC;
  signal \r1_reg_n_0_[25]\ : STD_LOGIC;
  signal \r1_reg_n_0_[2]\ : STD_LOGIC;
  signal \r1_reg_n_0_[3]\ : STD_LOGIC;
  signal \r1_reg_n_0_[4]\ : STD_LOGIC;
  signal \r1_reg_n_0_[5]\ : STD_LOGIC;
  signal \r1_reg_n_0_[6]\ : STD_LOGIC;
  signal \r1_reg_n_0_[7]\ : STD_LOGIC;
  signal \r1_reg_n_0_[8]\ : STD_LOGIC;
  signal \r1_reg_n_0_[9]\ : STD_LOGIC;
  signal s_count0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \s_count[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_count[4]_i_3__0_n_0\ : STD_LOGIC;
  signal s_count_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \s_exp_o[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_exp_o[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_exp_o[7]_i_7_n_0\ : STD_LOGIC;
  signal \s_exp_o[7]_i_8_n_0\ : STD_LOGIC;
  signal \s_exp_o[7]_i_9_n_0\ : STD_LOGIC;
  signal s_ine_o : STD_LOGIC;
  signal s_ine_o_i_100_n_0 : STD_LOGIC;
  signal s_ine_o_i_101_n_0 : STD_LOGIC;
  signal s_ine_o_i_102_n_0 : STD_LOGIC;
  signal s_ine_o_i_103_n_0 : STD_LOGIC;
  signal s_ine_o_i_104_n_0 : STD_LOGIC;
  signal s_ine_o_i_105_n_0 : STD_LOGIC;
  signal s_ine_o_i_106_n_0 : STD_LOGIC;
  signal s_ine_o_i_107_n_0 : STD_LOGIC;
  signal s_ine_o_i_108_n_0 : STD_LOGIC;
  signal s_ine_o_i_109_n_0 : STD_LOGIC;
  signal s_ine_o_i_110_n_0 : STD_LOGIC;
  signal s_ine_o_i_111_n_0 : STD_LOGIC;
  signal s_ine_o_i_112_n_0 : STD_LOGIC;
  signal s_ine_o_i_113_n_0 : STD_LOGIC;
  signal s_ine_o_i_114_n_0 : STD_LOGIC;
  signal s_ine_o_i_115_n_0 : STD_LOGIC;
  signal s_ine_o_i_116_n_0 : STD_LOGIC;
  signal s_ine_o_i_117_n_0 : STD_LOGIC;
  signal s_ine_o_i_118_n_0 : STD_LOGIC;
  signal s_ine_o_i_119_n_0 : STD_LOGIC;
  signal s_ine_o_i_11_n_0 : STD_LOGIC;
  signal s_ine_o_i_120_n_0 : STD_LOGIC;
  signal s_ine_o_i_121_n_0 : STD_LOGIC;
  signal s_ine_o_i_122_n_0 : STD_LOGIC;
  signal s_ine_o_i_123_n_0 : STD_LOGIC;
  signal s_ine_o_i_124_n_0 : STD_LOGIC;
  signal s_ine_o_i_125_n_0 : STD_LOGIC;
  signal s_ine_o_i_126_n_0 : STD_LOGIC;
  signal s_ine_o_i_127_n_0 : STD_LOGIC;
  signal s_ine_o_i_128_n_0 : STD_LOGIC;
  signal s_ine_o_i_129_n_0 : STD_LOGIC;
  signal s_ine_o_i_12_n_0 : STD_LOGIC;
  signal s_ine_o_i_130_n_0 : STD_LOGIC;
  signal s_ine_o_i_131_n_0 : STD_LOGIC;
  signal s_ine_o_i_132_n_0 : STD_LOGIC;
  signal s_ine_o_i_133_n_0 : STD_LOGIC;
  signal s_ine_o_i_134_n_0 : STD_LOGIC;
  signal s_ine_o_i_135_n_0 : STD_LOGIC;
  signal s_ine_o_i_136_n_0 : STD_LOGIC;
  signal s_ine_o_i_137_n_0 : STD_LOGIC;
  signal s_ine_o_i_13_n_0 : STD_LOGIC;
  signal s_ine_o_i_14_n_0 : STD_LOGIC;
  signal s_ine_o_i_16_n_0 : STD_LOGIC;
  signal s_ine_o_i_17_n_0 : STD_LOGIC;
  signal s_ine_o_i_18_n_0 : STD_LOGIC;
  signal s_ine_o_i_19_n_0 : STD_LOGIC;
  signal s_ine_o_i_1_n_0 : STD_LOGIC;
  signal s_ine_o_i_23_n_0 : STD_LOGIC;
  signal s_ine_o_i_24_n_0 : STD_LOGIC;
  signal s_ine_o_i_25_n_0 : STD_LOGIC;
  signal s_ine_o_i_26_n_0 : STD_LOGIC;
  signal s_ine_o_i_28_n_0 : STD_LOGIC;
  signal s_ine_o_i_29_n_0 : STD_LOGIC;
  signal s_ine_o_i_30_n_0 : STD_LOGIC;
  signal s_ine_o_i_31_n_0 : STD_LOGIC;
  signal s_ine_o_i_35_n_0 : STD_LOGIC;
  signal s_ine_o_i_36_n_0 : STD_LOGIC;
  signal s_ine_o_i_37_n_0 : STD_LOGIC;
  signal s_ine_o_i_38_n_0 : STD_LOGIC;
  signal s_ine_o_i_39_n_0 : STD_LOGIC;
  signal s_ine_o_i_40_n_0 : STD_LOGIC;
  signal s_ine_o_i_41_n_0 : STD_LOGIC;
  signal s_ine_o_i_43_n_0 : STD_LOGIC;
  signal s_ine_o_i_44_n_0 : STD_LOGIC;
  signal s_ine_o_i_45_n_0 : STD_LOGIC;
  signal s_ine_o_i_46_n_0 : STD_LOGIC;
  signal s_ine_o_i_48_n_0 : STD_LOGIC;
  signal s_ine_o_i_49_n_0 : STD_LOGIC;
  signal s_ine_o_i_50_n_0 : STD_LOGIC;
  signal s_ine_o_i_51_n_0 : STD_LOGIC;
  signal s_ine_o_i_55_n_0 : STD_LOGIC;
  signal s_ine_o_i_56_n_0 : STD_LOGIC;
  signal s_ine_o_i_57_n_0 : STD_LOGIC;
  signal s_ine_o_i_58_n_0 : STD_LOGIC;
  signal s_ine_o_i_59_n_0 : STD_LOGIC;
  signal s_ine_o_i_5_n_0 : STD_LOGIC;
  signal s_ine_o_i_60_n_0 : STD_LOGIC;
  signal s_ine_o_i_61_n_0 : STD_LOGIC;
  signal s_ine_o_i_62_n_0 : STD_LOGIC;
  signal s_ine_o_i_63_n_0 : STD_LOGIC;
  signal s_ine_o_i_64_n_0 : STD_LOGIC;
  signal s_ine_o_i_65_n_0 : STD_LOGIC;
  signal s_ine_o_i_66_n_0 : STD_LOGIC;
  signal s_ine_o_i_67_n_0 : STD_LOGIC;
  signal s_ine_o_i_68_n_0 : STD_LOGIC;
  signal s_ine_o_i_69_n_0 : STD_LOGIC;
  signal s_ine_o_i_6_n_0 : STD_LOGIC;
  signal s_ine_o_i_70_n_0 : STD_LOGIC;
  signal s_ine_o_i_71_n_0 : STD_LOGIC;
  signal s_ine_o_i_72_n_0 : STD_LOGIC;
  signal s_ine_o_i_73_n_0 : STD_LOGIC;
  signal s_ine_o_i_74_n_0 : STD_LOGIC;
  signal s_ine_o_i_78_n_0 : STD_LOGIC;
  signal s_ine_o_i_79_n_0 : STD_LOGIC;
  signal s_ine_o_i_80_n_0 : STD_LOGIC;
  signal s_ine_o_i_81_n_0 : STD_LOGIC;
  signal s_ine_o_i_82_n_0 : STD_LOGIC;
  signal s_ine_o_i_83_n_0 : STD_LOGIC;
  signal s_ine_o_i_84_n_0 : STD_LOGIC;
  signal s_ine_o_i_85_n_0 : STD_LOGIC;
  signal s_ine_o_i_86_n_0 : STD_LOGIC;
  signal s_ine_o_i_87_n_0 : STD_LOGIC;
  signal s_ine_o_i_88_n_0 : STD_LOGIC;
  signal s_ine_o_i_89_n_0 : STD_LOGIC;
  signal s_ine_o_i_8_n_0 : STD_LOGIC;
  signal s_ine_o_i_90_n_0 : STD_LOGIC;
  signal s_ine_o_i_91_n_0 : STD_LOGIC;
  signal s_ine_o_i_92_n_0 : STD_LOGIC;
  signal s_ine_o_i_93_n_0 : STD_LOGIC;
  signal s_ine_o_i_94_n_0 : STD_LOGIC;
  signal s_ine_o_i_95_n_0 : STD_LOGIC;
  signal s_ine_o_i_96_n_0 : STD_LOGIC;
  signal s_ine_o_i_99_n_0 : STD_LOGIC;
  signal s_ine_o_i_9_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_10_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_10_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_10_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_10_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_15_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_15_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_15_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_15_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_20_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_20_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_21_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_21_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_21_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_21_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_22_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_22_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_22_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_22_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_27_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_27_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_27_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_27_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_2_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_32_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_32_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_32_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_32_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_33_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_33_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_33_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_33_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_34_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_34_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_34_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_34_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_3_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_42_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_42_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_42_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_42_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_47_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_47_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_47_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_47_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_4_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_4_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_4_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_4_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_52_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_52_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_52_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_52_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_53_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_53_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_53_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_53_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_54_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_54_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_54_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_54_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_75_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_75_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_75_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_75_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_76_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_76_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_76_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_76_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_77_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_77_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_77_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_77_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_7_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_7_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_7_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_7_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_97_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_97_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_97_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_97_n_3 : STD_LOGIC;
  signal s_ine_o_reg_i_98_n_0 : STD_LOGIC;
  signal s_ine_o_reg_i_98_n_1 : STD_LOGIC;
  signal s_ine_o_reg_i_98_n_2 : STD_LOGIC;
  signal s_ine_o_reg_i_98_n_3 : STD_LOGIC;
  signal s_ine_o_reg_n_0 : STD_LOGIC;
  signal s_op2 : STD_LOGIC_VECTOR ( 39 downto 17 );
  signal \^s_opa_i_reg[5]\ : STD_LOGIC;
  signal s_rad_i : STD_LOGIC_VECTOR ( 51 downto 28 );
  signal s_sqr_o : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \s_sqr_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_sqr_o[11]_i_3_n_0\ : STD_LOGIC;
  signal \s_sqr_o[11]_i_4_n_0\ : STD_LOGIC;
  signal \s_sqr_o[11]_i_5_n_0\ : STD_LOGIC;
  signal \s_sqr_o[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_sqr_o[15]_i_3_n_0\ : STD_LOGIC;
  signal \s_sqr_o[15]_i_4_n_0\ : STD_LOGIC;
  signal \s_sqr_o[15]_i_5_n_0\ : STD_LOGIC;
  signal \s_sqr_o[19]_i_2_n_0\ : STD_LOGIC;
  signal \s_sqr_o[19]_i_3_n_0\ : STD_LOGIC;
  signal \s_sqr_o[19]_i_4_n_0\ : STD_LOGIC;
  signal \s_sqr_o[19]_i_5_n_0\ : STD_LOGIC;
  signal \s_sqr_o[23]_i_2_n_0\ : STD_LOGIC;
  signal \s_sqr_o[23]_i_3_n_0\ : STD_LOGIC;
  signal \s_sqr_o[23]_i_4_n_0\ : STD_LOGIC;
  signal \s_sqr_o[23]_i_5_n_0\ : STD_LOGIC;
  signal \s_sqr_o[24]_i_3_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_10_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_11_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_13_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_14_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_15_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_16_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_17_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_18_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_19_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_20_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_22_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_23_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_24_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_25_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_26_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_27_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_28_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_29_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_31_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_32_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_33_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_34_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_35_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_36_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_37_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_38_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_40_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_41_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_42_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_43_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_44_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_45_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_46_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_47_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_49_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_50_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_51_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_52_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_53_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_54_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_55_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_56_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_57_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_58_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_59_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_60_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_61_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_62_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_63_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_64_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_8_n_0\ : STD_LOGIC;
  signal \s_sqr_o[3]_i_9_n_0\ : STD_LOGIC;
  signal \s_sqr_o[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_sqr_o[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_sqr_o[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_sqr_o[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_sqr_o_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \s_sqr_o_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \s_sqr_o_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \s_sqr_o_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \s_sqr_o_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \s_sqr_o_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \s_sqr_o_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \s_sqr_o_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \s_sqr_o_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \s_sqr_o_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \s_sqr_o_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \s_sqr_o_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \s_sqr_o_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \s_sqr_o_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \s_sqr_o_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \s_sqr_o_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_12_n_1\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_12_n_2\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_12_n_3\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_21_n_0\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_21_n_1\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_21_n_2\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_21_n_3\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_30_n_0\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_30_n_1\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_30_n_2\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_30_n_3\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_39_n_0\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_39_n_1\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_39_n_2\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_39_n_3\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_48_n_0\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_48_n_1\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_48_n_2\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_48_n_3\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_6_n_2\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_7_n_1\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_7_n_2\ : STD_LOGIC;
  signal \s_sqr_o_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \s_sqr_o_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_sqr_o_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \s_sqr_o_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \s_sqr_o_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[16]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[17]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[18]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[19]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[20]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[21]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[22]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[23]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[24]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_sqr_o_reg_n_0_[9]\ : STD_LOGIC;
  signal \s_state_i_1__2_n_0\ : STD_LOGIC;
  signal s_state_reg_n_0 : STD_LOGIC;
  signal v_r1_2 : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \NLW_r0_2_reg[3]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r0_2_reg[3]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r0_2_reg[3]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r0_2_reg[3]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r0_2_reg[3]_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r0_2_reg[3]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r0_2_reg[3]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r0_2_reg[3]_i_53_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r0_2_reg[51]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r0_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r0_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r0_reg[23]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r1_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r1_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r1_reg[25]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r1_reg[25]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_s_ine_o_reg_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_ine_o_reg_i_15_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_ine_o_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_s_ine_o_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_ine_o_reg_i_20_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_s_ine_o_reg_i_20_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_ine_o_reg_i_22_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_ine_o_reg_i_27_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_ine_o_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_s_ine_o_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_ine_o_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_ine_o_reg_i_42_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_ine_o_reg_i_47_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_ine_o_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_sqr_o_reg[24]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_sqr_o_reg[24]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_s_sqr_o_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_sqr_o_reg[3]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_sqr_o_reg[3]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_sqr_o_reg[3]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_sqr_o_reg[3]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_sqr_o_reg[3]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_s_sqr_o_reg[3]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_sqr_o_reg[3]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \c[0]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \c[1]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \c[2]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \c[3]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \c[4]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \r0_2[11]_i_10\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \r0_2[11]_i_12\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \r0_2[11]_i_13\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \r0_2[11]_i_14\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \r0_2[11]_i_15\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \r0_2[11]_i_16\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \r0_2[15]_i_10\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \r0_2[15]_i_11\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \r0_2[15]_i_12\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \r0_2[15]_i_13\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \r0_2[15]_i_14\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \r0_2[19]_i_10\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \r0_2[19]_i_11\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \r0_2[19]_i_14\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \r0_2[19]_i_15\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \r0_2[23]_i_10\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \r0_2[23]_i_11\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \r0_2[23]_i_12\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \r0_2[23]_i_13\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \r0_2[23]_i_14\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \r0_2[27]_i_10\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \r0_2[27]_i_11\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \r0_2[27]_i_12\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \r0_2[27]_i_13\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \r0_2[27]_i_14\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \r0_2[27]_i_16\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \r0_2[31]_i_10\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \r0_2[31]_i_12\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \r0_2[31]_i_13\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \r0_2[31]_i_14\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \r0_2[31]_i_15\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \r0_2[35]_i_10\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \r0_2[35]_i_11\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \r0_2[35]_i_12\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \r0_2[39]_i_11\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \r0_2[39]_i_12\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \r0_2[39]_i_13\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \r0_2[39]_i_15\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \r0_2[3]_i_10\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \r0_2[3]_i_12\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \r0_2[43]_i_10\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \r0_2[43]_i_14\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \r0_2[43]_i_18\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \r0_2[43]_i_19\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \r0_2[47]_i_10\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \r0_2[47]_i_11\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \r0_2[47]_i_12\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \r0_2[47]_i_14\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \r0_2[47]_i_15\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \r0_2[47]_i_16\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \r0_2[47]_i_23\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \r0_2[51]_i_10\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \r0_2[51]_i_12\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \r0_2[51]_i_13\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \r0_2[51]_i_14\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \r0_2[51]_i_19\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \r0_2[51]_i_22\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \r0_2[51]_i_9\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \r0_2[7]_i_10\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \r0_2[7]_i_12\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \r0_2[7]_i_14\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \r0_2[7]_i_15\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \r0_2[7]_i_16\ : label is "soft_lutpair239";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \r0_2_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \r0_2_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r0_2_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r0_2_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r0_2_reg[19]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r0_2_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r0_2_reg[23]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r0_2_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r0_2_reg[27]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r0_2_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r0_2_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r0_2_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r0_2_reg[35]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r0_2_reg[35]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r0_2_reg[39]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r0_2_reg[39]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r0_2_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r0_2_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \r0_2_reg[3]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r0_2_reg[3]_i_17\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r0_2_reg[3]_i_26\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r0_2_reg[3]_i_35\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r0_2_reg[3]_i_44\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r0_2_reg[3]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r0_2_reg[3]_i_53\ : label is 11;
  attribute ADDER_THRESHOLD of \r0_2_reg[43]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r0_2_reg[43]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r0_2_reg[47]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r0_2_reg[47]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r0_2_reg[51]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r0_2_reg[51]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r0_2_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r0_2_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r0_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \r0_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \r0_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \r0_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \r0_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \r0_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \r0_reg[7]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \r1_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r1_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r1_reg[11]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r1_reg[11]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r1_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r1_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r1_reg[15]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r1_reg[15]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r1_reg[19]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r1_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r1_reg[19]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r1_reg[19]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r1_reg[23]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r1_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r1_reg[23]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r1_reg[23]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r1_reg[25]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r1_reg[25]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r1_reg[25]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r1_reg[25]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r1_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r1_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r1_reg[3]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r1_reg[3]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r1_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r1_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \r1_reg[7]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \r1_reg[7]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \s_count[0]_i_1__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \s_count[1]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \s_count[2]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \s_count[3]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \s_count[4]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \s_count[4]_i_3__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \s_exp_o[7]_i_5\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \s_exp_o[7]_i_6\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \s_exp_o[7]_i_7\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \s_exp_o[7]_i_8\ : label is "soft_lutpair246";
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_10 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_15 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_2 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of s_ine_o_reg_i_20 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_20 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of s_ine_o_reg_i_21 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_21 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_22 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_27 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_3 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of s_ine_o_reg_i_32 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_32 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of s_ine_o_reg_i_33 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_33 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of s_ine_o_reg_i_34 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_34 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_4 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_42 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_47 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of s_ine_o_reg_i_52 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_52 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of s_ine_o_reg_i_53 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_53 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of s_ine_o_reg_i_54 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_54 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_7 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of s_ine_o_reg_i_75 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_75 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of s_ine_o_reg_i_76 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_76 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of s_ine_o_reg_i_77 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_77 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of s_ine_o_reg_i_97 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_97 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of s_ine_o_reg_i_98 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of s_ine_o_reg_i_98 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \s_rad_i[28]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \s_rad_i[29]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \s_rad_i[30]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \s_rad_i[31]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \s_rad_i[32]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \s_rad_i[33]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \s_rad_i[34]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \s_rad_i[35]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \s_rad_i[36]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \s_rad_i[37]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \s_rad_i[38]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \s_rad_i[39]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \s_rad_i[40]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \s_rad_i[41]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \s_rad_i[42]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \s_rad_i[43]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \s_rad_i[44]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \s_rad_i[45]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \s_rad_i[46]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \s_rad_i[47]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \s_rad_i[48]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \s_rad_i[49]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \s_rad_i[50]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \s_rad_i[51]_i_1\ : label is "soft_lutpair263";
  attribute METHODOLOGY_DRC_VIOS of \s_sqr_o_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_sqr_o_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_sqr_o_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_sqr_o_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_sqr_o_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_sqr_o_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \s_sqr_o_reg[3]_i_12\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \s_sqr_o_reg[3]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \s_sqr_o_reg[3]_i_21\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \s_sqr_o_reg[3]_i_21\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \s_sqr_o_reg[3]_i_30\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \s_sqr_o_reg[3]_i_30\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \s_sqr_o_reg[3]_i_39\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \s_sqr_o_reg[3]_i_39\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \s_sqr_o_reg[3]_i_48\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \s_sqr_o_reg[3]_i_48\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \s_sqr_o_reg[3]_i_6\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \s_sqr_o_reg[3]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \s_sqr_o_reg[3]_i_7\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \s_sqr_o_reg[3]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_sqr_o_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \s_opa_i_reg[5]\ <= \^s_opa_i_reg[5]\;
\b_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => b(6),
      Q => p_0_in(8),
      R => s_start_i
    );
\b_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => b(8),
      Q => p_0_in(12),
      R => s_start_i
    );
\b_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => b(10),
      Q => p_0_in(16),
      R => s_start_i
    );
\b_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => b(12),
      Q => p_0_in(20),
      R => s_start_i
    );
\b_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => b(14),
      Q => p_0_in(24),
      R => s_start_i
    );
\b_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => b(2),
      Q => p_0_in(0),
      R => s_start_i
    );
\b_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => b(16),
      Q => p_0_in(28),
      R => s_start_i
    );
\b_2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => b(18),
      Q => p_0_in(32),
      R => s_start_i
    );
\b_2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => b(20),
      Q => p_0_in(36),
      R => s_start_i
    );
\b_2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => b(22),
      Q => p_0_in(40),
      R => s_start_i
    );
\b_2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => b(24),
      Q => p_0_in(44),
      R => s_start_i
    );
\b_2_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => '0',
      Q => p_0_in(48),
      S => s_start_i
    );
\b_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => b(4),
      Q => p_0_in(4),
      R => s_start_i
    );
\b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => p_0_in(0),
      Q => b(0),
      R => s_start_i
    );
\b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => p_0_in(20),
      Q => b(10),
      R => s_start_i
    );
\b_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => p_0_in(24),
      Q => b(12),
      R => s_start_i
    );
\b_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => p_0_in(28),
      Q => b(14),
      R => s_start_i
    );
\b_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => p_0_in(32),
      Q => b(16),
      R => s_start_i
    );
\b_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => p_0_in(36),
      Q => b(18),
      R => s_start_i
    );
\b_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => p_0_in(40),
      Q => b(20),
      R => s_start_i
    );
\b_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => p_0_in(44),
      Q => b(22),
      R => s_start_i
    );
\b_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => p_0_in(48),
      Q => b(24),
      R => s_start_i
    );
\b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => p_0_in(4),
      Q => b(2),
      R => s_start_i
    );
\b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => p_0_in(8),
      Q => b(4),
      R => s_start_i
    );
\b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => p_0_in(12),
      Q => b(6),
      R => s_start_i
    );
\b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => p_0_in(16),
      Q => b(8),
      R => s_start_i
    );
\c[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_reg(0),
      O => c0(0)
    );
\c[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => c_reg(1),
      I1 => c_reg(0),
      O => c0(1)
    );
\c[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => c_reg(1),
      I1 => c_reg(0),
      I2 => c_reg(2),
      O => c0(2)
    );
\c[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC9"
    )
        port map (
      I0 => c_reg(2),
      I1 => c_reg(3),
      I2 => c_reg(0),
      I3 => c_reg(1),
      O => c0(3)
    );
\c[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => c_reg(3),
      I1 => c_reg(2),
      I2 => c_reg(0),
      I3 => c_reg(1),
      I4 => c_reg(4),
      O => c0(4)
    );
\c_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => c0(0),
      Q => c_reg(0),
      R => s_start_i
    );
\c_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => c0(1),
      Q => c_reg(1),
      S => s_start_i
    );
\c_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => c0(2),
      Q => c_reg(2),
      R => s_start_i
    );
\c_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => c0(3),
      Q => c_reg(3),
      S => s_start_i
    );
\c_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => c0(4),
      Q => c_reg(4),
      S => s_start_i
    );
ine_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_ine_o_reg_n_0,
      Q => ine_o,
      R => '0'
    );
\r0[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b(2),
      I1 => gtOp,
      I2 => r0_reg(2),
      O => \r0[0]_i_2_n_0\
    );
\r0[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(0),
      I1 => gtOp,
      I2 => r0_reg(1),
      O => \r0[0]_i_3_n_0\
    );
\r0[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b(0),
      I1 => gtOp,
      I2 => r0_reg(0),
      O => \r0[0]_i_4_n_0\
    );
\r0[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b(14),
      I1 => gtOp,
      I2 => r0_reg(14),
      O => \r0[11]_i_2_n_0\
    );
\r0[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(24),
      I1 => gtOp,
      I2 => r0_reg(13),
      O => \r0[11]_i_3_n_0\
    );
\r0[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b(12),
      I1 => gtOp,
      I2 => r0_reg(12),
      O => \r0[11]_i_4_n_0\
    );
\r0[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(20),
      I1 => gtOp,
      I2 => r0_reg(11),
      O => \r0[11]_i_5_n_0\
    );
\r0[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b(18),
      I1 => gtOp,
      I2 => r0_reg(18),
      O => \r0[15]_i_2_n_0\
    );
\r0[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(32),
      I1 => gtOp,
      I2 => r0_reg(17),
      O => \r0[15]_i_3_n_0\
    );
\r0[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b(16),
      I1 => gtOp,
      I2 => r0_reg(16),
      O => \r0[15]_i_4_n_0\
    );
\r0[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(28),
      I1 => gtOp,
      I2 => r0_reg(15),
      O => \r0[15]_i_5_n_0\
    );
\r0[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b(22),
      I1 => gtOp,
      I2 => r0_reg(22),
      O => \r0[19]_i_2_n_0\
    );
\r0[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(40),
      I1 => gtOp,
      I2 => r0_reg(21),
      O => \r0[19]_i_3_n_0\
    );
\r0[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b(20),
      I1 => gtOp,
      I2 => r0_reg(20),
      O => \r0[19]_i_4_n_0\
    );
\r0[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(36),
      I1 => gtOp,
      I2 => r0_reg(19),
      O => \r0[19]_i_5_n_0\
    );
\r0[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => gtOp,
      I1 => r0_reg(25),
      I2 => p_0_in(48),
      O => \r0[23]_i_2_n_0\
    );
\r0[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b(24),
      I1 => gtOp,
      I2 => r0_reg(24),
      O => \r0[23]_i_3_n_0\
    );
\r0[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(44),
      I1 => gtOp,
      I2 => r0_reg(23),
      O => \r0[23]_i_4_n_0\
    );
\r0[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b(6),
      I1 => gtOp,
      I2 => r0_reg(6),
      O => \r0[3]_i_2_n_0\
    );
\r0[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(8),
      I1 => gtOp,
      I2 => r0_reg(5),
      O => \r0[3]_i_3_n_0\
    );
\r0[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b(4),
      I1 => gtOp,
      I2 => r0_reg(4),
      O => \r0[3]_i_4_n_0\
    );
\r0[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(4),
      I1 => gtOp,
      I2 => r0_reg(3),
      O => \r0[3]_i_5_n_0\
    );
\r0[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b(10),
      I1 => gtOp,
      I2 => r0_reg(10),
      O => \r0[7]_i_2_n_0\
    );
\r0[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(16),
      I1 => gtOp,
      I2 => r0_reg(9),
      O => \r0[7]_i_3_n_0\
    );
\r0[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b(8),
      I1 => gtOp,
      I2 => r0_reg(8),
      O => \r0[7]_i_4_n_0\
    );
\r0[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(12),
      I1 => gtOp,
      I2 => r0_reg(7),
      O => \r0[7]_i_5_n_0\
    );
\r0_2[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => c_reg(4),
      I1 => \r0_2[27]_i_14_n_0\,
      I2 => gtOp,
      O => \r0_2[11]_i_10_n_0\
    );
\r0_2[11]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0033F0AA"
    )
        port map (
      I0 => \r0_2[31]_i_17_n_0\,
      I1 => \r0_2[11]_i_16_n_0\,
      I2 => \r0_2[11]_i_17_n_0\,
      I3 => c_reg(2),
      I4 => c_reg(3),
      O => \r0_2[11]_i_11_n_0\
    );
\r0_2[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => c_reg(4),
      I1 => \r0_2[27]_i_15_n_0\,
      I2 => gtOp,
      O => \r0_2[11]_i_12_n_0\
    );
\r0_2[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \r0_2[7]_i_13_n_0\,
      I1 => c_reg(2),
      I2 => \r0_2[15]_i_15_n_0\,
      O => \r0_2[11]_i_13_n_0\
    );
\r0_2[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => c_reg(4),
      I1 => \r0_2[15]_i_12_n_0\,
      I2 => gtOp,
      O => \r0_2[11]_i_14_n_0\
    );
\r0_2[11]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => c_reg(4),
      I1 => \r0_2[11]_i_11_n_0\,
      I2 => gtOp,
      O => \r0_2[11]_i_15_n_0\
    );
\r0_2[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => c_reg(1),
      I1 => r0_reg(1),
      I2 => c_reg(0),
      I3 => r0_reg(0),
      O => \r0_2[11]_i_16_n_0\
    );
\r0_2[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(4),
      I1 => r0_reg(2),
      I2 => r0_reg(5),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(3),
      O => \r0_2[11]_i_17_n_0\
    );
\r0_2[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[11]_i_10_n_0\,
      I1 => p_0_in(8),
      I2 => r0_2(10),
      O => \r0_2[11]_i_2_n_0\
    );
\r0_2[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8828"
    )
        port map (
      I0 => r0_2(9),
      I1 => gtOp,
      I2 => \r0_2[11]_i_11_n_0\,
      I3 => c_reg(4),
      O => \r0_2[11]_i_3_n_0\
    );
\r0_2[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[11]_i_12_n_0\,
      I1 => b(4),
      I2 => r0_2(8),
      O => \r0_2[11]_i_4_n_0\
    );
\r0_2[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A082A0"
    )
        port map (
      I0 => r0_2(7),
      I1 => c_reg(4),
      I2 => gtOp,
      I3 => \r0_2[11]_i_13_n_0\,
      I4 => c_reg(3),
      O => \r0_2[11]_i_5_n_0\
    );
\r0_2[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(10),
      I1 => p_0_in(8),
      I2 => \r0_2[11]_i_10_n_0\,
      I3 => r0_2(11),
      I4 => \r0_2[11]_i_14_n_0\,
      O => \r0_2[11]_i_6_n_0\
    );
\r0_2[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r0_2[11]_i_3_n_0\,
      I1 => p_0_in(8),
      I2 => r0_2(10),
      I3 => \r0_2[11]_i_10_n_0\,
      O => \r0_2[11]_i_7_n_0\
    );
\r0_2[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(8),
      I1 => b(4),
      I2 => \r0_2[11]_i_12_n_0\,
      I3 => r0_2(9),
      I4 => \r0_2[11]_i_15_n_0\,
      O => \r0_2[11]_i_8_n_0\
    );
\r0_2[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r0_2[11]_i_5_n_0\,
      I1 => b(4),
      I2 => r0_2(8),
      I3 => \r0_2[11]_i_12_n_0\,
      O => \r0_2[11]_i_9_n_0\
    );
\r0_2[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => c_reg(4),
      I1 => \r0_2[31]_i_16_n_0\,
      I2 => gtOp,
      O => \r0_2[15]_i_10_n_0\
    );
\r0_2[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => c_reg(4),
      I1 => \r0_2[31]_i_18_n_0\,
      I2 => gtOp,
      O => \r0_2[15]_i_11_n_0\
    );
\r0_2[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \r0_2[35]_i_17_n_0\,
      I1 => \r0_2[7]_i_13_n_0\,
      I2 => \r0_2[15]_i_15_n_0\,
      I3 => c_reg(2),
      I4 => c_reg(3),
      O => \r0_2[15]_i_12_n_0\
    );
\r0_2[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => c_reg(4),
      I1 => \r0_2[35]_i_13_n_0\,
      I2 => gtOp,
      O => \r0_2[15]_i_13_n_0\
    );
\r0_2[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => c_reg(4),
      I1 => \r0_2[31]_i_11_n_0\,
      I2 => gtOp,
      O => \r0_2[15]_i_14_n_0\
    );
\r0_2[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(6),
      I1 => r0_reg(4),
      I2 => r0_reg(7),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(5),
      O => \r0_2[15]_i_15_n_0\
    );
\r0_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[15]_i_10_n_0\,
      I1 => p_0_in(12),
      I2 => r0_2(14),
      O => \r0_2[15]_i_2_n_0\
    );
\r0_2[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8828"
    )
        port map (
      I0 => r0_2(13),
      I1 => gtOp,
      I2 => \r0_2[31]_i_11_n_0\,
      I3 => c_reg(4),
      O => \r0_2[15]_i_3_n_0\
    );
\r0_2[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[15]_i_11_n_0\,
      I1 => b(6),
      I2 => r0_2(12),
      O => \r0_2[15]_i_4_n_0\
    );
\r0_2[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8828"
    )
        port map (
      I0 => r0_2(11),
      I1 => gtOp,
      I2 => \r0_2[15]_i_12_n_0\,
      I3 => c_reg(4),
      O => \r0_2[15]_i_5_n_0\
    );
\r0_2[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(14),
      I1 => p_0_in(12),
      I2 => \r0_2[15]_i_10_n_0\,
      I3 => r0_2(15),
      I4 => \r0_2[15]_i_13_n_0\,
      O => \r0_2[15]_i_6_n_0\
    );
\r0_2[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r0_2[15]_i_3_n_0\,
      I1 => p_0_in(12),
      I2 => r0_2(14),
      I3 => \r0_2[15]_i_10_n_0\,
      O => \r0_2[15]_i_7_n_0\
    );
\r0_2[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(12),
      I1 => b(6),
      I2 => \r0_2[15]_i_11_n_0\,
      I3 => r0_2(13),
      I4 => \r0_2[15]_i_14_n_0\,
      O => \r0_2[15]_i_8_n_0\
    );
\r0_2[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r0_2[15]_i_5_n_0\,
      I1 => b(6),
      I2 => r0_2(12),
      I3 => \r0_2[15]_i_11_n_0\,
      O => \r0_2[15]_i_9_n_0\
    );
\r0_2[19]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"87B4"
    )
        port map (
      I0 => \r0_2[19]_i_13_n_0\,
      I1 => c_reg(4),
      I2 => gtOp,
      I3 => \r0_2[35]_i_14_n_0\,
      O => \r0_2[19]_i_10_n_0\
    );
\r0_2[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \r0_2[3]_i_11_n_0\,
      I1 => c_reg(4),
      I2 => \r0_2[35]_i_15_n_0\,
      O => s_op2(17)
    );
\r0_2[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A6A6A6A6A656A6"
    )
        port map (
      I0 => gtOp,
      I1 => \r0_2[35]_i_16_n_0\,
      I2 => c_reg(4),
      I3 => r0_reg(0),
      I4 => \r0_2[19]_i_14_n_0\,
      I5 => \r0_2[19]_i_15_n_0\,
      O => \r0_2[19]_i_12_n_0\
    );
\r0_2[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEEFEEBFBEFFF"
    )
        port map (
      I0 => \r0_2[19]_i_14_n_0\,
      I1 => c_reg(1),
      I2 => c_reg(0),
      I3 => r0_reg(1),
      I4 => r0_reg(0),
      I5 => r0_reg(2),
      O => \r0_2[19]_i_13_n_0\
    );
\r0_2[19]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => c_reg(3),
      I1 => c_reg(2),
      O => \r0_2[19]_i_14_n_0\
    );
\r0_2[19]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => c_reg(0),
      I1 => c_reg(1),
      O => \r0_2[19]_i_15_n_0\
    );
\r0_2[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[19]_i_10_n_0\,
      I1 => p_0_in(16),
      I2 => r0_2(18),
      O => \r0_2[19]_i_2_n_0\
    );
\r0_2[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => gtOp,
      I1 => s_op2(17),
      I2 => r0_2(17),
      O => \r0_2[19]_i_3_n_0\
    );
\r0_2[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[19]_i_12_n_0\,
      I1 => b(8),
      I2 => r0_2(16),
      O => \r0_2[19]_i_4_n_0\
    );
\r0_2[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8828"
    )
        port map (
      I0 => r0_2(15),
      I1 => gtOp,
      I2 => \r0_2[35]_i_13_n_0\,
      I3 => c_reg(4),
      O => \r0_2[19]_i_5_n_0\
    );
\r0_2[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => r0_2(18),
      I1 => p_0_in(16),
      I2 => \r0_2[19]_i_10_n_0\,
      I3 => gtOp,
      I4 => s_op2(19),
      I5 => r0_2(19),
      O => \r0_2[19]_i_6_n_0\
    );
\r0_2[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D72828D728D7D728"
    )
        port map (
      I0 => r0_2(17),
      I1 => s_op2(17),
      I2 => gtOp,
      I3 => p_0_in(16),
      I4 => r0_2(18),
      I5 => \r0_2[19]_i_10_n_0\,
      O => \r0_2[19]_i_7_n_0\
    );
\r0_2[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => r0_2(16),
      I1 => b(8),
      I2 => \r0_2[19]_i_12_n_0\,
      I3 => gtOp,
      I4 => s_op2(17),
      I5 => r0_2(17),
      O => \r0_2[19]_i_8_n_0\
    );
\r0_2[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r0_2[19]_i_5_n_0\,
      I1 => b(8),
      I2 => r0_2(16),
      I3 => \r0_2[19]_i_12_n_0\,
      O => \r0_2[19]_i_9_n_0\
    );
\r0_2[23]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B04FBF40"
    )
        port map (
      I0 => c_reg(3),
      I1 => \r0_2[23]_i_14_n_0\,
      I2 => c_reg(4),
      I3 => gtOp,
      I4 => \r0_2[39]_i_14_n_0\,
      O => \r0_2[23]_i_10_n_0\
    );
\r0_2[23]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D02FDF20"
    )
        port map (
      I0 => \r0_2[7]_i_11_n_0\,
      I1 => c_reg(3),
      I2 => c_reg(4),
      I3 => gtOp,
      I4 => \r0_2[39]_i_16_n_0\,
      O => \r0_2[23]_i_11_n_0\
    );
\r0_2[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"87B4"
    )
        port map (
      I0 => \r0_2[23]_i_15_n_0\,
      I1 => c_reg(4),
      I2 => gtOp,
      I3 => \r0_2[39]_i_17_n_0\,
      O => \r0_2[23]_i_12_n_0\
    );
\r0_2[23]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \r0_2[7]_i_13_n_0\,
      I1 => c_reg(3),
      I2 => c_reg(2),
      I3 => c_reg(4),
      I4 => \r0_2[39]_i_19_n_0\,
      O => s_op2(19)
    );
\r0_2[23]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \r0_2[27]_i_16_n_0\,
      I1 => c_reg(2),
      I2 => \r0_2[35]_i_18_n_0\,
      O => \r0_2[23]_i_14_n_0\
    );
\r0_2[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBABFB"
    )
        port map (
      I0 => c_reg(3),
      I1 => \r0_2[35]_i_19_n_0\,
      I2 => c_reg(2),
      I3 => r0_reg(0),
      I4 => c_reg(1),
      I5 => c_reg(0),
      O => \r0_2[23]_i_15_n_0\
    );
\r0_2[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[23]_i_10_n_0\,
      I1 => p_0_in(20),
      I2 => r0_2(22),
      O => \r0_2[23]_i_2_n_0\
    );
\r0_2[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r0_2(21),
      I1 => \r0_2[23]_i_11_n_0\,
      O => \r0_2[23]_i_3_n_0\
    );
\r0_2[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[23]_i_12_n_0\,
      I1 => b(10),
      I2 => r0_2(20),
      O => \r0_2[23]_i_4_n_0\
    );
\r0_2[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => gtOp,
      I1 => s_op2(19),
      I2 => r0_2(19),
      O => \r0_2[23]_i_5_n_0\
    );
\r0_2[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(22),
      I1 => p_0_in(20),
      I2 => \r0_2[23]_i_10_n_0\,
      I3 => r0_2(23),
      I4 => \r0_2[27]_i_13_n_0\,
      O => \r0_2[23]_i_6_n_0\
    );
\r0_2[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => r0_2(21),
      I1 => \r0_2[23]_i_11_n_0\,
      I2 => p_0_in(20),
      I3 => r0_2(22),
      I4 => \r0_2[23]_i_10_n_0\,
      O => \r0_2[23]_i_7_n_0\
    );
\r0_2[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(20),
      I1 => b(10),
      I2 => \r0_2[23]_i_12_n_0\,
      I3 => r0_2(21),
      I4 => \r0_2[23]_i_11_n_0\,
      O => \r0_2[23]_i_8_n_0\
    );
\r0_2[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D72828D728D7D728"
    )
        port map (
      I0 => r0_2(19),
      I1 => s_op2(19),
      I2 => gtOp,
      I3 => b(10),
      I4 => r0_2(20),
      I5 => \r0_2[23]_i_12_n_0\,
      O => \r0_2[23]_i_9_n_0\
    );
\r0_2[27]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => \r0_2[27]_i_14_n_0\,
      I1 => c_reg(4),
      I2 => gtOp,
      I3 => \r0_2[43]_i_16_n_0\,
      O => \r0_2[27]_i_10_n_0\
    );
\r0_2[27]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => \r0_2[11]_i_11_n_0\,
      I1 => c_reg(4),
      I2 => gtOp,
      I3 => \r0_2[43]_i_11_n_0\,
      O => \r0_2[27]_i_11_n_0\
    );
\r0_2[27]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => \r0_2[27]_i_15_n_0\,
      I1 => c_reg(4),
      I2 => gtOp,
      I3 => \r0_2[43]_i_20_n_0\,
      O => \r0_2[27]_i_12_n_0\
    );
\r0_2[27]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B04FBF40"
    )
        port map (
      I0 => c_reg(3),
      I1 => \r0_2[11]_i_13_n_0\,
      I2 => c_reg(4),
      I3 => gtOp,
      I4 => \r0_2[43]_i_21_n_0\,
      O => \r0_2[27]_i_13_n_0\
    );
\r0_2[27]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \r0_2[39]_i_20_n_0\,
      I1 => \r0_2[27]_i_16_n_0\,
      I2 => \r0_2[35]_i_18_n_0\,
      I3 => c_reg(2),
      I4 => c_reg(3),
      O => \r0_2[27]_i_14_n_0\
    );
\r0_2[27]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003030FF00AAAA"
    )
        port map (
      I0 => \r0_2[39]_i_21_n_0\,
      I1 => \r0_2[19]_i_15_n_0\,
      I2 => r0_reg(0),
      I3 => \r0_2[35]_i_19_n_0\,
      I4 => c_reg(2),
      I5 => c_reg(3),
      O => \r0_2[27]_i_15_n_0\
    );
\r0_2[27]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => r0_reg(2),
      I1 => r0_reg(0),
      I2 => r0_reg(1),
      I3 => c_reg(0),
      I4 => c_reg(1),
      O => \r0_2[27]_i_16_n_0\
    );
\r0_2[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[27]_i_10_n_0\,
      I1 => p_0_in(24),
      I2 => r0_2(26),
      O => \r0_2[27]_i_2_n_0\
    );
\r0_2[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r0_2(25),
      I1 => \r0_2[27]_i_11_n_0\,
      O => \r0_2[27]_i_3_n_0\
    );
\r0_2[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[27]_i_12_n_0\,
      I1 => b(12),
      I2 => r0_2(24),
      O => \r0_2[27]_i_4_n_0\
    );
\r0_2[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r0_2(23),
      I1 => \r0_2[27]_i_13_n_0\,
      O => \r0_2[27]_i_5_n_0\
    );
\r0_2[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(26),
      I1 => p_0_in(24),
      I2 => \r0_2[27]_i_10_n_0\,
      I3 => r0_2(27),
      I4 => \r0_2[31]_i_13_n_0\,
      O => \r0_2[27]_i_6_n_0\
    );
\r0_2[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => r0_2(25),
      I1 => \r0_2[27]_i_11_n_0\,
      I2 => p_0_in(24),
      I3 => r0_2(26),
      I4 => \r0_2[27]_i_10_n_0\,
      O => \r0_2[27]_i_7_n_0\
    );
\r0_2[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(24),
      I1 => b(12),
      I2 => \r0_2[27]_i_12_n_0\,
      I3 => r0_2(25),
      I4 => \r0_2[27]_i_11_n_0\,
      O => \r0_2[27]_i_8_n_0\
    );
\r0_2[27]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => r0_2(23),
      I1 => \r0_2[27]_i_13_n_0\,
      I2 => b(12),
      I3 => r0_2(24),
      I4 => \r0_2[27]_i_12_n_0\,
      O => \r0_2[27]_i_9_n_0\
    );
\r0_2[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => \r0_2[31]_i_16_n_0\,
      I1 => c_reg(4),
      I2 => gtOp,
      I3 => \r0_2[47]_i_16_n_0\,
      O => \r0_2[31]_i_10_n_0\
    );
\r0_2[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \r0_2[43]_i_17_n_0\,
      I1 => c_reg(2),
      I2 => \r0_2[31]_i_17_n_0\,
      I3 => c_reg(3),
      I4 => \r0_2[7]_i_11_n_0\,
      O => \r0_2[31]_i_11_n_0\
    );
\r0_2[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => \r0_2[31]_i_18_n_0\,
      I1 => c_reg(4),
      I2 => gtOp,
      I3 => \r0_2[47]_i_18_n_0\,
      O => \r0_2[31]_i_12_n_0\
    );
\r0_2[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => \r0_2[15]_i_12_n_0\,
      I1 => c_reg(4),
      I2 => gtOp,
      I3 => \r0_2[47]_i_13_n_0\,
      O => \r0_2[31]_i_13_n_0\
    );
\r0_2[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => \r0_2[35]_i_13_n_0\,
      I1 => c_reg(4),
      I2 => gtOp,
      I3 => \r0_2[51]_i_11_n_0\,
      O => \r0_2[31]_i_14_n_0\
    );
\r0_2[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => \r0_2[31]_i_11_n_0\,
      I1 => c_reg(4),
      I2 => gtOp,
      I3 => \r0_2[47]_i_11_n_0\,
      O => \r0_2[31]_i_15_n_0\
    );
\r0_2[31]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \r0_2[43]_i_22_n_0\,
      I1 => c_reg(2),
      I2 => \r0_2[39]_i_20_n_0\,
      I3 => c_reg(3),
      I4 => \r0_2[23]_i_14_n_0\,
      O => \r0_2[31]_i_16_n_0\
    );
\r0_2[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(8),
      I1 => r0_reg(6),
      I2 => r0_reg(9),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(7),
      O => \r0_2[31]_i_17_n_0\
    );
\r0_2[31]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \r0_2[43]_i_23_n_0\,
      I1 => c_reg(2),
      I2 => \r0_2[39]_i_21_n_0\,
      I3 => c_reg(3),
      I4 => \r0_2[7]_i_16_n_0\,
      O => \r0_2[31]_i_18_n_0\
    );
\r0_2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[31]_i_10_n_0\,
      I1 => p_0_in(28),
      I2 => r0_2(30),
      O => \r0_2[31]_i_2_n_0\
    );
\r0_2[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A28A028"
    )
        port map (
      I0 => r0_2(29),
      I1 => \r0_2[47]_i_11_n_0\,
      I2 => gtOp,
      I3 => c_reg(4),
      I4 => \r0_2[31]_i_11_n_0\,
      O => \r0_2[31]_i_3_n_0\
    );
\r0_2[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[31]_i_12_n_0\,
      I1 => b(14),
      I2 => r0_2(28),
      O => \r0_2[31]_i_4_n_0\
    );
\r0_2[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r0_2(27),
      I1 => \r0_2[31]_i_13_n_0\,
      O => \r0_2[31]_i_5_n_0\
    );
\r0_2[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(30),
      I1 => p_0_in(28),
      I2 => \r0_2[31]_i_10_n_0\,
      I3 => r0_2(31),
      I4 => \r0_2[31]_i_14_n_0\,
      O => \r0_2[31]_i_6_n_0\
    );
\r0_2[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r0_2[31]_i_3_n_0\,
      I1 => p_0_in(28),
      I2 => r0_2(30),
      I3 => \r0_2[31]_i_10_n_0\,
      O => \r0_2[31]_i_7_n_0\
    );
\r0_2[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(28),
      I1 => b(14),
      I2 => \r0_2[31]_i_12_n_0\,
      I3 => r0_2(29),
      I4 => \r0_2[31]_i_15_n_0\,
      O => \r0_2[31]_i_8_n_0\
    );
\r0_2[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => r0_2(27),
      I1 => \r0_2[31]_i_13_n_0\,
      I2 => b(14),
      I3 => r0_2(28),
      I4 => \r0_2[31]_i_12_n_0\,
      O => \r0_2[31]_i_9_n_0\
    );
\r0_2[35]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"784B"
    )
        port map (
      I0 => \r0_2[35]_i_14_n_0\,
      I1 => c_reg(4),
      I2 => gtOp,
      I3 => \r0_2[51]_i_22_n_0\,
      O => \r0_2[35]_i_10_n_0\
    );
\r0_2[35]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"784B"
    )
        port map (
      I0 => \r0_2[35]_i_15_n_0\,
      I1 => c_reg(4),
      I2 => gtOp,
      I3 => \r0_2[51]_i_9_n_0\,
      O => \r0_2[35]_i_11_n_0\
    );
\r0_2[35]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => \r0_2[35]_i_16_n_0\,
      I1 => c_reg(4),
      I2 => gtOp,
      I3 => \r0_2[51]_i_17_n_0\,
      O => \r0_2[35]_i_12_n_0\
    );
\r0_2[35]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \r0_2[47]_i_20_n_0\,
      I1 => c_reg(2),
      I2 => \r0_2[35]_i_17_n_0\,
      I3 => c_reg(3),
      I4 => \r0_2[11]_i_13_n_0\,
      O => \r0_2[35]_i_13_n_0\
    );
\r0_2[35]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \r0_2[43]_i_22_n_0\,
      I1 => \r0_2[35]_i_18_n_0\,
      I2 => \r0_2[47]_i_21_n_0\,
      I3 => c_reg(2),
      I4 => c_reg(3),
      I5 => \r0_2[39]_i_20_n_0\,
      O => \r0_2[35]_i_14_n_0\
    );
\r0_2[35]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \r0_2[43]_i_17_n_0\,
      I1 => \r0_2[11]_i_17_n_0\,
      I2 => \r0_2[47]_i_17_n_0\,
      I3 => c_reg(2),
      I4 => c_reg(3),
      I5 => \r0_2[31]_i_17_n_0\,
      O => \r0_2[35]_i_15_n_0\
    );
\r0_2[35]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \r0_2[43]_i_23_n_0\,
      I1 => \r0_2[35]_i_19_n_0\,
      I2 => \r0_2[47]_i_22_n_0\,
      I3 => c_reg(2),
      I4 => c_reg(3),
      I5 => \r0_2[39]_i_21_n_0\,
      O => \r0_2[35]_i_16_n_0\
    );
\r0_2[35]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(10),
      I1 => r0_reg(8),
      I2 => r0_reg(11),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(9),
      O => \r0_2[35]_i_17_n_0\
    );
\r0_2[35]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(5),
      I1 => r0_reg(3),
      I2 => r0_reg(6),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(4),
      O => \r0_2[35]_i_18_n_0\
    );
\r0_2[35]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(3),
      I1 => r0_reg(1),
      I2 => r0_reg(4),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(2),
      O => \r0_2[35]_i_19_n_0\
    );
\r0_2[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[35]_i_10_n_0\,
      I1 => p_0_in(32),
      I2 => r0_2(34),
      O => \r0_2[35]_i_2_n_0\
    );
\r0_2[35]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r0_2(33),
      I1 => \r0_2[35]_i_11_n_0\,
      O => \r0_2[35]_i_3_n_0\
    );
\r0_2[35]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[35]_i_12_n_0\,
      I1 => b(16),
      I2 => r0_2(32),
      O => \r0_2[35]_i_4_n_0\
    );
\r0_2[35]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A28A028"
    )
        port map (
      I0 => r0_2(31),
      I1 => \r0_2[51]_i_11_n_0\,
      I2 => gtOp,
      I3 => c_reg(4),
      I4 => \r0_2[35]_i_13_n_0\,
      O => \r0_2[35]_i_5_n_0\
    );
\r0_2[35]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(34),
      I1 => p_0_in(32),
      I2 => \r0_2[35]_i_10_n_0\,
      I3 => r0_2(35),
      I4 => \r0_2[39]_i_13_n_0\,
      O => \r0_2[35]_i_6_n_0\
    );
\r0_2[35]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => r0_2(33),
      I1 => \r0_2[35]_i_11_n_0\,
      I2 => p_0_in(32),
      I3 => r0_2(34),
      I4 => \r0_2[35]_i_10_n_0\,
      O => \r0_2[35]_i_7_n_0\
    );
\r0_2[35]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(32),
      I1 => b(16),
      I2 => \r0_2[35]_i_12_n_0\,
      I3 => r0_2(33),
      I4 => \r0_2[35]_i_11_n_0\,
      O => \r0_2[35]_i_8_n_0\
    );
\r0_2[35]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r0_2[35]_i_5_n_0\,
      I1 => b(16),
      I2 => r0_2(32),
      I3 => \r0_2[35]_i_12_n_0\,
      O => \r0_2[35]_i_9_n_0\
    );
\r0_2[39]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B78787878787878"
    )
        port map (
      I0 => \r0_2[39]_i_14_n_0\,
      I1 => c_reg(4),
      I2 => gtOp,
      I3 => \r0_2[39]_i_15_n_0\,
      I4 => c_reg(3),
      I5 => c_reg(2),
      O => \r0_2[39]_i_10_n_0\
    );
\r0_2[39]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => \r0_2[39]_i_16_n_0\,
      I1 => \r0_2[51]_i_15_n_0\,
      I2 => c_reg(2),
      I3 => c_reg(3),
      I4 => c_reg(4),
      O => s_op2(37)
    );
\r0_2[39]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => gtOp,
      I1 => \r0_2[39]_i_17_n_0\,
      I2 => c_reg(4),
      I3 => \r0_2[39]_i_18_n_0\,
      O => \r0_2[39]_i_12_n_0\
    );
\r0_2[39]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"784B"
    )
        port map (
      I0 => \r0_2[39]_i_19_n_0\,
      I1 => c_reg(4),
      I2 => gtOp,
      I3 => \r0_2[51]_i_21_n_0\,
      O => \r0_2[39]_i_13_n_0\
    );
\r0_2[39]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \r0_2[47]_i_21_n_0\,
      I1 => \r0_2[39]_i_20_n_0\,
      I2 => \r0_2[51]_i_25_n_0\,
      I3 => c_reg(2),
      I4 => c_reg(3),
      I5 => \r0_2[43]_i_22_n_0\,
      O => \r0_2[39]_i_14_n_0\
    );
\r0_2[39]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACC00"
    )
        port map (
      I0 => r0_reg(24),
      I1 => r0_reg(25),
      I2 => r0_reg(23),
      I3 => c_reg(0),
      I4 => c_reg(1),
      O => \r0_2[39]_i_15_n_0\
    );
\r0_2[39]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \r0_2[47]_i_17_n_0\,
      I1 => \r0_2[31]_i_17_n_0\,
      I2 => \r0_2[51]_i_16_n_0\,
      I3 => c_reg(2),
      I4 => c_reg(3),
      I5 => \r0_2[43]_i_17_n_0\,
      O => \r0_2[39]_i_16_n_0\
    );
\r0_2[39]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \r0_2[47]_i_22_n_0\,
      I1 => \r0_2[39]_i_21_n_0\,
      I2 => \r0_2[51]_i_24_n_0\,
      I3 => c_reg(2),
      I4 => c_reg(3),
      I5 => \r0_2[43]_i_23_n_0\,
      O => \r0_2[39]_i_17_n_0\
    );
\r0_2[39]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAC00000"
    )
        port map (
      I0 => \r0_2[51]_i_23_n_0\,
      I1 => \r0_2[43]_i_19_n_0\,
      I2 => r0_reg(25),
      I3 => c_reg(2),
      I4 => c_reg(3),
      I5 => c_reg(4),
      O => \r0_2[39]_i_18_n_0\
    );
\r0_2[39]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \r0_2[47]_i_20_n_0\,
      I1 => \r0_2[15]_i_15_n_0\,
      I2 => \r0_2[51]_i_20_n_0\,
      I3 => c_reg(2),
      I4 => c_reg(3),
      I5 => \r0_2[35]_i_17_n_0\,
      O => \r0_2[39]_i_19_n_0\
    );
\r0_2[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[39]_i_10_n_0\,
      I1 => p_0_in(36),
      I2 => r0_2(38),
      O => \r0_2[39]_i_2_n_0\
    );
\r0_2[39]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(9),
      I1 => r0_reg(7),
      I2 => r0_reg(10),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(8),
      O => \r0_2[39]_i_20_n_0\
    );
\r0_2[39]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(7),
      I1 => r0_reg(5),
      I2 => r0_reg(8),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(6),
      O => \r0_2[39]_i_21_n_0\
    );
\r0_2[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => gtOp,
      I1 => s_op2(37),
      I2 => r0_2(37),
      O => \r0_2[39]_i_3_n_0\
    );
\r0_2[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[39]_i_12_n_0\,
      I1 => b(18),
      I2 => r0_2(36),
      O => \r0_2[39]_i_4_n_0\
    );
\r0_2[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r0_2(35),
      I1 => \r0_2[39]_i_13_n_0\,
      O => \r0_2[39]_i_5_n_0\
    );
\r0_2[39]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => r0_2(38),
      I1 => p_0_in(36),
      I2 => \r0_2[39]_i_10_n_0\,
      I3 => gtOp,
      I4 => r0_2(39),
      I5 => s_op2(39),
      O => \r0_2[39]_i_6_n_0\
    );
\r0_2[39]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D72828D728D7D728"
    )
        port map (
      I0 => r0_2(37),
      I1 => s_op2(37),
      I2 => gtOp,
      I3 => p_0_in(36),
      I4 => r0_2(38),
      I5 => \r0_2[39]_i_10_n_0\,
      O => \r0_2[39]_i_7_n_0\
    );
\r0_2[39]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => r0_2(36),
      I1 => b(18),
      I2 => \r0_2[39]_i_12_n_0\,
      I3 => gtOp,
      I4 => r0_2(37),
      I5 => s_op2(37),
      O => \r0_2[39]_i_8_n_0\
    );
\r0_2[39]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => r0_2(35),
      I1 => \r0_2[39]_i_13_n_0\,
      I2 => b(18),
      I3 => r0_2(36),
      I4 => \r0_2[39]_i_12_n_0\,
      O => \r0_2[39]_i_9_n_0\
    );
\r0_2[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => c_reg(4),
      I1 => gtOp,
      I2 => \r0_2[19]_i_13_n_0\,
      O => \r0_2[3]_i_10_n_0\
    );
\r0_2[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF47"
    )
        port map (
      I0 => r0_reg(0),
      I1 => c_reg(0),
      I2 => r0_reg(1),
      I3 => c_reg(1),
      I4 => c_reg(2),
      I5 => c_reg(3),
      O => \r0_2[3]_i_11_n_0\
    );
\r0_2[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => c_reg(1),
      I1 => c_reg(0),
      I2 => c_reg(2),
      I3 => c_reg(3),
      O => \r0_2[3]_i_12_n_0\
    );
\r0_2[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r0_2(51),
      I1 => s_rad_i(51),
      I2 => r0_2(50),
      I3 => s_rad_i(50),
      O => \r0_2[3]_i_14_n_0\
    );
\r0_2[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r0_2(51),
      I1 => s_rad_i(51),
      I2 => s_rad_i(50),
      I3 => r0_2(50),
      O => \r0_2[3]_i_15_n_0\
    );
\r0_2[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC9CCCC"
    )
        port map (
      I0 => c_reg(4),
      I1 => gtOp,
      I2 => c_reg(2),
      I3 => c_reg(3),
      I4 => \r0_2[7]_i_13_n_0\,
      O => \r0_2[3]_i_16_n_0\
    );
\r0_2[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r0_2(49),
      I1 => s_rad_i(49),
      I2 => r0_2(48),
      I3 => s_rad_i(48),
      O => \r0_2[3]_i_18_n_0\
    );
\r0_2[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r0_2(47),
      I1 => s_rad_i(47),
      I2 => r0_2(46),
      I3 => s_rad_i(46),
      O => \r0_2[3]_i_19_n_0\
    );
\r0_2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[3]_i_10_n_0\,
      I1 => p_0_in(0),
      I2 => r0_2(2),
      O => \r0_2[3]_i_2_n_0\
    );
\r0_2[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r0_2(45),
      I1 => s_rad_i(45),
      I2 => r0_2(44),
      I3 => s_rad_i(44),
      O => \r0_2[3]_i_20_n_0\
    );
\r0_2[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r0_2(43),
      I1 => s_rad_i(43),
      I2 => r0_2(42),
      I3 => s_rad_i(42),
      O => \r0_2[3]_i_21_n_0\
    );
\r0_2[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(49),
      I1 => r0_2(49),
      I2 => s_rad_i(48),
      I3 => r0_2(48),
      O => \r0_2[3]_i_22_n_0\
    );
\r0_2[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(47),
      I1 => r0_2(47),
      I2 => s_rad_i(46),
      I3 => r0_2(46),
      O => \r0_2[3]_i_23_n_0\
    );
\r0_2[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(45),
      I1 => r0_2(45),
      I2 => s_rad_i(44),
      I3 => r0_2(44),
      O => \r0_2[3]_i_24_n_0\
    );
\r0_2[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(43),
      I1 => r0_2(43),
      I2 => s_rad_i(42),
      I3 => r0_2(42),
      O => \r0_2[3]_i_25_n_0\
    );
\r0_2[3]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r0_2(41),
      I1 => s_rad_i(41),
      I2 => r0_2(40),
      I3 => s_rad_i(40),
      O => \r0_2[3]_i_27_n_0\
    );
\r0_2[3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r0_2(39),
      I1 => s_rad_i(39),
      I2 => r0_2(38),
      I3 => s_rad_i(38),
      O => \r0_2[3]_i_28_n_0\
    );
\r0_2[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r0_2(37),
      I1 => s_rad_i(37),
      I2 => r0_2(36),
      I3 => s_rad_i(36),
      O => \r0_2[3]_i_29_n_0\
    );
\r0_2[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A082"
    )
        port map (
      I0 => r0_2(1),
      I1 => \r0_2[3]_i_11_n_0\,
      I2 => gtOp,
      I3 => c_reg(4),
      O => \r0_2[3]_i_3_n_0\
    );
\r0_2[3]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r0_2(35),
      I1 => s_rad_i(35),
      I2 => r0_2(34),
      I3 => s_rad_i(34),
      O => \r0_2[3]_i_30_n_0\
    );
\r0_2[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(41),
      I1 => r0_2(41),
      I2 => s_rad_i(40),
      I3 => r0_2(40),
      O => \r0_2[3]_i_31_n_0\
    );
\r0_2[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(39),
      I1 => r0_2(39),
      I2 => s_rad_i(38),
      I3 => r0_2(38),
      O => \r0_2[3]_i_32_n_0\
    );
\r0_2[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(37),
      I1 => r0_2(37),
      I2 => s_rad_i(36),
      I3 => r0_2(36),
      O => \r0_2[3]_i_33_n_0\
    );
\r0_2[3]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(35),
      I1 => r0_2(35),
      I2 => s_rad_i(34),
      I3 => r0_2(34),
      O => \r0_2[3]_i_34_n_0\
    );
\r0_2[3]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r0_2(33),
      I1 => s_rad_i(33),
      I2 => r0_2(32),
      I3 => s_rad_i(32),
      O => \r0_2[3]_i_36_n_0\
    );
\r0_2[3]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r0_2(31),
      I1 => s_rad_i(31),
      I2 => r0_2(30),
      I3 => s_rad_i(30),
      O => \r0_2[3]_i_37_n_0\
    );
\r0_2[3]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r0_2(29),
      I1 => s_rad_i(29),
      I2 => r0_2(28),
      I3 => s_rad_i(28),
      O => \r0_2[3]_i_38_n_0\
    );
\r0_2[3]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r0_2(27),
      I1 => r0_2(26),
      O => \r0_2[3]_i_39_n_0\
    );
\r0_2[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA9AAA9A0000"
    )
        port map (
      I0 => gtOp,
      I1 => c_reg(4),
      I2 => r0_reg(0),
      I3 => \r0_2[3]_i_12_n_0\,
      I4 => r0_2(0),
      I5 => b(0),
      O => \r0_2[3]_i_4_n_0\
    );
\r0_2[3]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(33),
      I1 => r0_2(33),
      I2 => s_rad_i(32),
      I3 => r0_2(32),
      O => \r0_2[3]_i_40_n_0\
    );
\r0_2[3]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(31),
      I1 => r0_2(31),
      I2 => s_rad_i(30),
      I3 => r0_2(30),
      O => \r0_2[3]_i_41_n_0\
    );
\r0_2[3]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(29),
      I1 => r0_2(29),
      I2 => s_rad_i(28),
      I3 => r0_2(28),
      O => \r0_2[3]_i_42_n_0\
    );
\r0_2[3]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r0_2(27),
      I1 => r0_2(26),
      O => \r0_2[3]_i_43_n_0\
    );
\r0_2[3]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r0_2(24),
      I1 => r0_2(25),
      O => \r0_2[3]_i_45_n_0\
    );
\r0_2[3]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r0_2(22),
      I1 => r0_2(23),
      O => \r0_2[3]_i_46_n_0\
    );
\r0_2[3]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r0_2(20),
      I1 => r0_2(21),
      O => \r0_2[3]_i_47_n_0\
    );
\r0_2[3]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r0_2(18),
      I1 => r0_2(19),
      O => \r0_2[3]_i_48_n_0\
    );
\r0_2[3]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r0_2(25),
      I1 => r0_2(24),
      O => \r0_2[3]_i_49_n_0\
    );
\r0_2[3]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r0_2(23),
      I1 => r0_2(22),
      O => \r0_2[3]_i_50_n_0\
    );
\r0_2[3]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r0_2(21),
      I1 => r0_2(20),
      O => \r0_2[3]_i_51_n_0\
    );
\r0_2[3]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r0_2(19),
      I1 => r0_2(18),
      O => \r0_2[3]_i_52_n_0\
    );
\r0_2[3]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r0_2(16),
      I1 => r0_2(17),
      O => \r0_2[3]_i_54_n_0\
    );
\r0_2[3]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r0_2(14),
      I1 => r0_2(15),
      O => \r0_2[3]_i_55_n_0\
    );
\r0_2[3]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r0_2(12),
      I1 => r0_2(13),
      O => \r0_2[3]_i_56_n_0\
    );
\r0_2[3]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r0_2(10),
      I1 => r0_2(11),
      O => \r0_2[3]_i_57_n_0\
    );
\r0_2[3]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r0_2(17),
      I1 => r0_2(16),
      O => \r0_2[3]_i_58_n_0\
    );
\r0_2[3]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r0_2(15),
      I1 => r0_2(14),
      O => \r0_2[3]_i_59_n_0\
    );
\r0_2[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(2),
      I1 => p_0_in(0),
      I2 => \r0_2[3]_i_10_n_0\,
      I3 => r0_2(3),
      I4 => \r0_2[3]_i_16_n_0\,
      O => \r0_2[3]_i_6_n_0\
    );
\r0_2[3]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r0_2(13),
      I1 => r0_2(12),
      O => \r0_2[3]_i_60_n_0\
    );
\r0_2[3]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r0_2(11),
      I1 => r0_2(10),
      O => \r0_2[3]_i_61_n_0\
    );
\r0_2[3]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r0_2(1),
      I1 => r0_2(0),
      O => \r0_2[3]_i_62_n_0\
    );
\r0_2[3]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r0_2(8),
      I1 => r0_2(9),
      O => \r0_2[3]_i_63_n_0\
    );
\r0_2[3]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r0_2(6),
      I1 => r0_2(7),
      O => \r0_2[3]_i_64_n_0\
    );
\r0_2[3]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r0_2(4),
      I1 => r0_2(5),
      O => \r0_2[3]_i_65_n_0\
    );
\r0_2[3]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r0_2(2),
      I1 => r0_2(3),
      O => \r0_2[3]_i_66_n_0\
    );
\r0_2[3]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r0_2(9),
      I1 => r0_2(8),
      O => \r0_2[3]_i_67_n_0\
    );
\r0_2[3]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r0_2(7),
      I1 => r0_2(6),
      O => \r0_2[3]_i_68_n_0\
    );
\r0_2[3]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r0_2(5),
      I1 => r0_2(4),
      O => \r0_2[3]_i_69_n_0\
    );
\r0_2[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r0_2[3]_i_3_n_0\,
      I1 => p_0_in(0),
      I2 => r0_2(2),
      I3 => \r0_2[3]_i_10_n_0\,
      O => \r0_2[3]_i_7_n_0\
    );
\r0_2[3]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r0_2(3),
      I1 => r0_2(2),
      O => \r0_2[3]_i_70_n_0\
    );
\r0_2[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99669669"
    )
        port map (
      I0 => \r0_2[3]_i_4_n_0\,
      I1 => r0_2(1),
      I2 => c_reg(4),
      I3 => gtOp,
      I4 => \r0_2[3]_i_11_n_0\,
      O => \r0_2[3]_i_8_n_0\
    );
\r0_2[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66666966"
    )
        port map (
      I0 => r0_2(0),
      I1 => b(0),
      I2 => \r0_2[3]_i_12_n_0\,
      I3 => r0_reg(0),
      I4 => c_reg(4),
      O => \r0_2[3]_i_9_n_0\
    );
\r0_2[43]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => c_reg(4),
      I1 => \r0_2[43]_i_16_n_0\,
      I2 => gtOp,
      O => \r0_2[43]_i_10_n_0\
    );
\r0_2[43]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \r0_2[51]_i_15_n_0\,
      I1 => \r0_2[51]_i_16_n_0\,
      I2 => \r0_2[47]_i_17_n_0\,
      I3 => c_reg(3),
      I4 => c_reg(2),
      I5 => \r0_2[43]_i_17_n_0\,
      O => \r0_2[43]_i_11_n_0\
    );
\r0_2[43]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65666666A9AAAAAA"
    )
        port map (
      I0 => gtOp,
      I1 => c_reg(4),
      I2 => \r0_2[43]_i_18_n_0\,
      I3 => r0_reg(25),
      I4 => \r0_2[43]_i_19_n_0\,
      I5 => \r0_2[43]_i_20_n_0\,
      O => \r0_2[43]_i_12_n_0\
    );
\r0_2[43]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC0AA00AA00AA00"
    )
        port map (
      I0 => \r0_2[43]_i_21_n_0\,
      I1 => c_reg(2),
      I2 => c_reg(3),
      I3 => c_reg(4),
      I4 => \r0_2[51]_i_19_n_0\,
      I5 => c_reg(1),
      O => s_op2(39)
    );
\r0_2[43]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => c_reg(4),
      I1 => \r0_2[47]_i_13_n_0\,
      I2 => gtOp,
      O => \r0_2[43]_i_14_n_0\
    );
\r0_2[43]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => c_reg(4),
      I1 => \r0_2[43]_i_11_n_0\,
      I2 => gtOp,
      O => \r0_2[43]_i_15_n_0\
    );
\r0_2[43]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \r0_2[39]_i_15_n_0\,
      I1 => \r0_2[51]_i_25_n_0\,
      I2 => \r0_2[47]_i_21_n_0\,
      I3 => c_reg(3),
      I4 => c_reg(2),
      I5 => \r0_2[43]_i_22_n_0\,
      O => \r0_2[43]_i_16_n_0\
    );
\r0_2[43]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(12),
      I1 => r0_reg(10),
      I2 => r0_reg(13),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(11),
      O => \r0_2[43]_i_17_n_0\
    );
\r0_2[43]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => c_reg(3),
      I1 => c_reg(2),
      O => \r0_2[43]_i_18_n_0\
    );
\r0_2[43]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c_reg(0),
      I1 => c_reg(1),
      O => \r0_2[43]_i_19_n_0\
    );
\r0_2[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[43]_i_10_n_0\,
      I1 => p_0_in(40),
      I2 => r0_2(42),
      O => \r0_2[43]_i_2_n_0\
    );
\r0_2[43]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \r0_2[51]_i_24_n_0\,
      I1 => \r0_2[43]_i_23_n_0\,
      I2 => \r0_2[51]_i_23_n_0\,
      I3 => c_reg(2),
      I4 => c_reg(3),
      I5 => \r0_2[47]_i_22_n_0\,
      O => \r0_2[43]_i_20_n_0\
    );
\r0_2[43]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \r0_2[51]_i_20_n_0\,
      I1 => \r0_2[35]_i_17_n_0\,
      I2 => \r0_2[51]_i_18_n_0\,
      I3 => c_reg(2),
      I4 => c_reg(3),
      I5 => \r0_2[47]_i_20_n_0\,
      O => \r0_2[43]_i_21_n_0\
    );
\r0_2[43]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(13),
      I1 => r0_reg(11),
      I2 => r0_reg(14),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(12),
      O => \r0_2[43]_i_22_n_0\
    );
\r0_2[43]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(11),
      I1 => r0_reg(9),
      I2 => r0_reg(12),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(10),
      O => \r0_2[43]_i_23_n_0\
    );
\r0_2[43]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => r0_2(41),
      I1 => gtOp,
      I2 => \r0_2[43]_i_11_n_0\,
      I3 => c_reg(4),
      O => \r0_2[43]_i_3_n_0\
    );
\r0_2[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[43]_i_12_n_0\,
      I1 => b(20),
      I2 => r0_2(40),
      O => \r0_2[43]_i_4_n_0\
    );
\r0_2[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => gtOp,
      I1 => s_op2(39),
      I2 => r0_2(39),
      O => \r0_2[43]_i_5_n_0\
    );
\r0_2[43]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(42),
      I1 => p_0_in(40),
      I2 => \r0_2[43]_i_10_n_0\,
      I3 => r0_2(43),
      I4 => \r0_2[43]_i_14_n_0\,
      O => \r0_2[43]_i_6_n_0\
    );
\r0_2[43]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r0_2[43]_i_3_n_0\,
      I1 => p_0_in(40),
      I2 => r0_2(42),
      I3 => \r0_2[43]_i_10_n_0\,
      O => \r0_2[43]_i_7_n_0\
    );
\r0_2[43]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(40),
      I1 => b(20),
      I2 => \r0_2[43]_i_12_n_0\,
      I3 => r0_2(41),
      I4 => \r0_2[43]_i_15_n_0\,
      O => \r0_2[43]_i_8_n_0\
    );
\r0_2[43]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D72828D728D7D728"
    )
        port map (
      I0 => r0_2(39),
      I1 => s_op2(39),
      I2 => gtOp,
      I3 => b(20),
      I4 => r0_2(40),
      I5 => \r0_2[43]_i_12_n_0\,
      O => \r0_2[43]_i_9_n_0\
    );
\r0_2[47]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => c_reg(4),
      I1 => \r0_2[47]_i_16_n_0\,
      I2 => gtOp,
      O => \r0_2[47]_i_10_n_0\
    );
\r0_2[47]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCA00CA0"
    )
        port map (
      I0 => \r0_2[51]_i_16_n_0\,
      I1 => \r0_2[51]_i_15_n_0\,
      I2 => c_reg(3),
      I3 => c_reg(2),
      I4 => \r0_2[47]_i_17_n_0\,
      O => \r0_2[47]_i_11_n_0\
    );
\r0_2[47]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => c_reg(4),
      I1 => \r0_2[47]_i_18_n_0\,
      I2 => gtOp,
      O => \r0_2[47]_i_12_n_0\
    );
\r0_2[47]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACA0ACA"
    )
        port map (
      I0 => \r0_2[47]_i_19_n_0\,
      I1 => \r0_2[51]_i_20_n_0\,
      I2 => c_reg(3),
      I3 => c_reg(2),
      I4 => \r0_2[47]_i_20_n_0\,
      O => \r0_2[47]_i_13_n_0\
    );
\r0_2[47]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => c_reg(4),
      I1 => \r0_2[51]_i_11_n_0\,
      I2 => gtOp,
      O => \r0_2[47]_i_14_n_0\
    );
\r0_2[47]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => c_reg(4),
      I1 => \r0_2[47]_i_11_n_0\,
      I2 => gtOp,
      O => \r0_2[47]_i_15_n_0\
    );
\r0_2[47]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCA00CA0"
    )
        port map (
      I0 => \r0_2[51]_i_25_n_0\,
      I1 => \r0_2[39]_i_15_n_0\,
      I2 => c_reg(3),
      I3 => c_reg(2),
      I4 => \r0_2[47]_i_21_n_0\,
      O => \r0_2[47]_i_16_n_0\
    );
\r0_2[47]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(16),
      I1 => r0_reg(14),
      I2 => r0_reg(17),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(15),
      O => \r0_2[47]_i_17_n_0\
    );
\r0_2[47]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \r0_2[51]_i_23_n_0\,
      I1 => \r0_2[47]_i_22_n_0\,
      I2 => \r0_2[47]_i_23_n_0\,
      I3 => c_reg(2),
      I4 => c_reg(3),
      I5 => \r0_2[51]_i_24_n_0\,
      O => \r0_2[47]_i_18_n_0\
    );
\r0_2[47]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC00000"
    )
        port map (
      I0 => \r0_2[51]_i_18_n_0\,
      I1 => r0_reg(24),
      I2 => c_reg(0),
      I3 => r0_reg(25),
      I4 => c_reg(1),
      I5 => c_reg(2),
      O => \r0_2[47]_i_19_n_0\
    );
\r0_2[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[47]_i_10_n_0\,
      I1 => p_0_in(44),
      I2 => r0_2(46),
      O => \r0_2[47]_i_2_n_0\
    );
\r0_2[47]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(14),
      I1 => r0_reg(12),
      I2 => r0_reg(15),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(13),
      O => \r0_2[47]_i_20_n_0\
    );
\r0_2[47]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(17),
      I1 => r0_reg(15),
      I2 => r0_reg(18),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(16),
      O => \r0_2[47]_i_21_n_0\
    );
\r0_2[47]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(15),
      I1 => r0_reg(13),
      I2 => r0_reg(16),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(14),
      O => \r0_2[47]_i_22_n_0\
    );
\r0_2[47]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => c_reg(1),
      I1 => c_reg(0),
      I2 => r0_reg(25),
      O => \r0_2[47]_i_23_n_0\
    );
\r0_2[47]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => r0_2(45),
      I1 => gtOp,
      I2 => \r0_2[47]_i_11_n_0\,
      I3 => c_reg(4),
      O => \r0_2[47]_i_3_n_0\
    );
\r0_2[47]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[47]_i_12_n_0\,
      I1 => b(22),
      I2 => r0_2(44),
      O => \r0_2[47]_i_4_n_0\
    );
\r0_2[47]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => r0_2(43),
      I1 => gtOp,
      I2 => \r0_2[47]_i_13_n_0\,
      I3 => c_reg(4),
      O => \r0_2[47]_i_5_n_0\
    );
\r0_2[47]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(46),
      I1 => p_0_in(44),
      I2 => \r0_2[47]_i_10_n_0\,
      I3 => r0_2(47),
      I4 => \r0_2[47]_i_14_n_0\,
      O => \r0_2[47]_i_6_n_0\
    );
\r0_2[47]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r0_2[47]_i_3_n_0\,
      I1 => p_0_in(44),
      I2 => r0_2(46),
      I3 => \r0_2[47]_i_10_n_0\,
      O => \r0_2[47]_i_7_n_0\
    );
\r0_2[47]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(44),
      I1 => b(22),
      I2 => \r0_2[47]_i_12_n_0\,
      I3 => r0_2(45),
      I4 => \r0_2[47]_i_15_n_0\,
      O => \r0_2[47]_i_8_n_0\
    );
\r0_2[47]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r0_2[47]_i_5_n_0\,
      I1 => b(22),
      I2 => r0_2(44),
      I3 => \r0_2[47]_i_12_n_0\,
      O => \r0_2[47]_i_9_n_0\
    );
\r0_2[51]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => c_reg(4),
      I1 => \r0_2[51]_i_17_n_0\,
      I2 => gtOp,
      O => \r0_2[51]_i_10_n_0\
    );
\r0_2[51]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0AA0000C0AA00"
    )
        port map (
      I0 => \r0_2[51]_i_18_n_0\,
      I1 => c_reg(1),
      I2 => \r0_2[51]_i_19_n_0\,
      I3 => c_reg(3),
      I4 => c_reg(2),
      I5 => \r0_2[51]_i_20_n_0\,
      O => \r0_2[51]_i_11_n_0\
    );
\r0_2[51]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => c_reg(4),
      I1 => gtOp,
      I2 => \r0_2[51]_i_21_n_0\,
      O => \r0_2[51]_i_12_n_0\
    );
\r0_2[51]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => c_reg(4),
      I1 => gtOp,
      I2 => \r0_2[51]_i_22_n_0\,
      O => \r0_2[51]_i_13_n_0\
    );
\r0_2[51]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => c_reg(4),
      I1 => gtOp,
      I2 => \r0_2[51]_i_9_n_0\,
      O => \r0_2[51]_i_14_n_0\
    );
\r0_2[51]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => r0_reg(25),
      I1 => r0_reg(24),
      I2 => r0_reg(23),
      I3 => r0_reg(22),
      I4 => c_reg(0),
      I5 => c_reg(1),
      O => \r0_2[51]_i_15_n_0\
    );
\r0_2[51]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(20),
      I1 => r0_reg(18),
      I2 => r0_reg(21),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(19),
      O => \r0_2[51]_i_16_n_0\
    );
\r0_2[51]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0AA0000C0AA00"
    )
        port map (
      I0 => \r0_2[51]_i_23_n_0\,
      I1 => r0_reg(25),
      I2 => \r0_2[43]_i_19_n_0\,
      I3 => c_reg(3),
      I4 => c_reg(2),
      I5 => \r0_2[51]_i_24_n_0\,
      O => \r0_2[51]_i_17_n_0\
    );
\r0_2[51]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(22),
      I1 => r0_reg(20),
      I2 => r0_reg(23),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(21),
      O => \r0_2[51]_i_18_n_0\
    );
\r0_2[51]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => r0_reg(24),
      I1 => c_reg(0),
      I2 => r0_reg(25),
      O => \r0_2[51]_i_19_n_0\
    );
\r0_2[51]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"82A0"
    )
        port map (
      I0 => r0_2(49),
      I1 => \r0_2[51]_i_9_n_0\,
      I2 => gtOp,
      I3 => c_reg(4),
      O => \r0_2[51]_i_2_n_0\
    );
\r0_2[51]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(18),
      I1 => r0_reg(16),
      I2 => r0_reg(19),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(17),
      O => \r0_2[51]_i_20_n_0\
    );
\r0_2[51]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFFFFF"
    )
        port map (
      I0 => c_reg(2),
      I1 => c_reg(1),
      I2 => \r0_2[51]_i_19_n_0\,
      I3 => \r0_2[51]_i_18_n_0\,
      I4 => c_reg(3),
      O => \r0_2[51]_i_21_n_0\
    );
\r0_2[51]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => \r0_2[39]_i_15_n_0\,
      I1 => c_reg(2),
      I2 => \r0_2[51]_i_25_n_0\,
      I3 => c_reg(3),
      O => \r0_2[51]_i_22_n_0\
    );
\r0_2[51]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(23),
      I1 => r0_reg(21),
      I2 => r0_reg(24),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(22),
      O => \r0_2[51]_i_23_n_0\
    );
\r0_2[51]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(19),
      I1 => r0_reg(17),
      I2 => r0_reg(20),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(18),
      O => \r0_2[51]_i_24_n_0\
    );
\r0_2[51]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => r0_reg(21),
      I1 => r0_reg(19),
      I2 => r0_reg(22),
      I3 => c_reg(1),
      I4 => c_reg(0),
      I5 => r0_reg(20),
      O => \r0_2[51]_i_25_n_0\
    );
\r0_2[51]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[51]_i_10_n_0\,
      I1 => b(24),
      I2 => r0_2(48),
      O => \r0_2[51]_i_3_n_0\
    );
\r0_2[51]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => r0_2(47),
      I1 => gtOp,
      I2 => \r0_2[51]_i_11_n_0\,
      I3 => c_reg(4),
      O => \r0_2[51]_i_4_n_0\
    );
\r0_2[51]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => r0_2(51),
      I1 => \r0_2[51]_i_12_n_0\,
      I2 => r0_2(50),
      I3 => p_0_in(48),
      I4 => \r0_2[51]_i_13_n_0\,
      O => \r0_2[51]_i_5_n_0\
    );
\r0_2[51]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r0_2[51]_i_2_n_0\,
      I1 => p_0_in(48),
      I2 => r0_2(50),
      I3 => \r0_2[51]_i_13_n_0\,
      O => \r0_2[51]_i_6_n_0\
    );
\r0_2[51]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(48),
      I1 => b(24),
      I2 => \r0_2[51]_i_10_n_0\,
      I3 => r0_2(49),
      I4 => \r0_2[51]_i_14_n_0\,
      O => \r0_2[51]_i_7_n_0\
    );
\r0_2[51]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r0_2[51]_i_4_n_0\,
      I1 => b(24),
      I2 => r0_2(48),
      I3 => \r0_2[51]_i_10_n_0\,
      O => \r0_2[51]_i_8_n_0\
    );
\r0_2[51]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => \r0_2[51]_i_15_n_0\,
      I1 => c_reg(2),
      I2 => \r0_2[51]_i_16_n_0\,
      I3 => c_reg(3),
      O => \r0_2[51]_i_9_n_0\
    );
\r0_2[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0B4"
    )
        port map (
      I0 => c_reg(3),
      I1 => \r0_2[23]_i_14_n_0\,
      I2 => gtOp,
      I3 => c_reg(4),
      O => \r0_2[7]_i_10_n_0\
    );
\r0_2[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => r0_reg(0),
      I1 => c_reg(0),
      I2 => r0_reg(1),
      I3 => c_reg(1),
      I4 => c_reg(2),
      I5 => \r0_2[11]_i_17_n_0\,
      O => \r0_2[7]_i_11_n_0\
    );
\r0_2[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => c_reg(3),
      I1 => c_reg(4),
      I2 => \r0_2[7]_i_16_n_0\,
      I3 => gtOp,
      O => \r0_2[7]_i_12_n_0\
    );
\r0_2[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => r0_reg(3),
      I1 => r0_reg(2),
      I2 => c_reg(1),
      I3 => r0_reg(0),
      I4 => c_reg(0),
      I5 => r0_reg(1),
      O => \r0_2[7]_i_13_n_0\
    );
\r0_2[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0B4"
    )
        port map (
      I0 => c_reg(3),
      I1 => \r0_2[11]_i_13_n_0\,
      I2 => gtOp,
      I3 => c_reg(4),
      O => \r0_2[7]_i_14_n_0\
    );
\r0_2[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0B4"
    )
        port map (
      I0 => c_reg(3),
      I1 => \r0_2[7]_i_11_n_0\,
      I2 => gtOp,
      I3 => c_reg(4),
      O => \r0_2[7]_i_15_n_0\
    );
\r0_2[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1000"
    )
        port map (
      I0 => c_reg(0),
      I1 => c_reg(1),
      I2 => r0_reg(0),
      I3 => c_reg(2),
      I4 => \r0_2[35]_i_19_n_0\,
      O => \r0_2[7]_i_16_n_0\
    );
\r0_2[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[7]_i_10_n_0\,
      I1 => p_0_in(4),
      I2 => r0_2(6),
      O => \r0_2[7]_i_2_n_0\
    );
\r0_2[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A082A0"
    )
        port map (
      I0 => r0_2(5),
      I1 => c_reg(4),
      I2 => gtOp,
      I3 => \r0_2[7]_i_11_n_0\,
      I4 => c_reg(3),
      O => \r0_2[7]_i_3_n_0\
    );
\r0_2[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r0_2[7]_i_12_n_0\,
      I1 => b(2),
      I2 => r0_2(4),
      O => \r0_2[7]_i_4_n_0\
    );
\r0_2[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000AAA20008"
    )
        port map (
      I0 => r0_2(3),
      I1 => \r0_2[7]_i_13_n_0\,
      I2 => c_reg(3),
      I3 => c_reg(2),
      I4 => gtOp,
      I5 => c_reg(4),
      O => \r0_2[7]_i_5_n_0\
    );
\r0_2[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(6),
      I1 => p_0_in(4),
      I2 => \r0_2[7]_i_10_n_0\,
      I3 => r0_2(7),
      I4 => \r0_2[7]_i_14_n_0\,
      O => \r0_2[7]_i_6_n_0\
    );
\r0_2[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r0_2[7]_i_3_n_0\,
      I1 => p_0_in(4),
      I2 => r0_2(6),
      I3 => \r0_2[7]_i_10_n_0\,
      O => \r0_2[7]_i_7_n_0\
    );
\r0_2[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r0_2(4),
      I1 => b(2),
      I2 => \r0_2[7]_i_12_n_0\,
      I3 => r0_2(5),
      I4 => \r0_2[7]_i_15_n_0\,
      O => \r0_2[7]_i_8_n_0\
    );
\r0_2[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r0_2[7]_i_5_n_0\,
      I1 => b(2),
      I2 => r0_2(4),
      I3 => \r0_2[7]_i_12_n_0\,
      O => \r0_2[7]_i_9_n_0\
    );
\r0_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(0),
      Q => r0_2(0),
      R => s_start_i
    );
\r0_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(10),
      Q => r0_2(10),
      R => s_start_i
    );
\r0_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(11),
      Q => r0_2(11),
      R => s_start_i
    );
\r0_2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_2_reg[7]_i_1_n_0\,
      CO(3) => \r0_2_reg[11]_i_1_n_0\,
      CO(2) => \r0_2_reg[11]_i_1_n_1\,
      CO(1) => \r0_2_reg[11]_i_1_n_2\,
      CO(0) => \r0_2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r0_2[11]_i_2_n_0\,
      DI(2) => \r0_2[11]_i_3_n_0\,
      DI(1) => \r0_2[11]_i_4_n_0\,
      DI(0) => \r0_2[11]_i_5_n_0\,
      O(3 downto 0) => v_r1_2(11 downto 8),
      S(3) => \r0_2[11]_i_6_n_0\,
      S(2) => \r0_2[11]_i_7_n_0\,
      S(1) => \r0_2[11]_i_8_n_0\,
      S(0) => \r0_2[11]_i_9_n_0\
    );
\r0_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(12),
      Q => r0_2(12),
      R => s_start_i
    );
\r0_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(13),
      Q => r0_2(13),
      R => s_start_i
    );
\r0_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(14),
      Q => r0_2(14),
      R => s_start_i
    );
\r0_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(15),
      Q => r0_2(15),
      R => s_start_i
    );
\r0_2_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_2_reg[11]_i_1_n_0\,
      CO(3) => \r0_2_reg[15]_i_1_n_0\,
      CO(2) => \r0_2_reg[15]_i_1_n_1\,
      CO(1) => \r0_2_reg[15]_i_1_n_2\,
      CO(0) => \r0_2_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r0_2[15]_i_2_n_0\,
      DI(2) => \r0_2[15]_i_3_n_0\,
      DI(1) => \r0_2[15]_i_4_n_0\,
      DI(0) => \r0_2[15]_i_5_n_0\,
      O(3 downto 0) => v_r1_2(15 downto 12),
      S(3) => \r0_2[15]_i_6_n_0\,
      S(2) => \r0_2[15]_i_7_n_0\,
      S(1) => \r0_2[15]_i_8_n_0\,
      S(0) => \r0_2[15]_i_9_n_0\
    );
\r0_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(16),
      Q => r0_2(16),
      R => s_start_i
    );
\r0_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(17),
      Q => r0_2(17),
      R => s_start_i
    );
\r0_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(18),
      Q => r0_2(18),
      R => s_start_i
    );
\r0_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(19),
      Q => r0_2(19),
      R => s_start_i
    );
\r0_2_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_2_reg[15]_i_1_n_0\,
      CO(3) => \r0_2_reg[19]_i_1_n_0\,
      CO(2) => \r0_2_reg[19]_i_1_n_1\,
      CO(1) => \r0_2_reg[19]_i_1_n_2\,
      CO(0) => \r0_2_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r0_2[19]_i_2_n_0\,
      DI(2) => \r0_2[19]_i_3_n_0\,
      DI(1) => \r0_2[19]_i_4_n_0\,
      DI(0) => \r0_2[19]_i_5_n_0\,
      O(3 downto 0) => v_r1_2(19 downto 16),
      S(3) => \r0_2[19]_i_6_n_0\,
      S(2) => \r0_2[19]_i_7_n_0\,
      S(1) => \r0_2[19]_i_8_n_0\,
      S(0) => \r0_2[19]_i_9_n_0\
    );
\r0_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(1),
      Q => r0_2(1),
      R => s_start_i
    );
\r0_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(20),
      Q => r0_2(20),
      R => s_start_i
    );
\r0_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(21),
      Q => r0_2(21),
      R => s_start_i
    );
\r0_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(22),
      Q => r0_2(22),
      R => s_start_i
    );
\r0_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(23),
      Q => r0_2(23),
      R => s_start_i
    );
\r0_2_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_2_reg[19]_i_1_n_0\,
      CO(3) => \r0_2_reg[23]_i_1_n_0\,
      CO(2) => \r0_2_reg[23]_i_1_n_1\,
      CO(1) => \r0_2_reg[23]_i_1_n_2\,
      CO(0) => \r0_2_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r0_2[23]_i_2_n_0\,
      DI(2) => \r0_2[23]_i_3_n_0\,
      DI(1) => \r0_2[23]_i_4_n_0\,
      DI(0) => \r0_2[23]_i_5_n_0\,
      O(3 downto 0) => v_r1_2(23 downto 20),
      S(3) => \r0_2[23]_i_6_n_0\,
      S(2) => \r0_2[23]_i_7_n_0\,
      S(1) => \r0_2[23]_i_8_n_0\,
      S(0) => \r0_2[23]_i_9_n_0\
    );
\r0_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(24),
      Q => r0_2(24),
      R => s_start_i
    );
\r0_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(25),
      Q => r0_2(25),
      R => s_start_i
    );
\r0_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(26),
      Q => r0_2(26),
      R => s_start_i
    );
\r0_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(27),
      Q => r0_2(27),
      R => s_start_i
    );
\r0_2_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_2_reg[23]_i_1_n_0\,
      CO(3) => \r0_2_reg[27]_i_1_n_0\,
      CO(2) => \r0_2_reg[27]_i_1_n_1\,
      CO(1) => \r0_2_reg[27]_i_1_n_2\,
      CO(0) => \r0_2_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r0_2[27]_i_2_n_0\,
      DI(2) => \r0_2[27]_i_3_n_0\,
      DI(1) => \r0_2[27]_i_4_n_0\,
      DI(0) => \r0_2[27]_i_5_n_0\,
      O(3 downto 0) => v_r1_2(27 downto 24),
      S(3) => \r0_2[27]_i_6_n_0\,
      S(2) => \r0_2[27]_i_7_n_0\,
      S(1) => \r0_2[27]_i_8_n_0\,
      S(0) => \r0_2[27]_i_9_n_0\
    );
\r0_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(28),
      Q => r0_2(28),
      R => s_start_i
    );
\r0_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(29),
      Q => r0_2(29),
      R => s_start_i
    );
\r0_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(2),
      Q => r0_2(2),
      R => s_start_i
    );
\r0_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(30),
      Q => r0_2(30),
      R => s_start_i
    );
\r0_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(31),
      Q => r0_2(31),
      R => s_start_i
    );
\r0_2_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_2_reg[27]_i_1_n_0\,
      CO(3) => \r0_2_reg[31]_i_1_n_0\,
      CO(2) => \r0_2_reg[31]_i_1_n_1\,
      CO(1) => \r0_2_reg[31]_i_1_n_2\,
      CO(0) => \r0_2_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r0_2[31]_i_2_n_0\,
      DI(2) => \r0_2[31]_i_3_n_0\,
      DI(1) => \r0_2[31]_i_4_n_0\,
      DI(0) => \r0_2[31]_i_5_n_0\,
      O(3 downto 0) => v_r1_2(31 downto 28),
      S(3) => \r0_2[31]_i_6_n_0\,
      S(2) => \r0_2[31]_i_7_n_0\,
      S(1) => \r0_2[31]_i_8_n_0\,
      S(0) => \r0_2[31]_i_9_n_0\
    );
\r0_2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(32),
      Q => r0_2(32),
      R => s_start_i
    );
\r0_2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(33),
      Q => r0_2(33),
      R => s_start_i
    );
\r0_2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(34),
      Q => r0_2(34),
      R => s_start_i
    );
\r0_2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(35),
      Q => r0_2(35),
      R => s_start_i
    );
\r0_2_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_2_reg[31]_i_1_n_0\,
      CO(3) => \r0_2_reg[35]_i_1_n_0\,
      CO(2) => \r0_2_reg[35]_i_1_n_1\,
      CO(1) => \r0_2_reg[35]_i_1_n_2\,
      CO(0) => \r0_2_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r0_2[35]_i_2_n_0\,
      DI(2) => \r0_2[35]_i_3_n_0\,
      DI(1) => \r0_2[35]_i_4_n_0\,
      DI(0) => \r0_2[35]_i_5_n_0\,
      O(3 downto 0) => v_r1_2(35 downto 32),
      S(3) => \r0_2[35]_i_6_n_0\,
      S(2) => \r0_2[35]_i_7_n_0\,
      S(1) => \r0_2[35]_i_8_n_0\,
      S(0) => \r0_2[35]_i_9_n_0\
    );
\r0_2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(36),
      Q => r0_2(36),
      R => s_start_i
    );
\r0_2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(37),
      Q => r0_2(37),
      R => s_start_i
    );
\r0_2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(38),
      Q => r0_2(38),
      R => s_start_i
    );
\r0_2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(39),
      Q => r0_2(39),
      R => s_start_i
    );
\r0_2_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_2_reg[35]_i_1_n_0\,
      CO(3) => \r0_2_reg[39]_i_1_n_0\,
      CO(2) => \r0_2_reg[39]_i_1_n_1\,
      CO(1) => \r0_2_reg[39]_i_1_n_2\,
      CO(0) => \r0_2_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r0_2[39]_i_2_n_0\,
      DI(2) => \r0_2[39]_i_3_n_0\,
      DI(1) => \r0_2[39]_i_4_n_0\,
      DI(0) => \r0_2[39]_i_5_n_0\,
      O(3 downto 0) => v_r1_2(39 downto 36),
      S(3) => \r0_2[39]_i_6_n_0\,
      S(2) => \r0_2[39]_i_7_n_0\,
      S(1) => \r0_2[39]_i_8_n_0\,
      S(0) => \r0_2[39]_i_9_n_0\
    );
\r0_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(3),
      Q => r0_2(3),
      R => s_start_i
    );
\r0_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r0_2_reg[3]_i_1_n_0\,
      CO(2) => \r0_2_reg[3]_i_1_n_1\,
      CO(1) => \r0_2_reg[3]_i_1_n_2\,
      CO(0) => \r0_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r0_2[3]_i_2_n_0\,
      DI(2) => \r0_2[3]_i_3_n_0\,
      DI(1) => \r0_2[3]_i_4_n_0\,
      DI(0) => gtOp,
      O(3 downto 0) => v_r1_2(3 downto 0),
      S(3) => \r0_2[3]_i_6_n_0\,
      S(2) => \r0_2[3]_i_7_n_0\,
      S(1) => \r0_2[3]_i_8_n_0\,
      S(0) => \r0_2[3]_i_9_n_0\
    );
\r0_2_reg[3]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_2_reg[3]_i_17_n_0\,
      CO(3) => \r0_2_reg[3]_i_13_n_0\,
      CO(2) => \r0_2_reg[3]_i_13_n_1\,
      CO(1) => \r0_2_reg[3]_i_13_n_2\,
      CO(0) => \r0_2_reg[3]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \r0_2[3]_i_18_n_0\,
      DI(2) => \r0_2[3]_i_19_n_0\,
      DI(1) => \r0_2[3]_i_20_n_0\,
      DI(0) => \r0_2[3]_i_21_n_0\,
      O(3 downto 0) => \NLW_r0_2_reg[3]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \r0_2[3]_i_22_n_0\,
      S(2) => \r0_2[3]_i_23_n_0\,
      S(1) => \r0_2[3]_i_24_n_0\,
      S(0) => \r0_2[3]_i_25_n_0\
    );
\r0_2_reg[3]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_2_reg[3]_i_26_n_0\,
      CO(3) => \r0_2_reg[3]_i_17_n_0\,
      CO(2) => \r0_2_reg[3]_i_17_n_1\,
      CO(1) => \r0_2_reg[3]_i_17_n_2\,
      CO(0) => \r0_2_reg[3]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \r0_2[3]_i_27_n_0\,
      DI(2) => \r0_2[3]_i_28_n_0\,
      DI(1) => \r0_2[3]_i_29_n_0\,
      DI(0) => \r0_2[3]_i_30_n_0\,
      O(3 downto 0) => \NLW_r0_2_reg[3]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \r0_2[3]_i_31_n_0\,
      S(2) => \r0_2[3]_i_32_n_0\,
      S(1) => \r0_2[3]_i_33_n_0\,
      S(0) => \r0_2[3]_i_34_n_0\
    );
\r0_2_reg[3]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_2_reg[3]_i_35_n_0\,
      CO(3) => \r0_2_reg[3]_i_26_n_0\,
      CO(2) => \r0_2_reg[3]_i_26_n_1\,
      CO(1) => \r0_2_reg[3]_i_26_n_2\,
      CO(0) => \r0_2_reg[3]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \r0_2[3]_i_36_n_0\,
      DI(2) => \r0_2[3]_i_37_n_0\,
      DI(1) => \r0_2[3]_i_38_n_0\,
      DI(0) => \r0_2[3]_i_39_n_0\,
      O(3 downto 0) => \NLW_r0_2_reg[3]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \r0_2[3]_i_40_n_0\,
      S(2) => \r0_2[3]_i_41_n_0\,
      S(1) => \r0_2[3]_i_42_n_0\,
      S(0) => \r0_2[3]_i_43_n_0\
    );
\r0_2_reg[3]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_2_reg[3]_i_44_n_0\,
      CO(3) => \r0_2_reg[3]_i_35_n_0\,
      CO(2) => \r0_2_reg[3]_i_35_n_1\,
      CO(1) => \r0_2_reg[3]_i_35_n_2\,
      CO(0) => \r0_2_reg[3]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => \r0_2[3]_i_45_n_0\,
      DI(2) => \r0_2[3]_i_46_n_0\,
      DI(1) => \r0_2[3]_i_47_n_0\,
      DI(0) => \r0_2[3]_i_48_n_0\,
      O(3 downto 0) => \NLW_r0_2_reg[3]_i_35_O_UNCONNECTED\(3 downto 0),
      S(3) => \r0_2[3]_i_49_n_0\,
      S(2) => \r0_2[3]_i_50_n_0\,
      S(1) => \r0_2[3]_i_51_n_0\,
      S(0) => \r0_2[3]_i_52_n_0\
    );
\r0_2_reg[3]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_2_reg[3]_i_53_n_0\,
      CO(3) => \r0_2_reg[3]_i_44_n_0\,
      CO(2) => \r0_2_reg[3]_i_44_n_1\,
      CO(1) => \r0_2_reg[3]_i_44_n_2\,
      CO(0) => \r0_2_reg[3]_i_44_n_3\,
      CYINIT => '0',
      DI(3) => \r0_2[3]_i_54_n_0\,
      DI(2) => \r0_2[3]_i_55_n_0\,
      DI(1) => \r0_2[3]_i_56_n_0\,
      DI(0) => \r0_2[3]_i_57_n_0\,
      O(3 downto 0) => \NLW_r0_2_reg[3]_i_44_O_UNCONNECTED\(3 downto 0),
      S(3) => \r0_2[3]_i_58_n_0\,
      S(2) => \r0_2[3]_i_59_n_0\,
      S(1) => \r0_2[3]_i_60_n_0\,
      S(0) => \r0_2[3]_i_61_n_0\
    );
\r0_2_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_2_reg[3]_i_13_n_0\,
      CO(3 downto 1) => \NLW_r0_2_reg[3]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => gtOp,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r0_2[3]_i_14_n_0\,
      O(3 downto 0) => \NLW_r0_2_reg[3]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \r0_2[3]_i_15_n_0\
    );
\r0_2_reg[3]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r0_2_reg[3]_i_53_n_0\,
      CO(2) => \r0_2_reg[3]_i_53_n_1\,
      CO(1) => \r0_2_reg[3]_i_53_n_2\,
      CO(0) => \r0_2_reg[3]_i_53_n_3\,
      CYINIT => \r0_2[3]_i_62_n_0\,
      DI(3) => \r0_2[3]_i_63_n_0\,
      DI(2) => \r0_2[3]_i_64_n_0\,
      DI(1) => \r0_2[3]_i_65_n_0\,
      DI(0) => \r0_2[3]_i_66_n_0\,
      O(3 downto 0) => \NLW_r0_2_reg[3]_i_53_O_UNCONNECTED\(3 downto 0),
      S(3) => \r0_2[3]_i_67_n_0\,
      S(2) => \r0_2[3]_i_68_n_0\,
      S(1) => \r0_2[3]_i_69_n_0\,
      S(0) => \r0_2[3]_i_70_n_0\
    );
\r0_2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(40),
      Q => r0_2(40),
      R => s_start_i
    );
\r0_2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(41),
      Q => r0_2(41),
      R => s_start_i
    );
\r0_2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(42),
      Q => r0_2(42),
      R => s_start_i
    );
\r0_2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(43),
      Q => r0_2(43),
      R => s_start_i
    );
\r0_2_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_2_reg[39]_i_1_n_0\,
      CO(3) => \r0_2_reg[43]_i_1_n_0\,
      CO(2) => \r0_2_reg[43]_i_1_n_1\,
      CO(1) => \r0_2_reg[43]_i_1_n_2\,
      CO(0) => \r0_2_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r0_2[43]_i_2_n_0\,
      DI(2) => \r0_2[43]_i_3_n_0\,
      DI(1) => \r0_2[43]_i_4_n_0\,
      DI(0) => \r0_2[43]_i_5_n_0\,
      O(3 downto 0) => v_r1_2(43 downto 40),
      S(3) => \r0_2[43]_i_6_n_0\,
      S(2) => \r0_2[43]_i_7_n_0\,
      S(1) => \r0_2[43]_i_8_n_0\,
      S(0) => \r0_2[43]_i_9_n_0\
    );
\r0_2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(44),
      Q => r0_2(44),
      R => s_start_i
    );
\r0_2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(45),
      Q => r0_2(45),
      R => s_start_i
    );
\r0_2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(46),
      Q => r0_2(46),
      R => s_start_i
    );
\r0_2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(47),
      Q => r0_2(47),
      R => s_start_i
    );
\r0_2_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_2_reg[43]_i_1_n_0\,
      CO(3) => \r0_2_reg[47]_i_1_n_0\,
      CO(2) => \r0_2_reg[47]_i_1_n_1\,
      CO(1) => \r0_2_reg[47]_i_1_n_2\,
      CO(0) => \r0_2_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r0_2[47]_i_2_n_0\,
      DI(2) => \r0_2[47]_i_3_n_0\,
      DI(1) => \r0_2[47]_i_4_n_0\,
      DI(0) => \r0_2[47]_i_5_n_0\,
      O(3 downto 0) => v_r1_2(47 downto 44),
      S(3) => \r0_2[47]_i_6_n_0\,
      S(2) => \r0_2[47]_i_7_n_0\,
      S(1) => \r0_2[47]_i_8_n_0\,
      S(0) => \r0_2[47]_i_9_n_0\
    );
\r0_2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(48),
      Q => r0_2(48),
      R => s_start_i
    );
\r0_2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(49),
      Q => r0_2(49),
      R => s_start_i
    );
\r0_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(4),
      Q => r0_2(4),
      R => s_start_i
    );
\r0_2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(50),
      Q => r0_2(50),
      R => s_start_i
    );
\r0_2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(51),
      Q => r0_2(51),
      R => s_start_i
    );
\r0_2_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_2_reg[47]_i_1_n_0\,
      CO(3) => \NLW_r0_2_reg[51]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \r0_2_reg[51]_i_1_n_1\,
      CO(1) => \r0_2_reg[51]_i_1_n_2\,
      CO(0) => \r0_2_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r0_2[51]_i_2_n_0\,
      DI(1) => \r0_2[51]_i_3_n_0\,
      DI(0) => \r0_2[51]_i_4_n_0\,
      O(3 downto 0) => v_r1_2(51 downto 48),
      S(3) => \r0_2[51]_i_5_n_0\,
      S(2) => \r0_2[51]_i_6_n_0\,
      S(1) => \r0_2[51]_i_7_n_0\,
      S(0) => \r0_2[51]_i_8_n_0\
    );
\r0_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(5),
      Q => r0_2(5),
      R => s_start_i
    );
\r0_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(6),
      Q => r0_2(6),
      R => s_start_i
    );
\r0_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(7),
      Q => r0_2(7),
      R => s_start_i
    );
\r0_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_2_reg[3]_i_1_n_0\,
      CO(3) => \r0_2_reg[7]_i_1_n_0\,
      CO(2) => \r0_2_reg[7]_i_1_n_1\,
      CO(1) => \r0_2_reg[7]_i_1_n_2\,
      CO(0) => \r0_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r0_2[7]_i_2_n_0\,
      DI(2) => \r0_2[7]_i_3_n_0\,
      DI(1) => \r0_2[7]_i_4_n_0\,
      DI(0) => \r0_2[7]_i_5_n_0\,
      O(3 downto 0) => v_r1_2(7 downto 4),
      S(3) => \r0_2[7]_i_6_n_0\,
      S(2) => \r0_2[7]_i_7_n_0\,
      S(1) => \r0_2[7]_i_8_n_0\,
      S(0) => \r0_2[7]_i_9_n_0\
    );
\r0_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(8),
      Q => r0_2(8),
      R => s_start_i
    );
\r0_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => v_r1_2(9),
      Q => r0_2(9),
      R => s_start_i
    );
\r0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[0]_i_1_n_6\,
      Q => r0_reg(0),
      R => s_start_i
    );
\r0_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r0_reg[0]_i_1_n_0\,
      CO(2) => \r0_reg[0]_i_1_n_1\,
      CO(1) => \r0_reg[0]_i_1_n_2\,
      CO(0) => \r0_reg[0]_i_1_n_3\,
      CYINIT => gtOp,
      DI(3 downto 1) => r0_reg(2 downto 0),
      DI(0) => '0',
      O(3) => \r0_reg[0]_i_1_n_4\,
      O(2) => \r0_reg[0]_i_1_n_5\,
      O(1) => \r0_reg[0]_i_1_n_6\,
      O(0) => \NLW_r0_reg[0]_i_1_O_UNCONNECTED\(0),
      S(3) => \r0[0]_i_2_n_0\,
      S(2) => \r0[0]_i_3_n_0\,
      S(1) => \r0[0]_i_4_n_0\,
      S(0) => '1'
    );
\r0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[7]_i_1_n_4\,
      Q => r0_reg(10),
      R => s_start_i
    );
\r0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[11]_i_1_n_7\,
      Q => r0_reg(11),
      R => s_start_i
    );
\r0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_reg[7]_i_1_n_0\,
      CO(3) => \r0_reg[11]_i_1_n_0\,
      CO(2) => \r0_reg[11]_i_1_n_1\,
      CO(1) => \r0_reg[11]_i_1_n_2\,
      CO(0) => \r0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r0_reg(14 downto 11),
      O(3) => \r0_reg[11]_i_1_n_4\,
      O(2) => \r0_reg[11]_i_1_n_5\,
      O(1) => \r0_reg[11]_i_1_n_6\,
      O(0) => \r0_reg[11]_i_1_n_7\,
      S(3) => \r0[11]_i_2_n_0\,
      S(2) => \r0[11]_i_3_n_0\,
      S(1) => \r0[11]_i_4_n_0\,
      S(0) => \r0[11]_i_5_n_0\
    );
\r0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[11]_i_1_n_6\,
      Q => r0_reg(12),
      R => s_start_i
    );
\r0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[11]_i_1_n_5\,
      Q => r0_reg(13),
      R => s_start_i
    );
\r0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[11]_i_1_n_4\,
      Q => r0_reg(14),
      R => s_start_i
    );
\r0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[15]_i_1_n_7\,
      Q => r0_reg(15),
      R => s_start_i
    );
\r0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_reg[11]_i_1_n_0\,
      CO(3) => \r0_reg[15]_i_1_n_0\,
      CO(2) => \r0_reg[15]_i_1_n_1\,
      CO(1) => \r0_reg[15]_i_1_n_2\,
      CO(0) => \r0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r0_reg(18 downto 15),
      O(3) => \r0_reg[15]_i_1_n_4\,
      O(2) => \r0_reg[15]_i_1_n_5\,
      O(1) => \r0_reg[15]_i_1_n_6\,
      O(0) => \r0_reg[15]_i_1_n_7\,
      S(3) => \r0[15]_i_2_n_0\,
      S(2) => \r0[15]_i_3_n_0\,
      S(1) => \r0[15]_i_4_n_0\,
      S(0) => \r0[15]_i_5_n_0\
    );
\r0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[15]_i_1_n_6\,
      Q => r0_reg(16),
      R => s_start_i
    );
\r0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[15]_i_1_n_5\,
      Q => r0_reg(17),
      R => s_start_i
    );
\r0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[15]_i_1_n_4\,
      Q => r0_reg(18),
      R => s_start_i
    );
\r0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[19]_i_1_n_7\,
      Q => r0_reg(19),
      R => s_start_i
    );
\r0_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_reg[15]_i_1_n_0\,
      CO(3) => \r0_reg[19]_i_1_n_0\,
      CO(2) => \r0_reg[19]_i_1_n_1\,
      CO(1) => \r0_reg[19]_i_1_n_2\,
      CO(0) => \r0_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r0_reg(22 downto 19),
      O(3) => \r0_reg[19]_i_1_n_4\,
      O(2) => \r0_reg[19]_i_1_n_5\,
      O(1) => \r0_reg[19]_i_1_n_6\,
      O(0) => \r0_reg[19]_i_1_n_7\,
      S(3) => \r0[19]_i_2_n_0\,
      S(2) => \r0[19]_i_3_n_0\,
      S(1) => \r0[19]_i_4_n_0\,
      S(0) => \r0[19]_i_5_n_0\
    );
\r0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[0]_i_1_n_5\,
      Q => r0_reg(1),
      R => s_start_i
    );
\r0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[19]_i_1_n_6\,
      Q => r0_reg(20),
      R => s_start_i
    );
\r0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[19]_i_1_n_5\,
      Q => r0_reg(21),
      R => s_start_i
    );
\r0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[19]_i_1_n_4\,
      Q => r0_reg(22),
      R => s_start_i
    );
\r0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[23]_i_1_n_7\,
      Q => r0_reg(23),
      R => s_start_i
    );
\r0_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_reg[19]_i_1_n_0\,
      CO(3 downto 2) => \NLW_r0_reg[23]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r0_reg[23]_i_1_n_2\,
      CO(0) => \r0_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => r0_reg(24 downto 23),
      O(3) => \NLW_r0_reg[23]_i_1_O_UNCONNECTED\(3),
      O(2) => \r0_reg[23]_i_1_n_5\,
      O(1) => \r0_reg[23]_i_1_n_6\,
      O(0) => \r0_reg[23]_i_1_n_7\,
      S(3) => '0',
      S(2) => \r0[23]_i_2_n_0\,
      S(1) => \r0[23]_i_3_n_0\,
      S(0) => \r0[23]_i_4_n_0\
    );
\r0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[23]_i_1_n_6\,
      Q => r0_reg(24),
      R => s_start_i
    );
\r0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[23]_i_1_n_5\,
      Q => r0_reg(25),
      R => s_start_i
    );
\r0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[0]_i_1_n_4\,
      Q => r0_reg(2),
      R => s_start_i
    );
\r0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[3]_i_1_n_7\,
      Q => r0_reg(3),
      R => s_start_i
    );
\r0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_reg[0]_i_1_n_0\,
      CO(3) => \r0_reg[3]_i_1_n_0\,
      CO(2) => \r0_reg[3]_i_1_n_1\,
      CO(1) => \r0_reg[3]_i_1_n_2\,
      CO(0) => \r0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r0_reg(6 downto 3),
      O(3) => \r0_reg[3]_i_1_n_4\,
      O(2) => \r0_reg[3]_i_1_n_5\,
      O(1) => \r0_reg[3]_i_1_n_6\,
      O(0) => \r0_reg[3]_i_1_n_7\,
      S(3) => \r0[3]_i_2_n_0\,
      S(2) => \r0[3]_i_3_n_0\,
      S(1) => \r0[3]_i_4_n_0\,
      S(0) => \r0[3]_i_5_n_0\
    );
\r0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[3]_i_1_n_6\,
      Q => r0_reg(4),
      R => s_start_i
    );
\r0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[3]_i_1_n_5\,
      Q => r0_reg(5),
      R => s_start_i
    );
\r0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[3]_i_1_n_4\,
      Q => r0_reg(6),
      R => s_start_i
    );
\r0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[7]_i_1_n_7\,
      Q => r0_reg(7),
      R => s_start_i
    );
\r0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r0_reg[3]_i_1_n_0\,
      CO(3) => \r0_reg[7]_i_1_n_0\,
      CO(2) => \r0_reg[7]_i_1_n_1\,
      CO(1) => \r0_reg[7]_i_1_n_2\,
      CO(0) => \r0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r0_reg(10 downto 7),
      O(3) => \r0_reg[7]_i_1_n_4\,
      O(2) => \r0_reg[7]_i_1_n_5\,
      O(1) => \r0_reg[7]_i_1_n_6\,
      O(0) => \r0_reg[7]_i_1_n_7\,
      S(3) => \r0[7]_i_2_n_0\,
      S(2) => \r0[7]_i_3_n_0\,
      S(1) => \r0[7]_i_4_n_0\,
      S(0) => \r0[7]_i_5_n_0\
    );
\r0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[7]_i_1_n_6\,
      Q => r0_reg(8),
      R => s_start_i
    );
\r0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \r0_reg[7]_i_1_n_5\,
      Q => r0_reg(9),
      R => s_start_i
    );
\r1[11]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b(8),
      O => \r1[11]_i_10_n_0\
    );
\r1[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => p_0_in(20),
      I1 => gtOp,
      I2 => minusOp(11),
      I3 => r0_reg(11),
      O => \r1[11]_i_2_n_0\
    );
\r1[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => b(10),
      I1 => gtOp,
      I2 => minusOp(10),
      I3 => r0_reg(10),
      O => \r1[11]_i_3_n_0\
    );
\r1[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => p_0_in(16),
      I1 => gtOp,
      I2 => minusOp(9),
      I3 => r0_reg(9),
      O => \r1[11]_i_4_n_0\
    );
\r1[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => b(8),
      I1 => gtOp,
      I2 => minusOp(8),
      I3 => r0_reg(8),
      O => \r1[11]_i_5_n_0\
    );
\r1[11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(20),
      O => \r1[11]_i_7_n_0\
    );
\r1[11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b(10),
      O => \r1[11]_i_8_n_0\
    );
\r1[11]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(16),
      O => \r1[11]_i_9_n_0\
    );
\r1[15]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b(12),
      O => \r1[15]_i_10_n_0\
    );
\r1[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => p_0_in(28),
      I1 => gtOp,
      I2 => minusOp(15),
      I3 => r0_reg(15),
      O => \r1[15]_i_2_n_0\
    );
\r1[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => b(14),
      I1 => gtOp,
      I2 => minusOp(14),
      I3 => r0_reg(14),
      O => \r1[15]_i_3_n_0\
    );
\r1[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => p_0_in(24),
      I1 => gtOp,
      I2 => minusOp(13),
      I3 => r0_reg(13),
      O => \r1[15]_i_4_n_0\
    );
\r1[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => b(12),
      I1 => gtOp,
      I2 => minusOp(12),
      I3 => r0_reg(12),
      O => \r1[15]_i_5_n_0\
    );
\r1[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(28),
      O => \r1[15]_i_7_n_0\
    );
\r1[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b(14),
      O => \r1[15]_i_8_n_0\
    );
\r1[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(24),
      O => \r1[15]_i_9_n_0\
    );
\r1[19]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b(16),
      O => \r1[19]_i_10_n_0\
    );
\r1[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => p_0_in(36),
      I1 => gtOp,
      I2 => minusOp(19),
      I3 => r0_reg(19),
      O => \r1[19]_i_2_n_0\
    );
\r1[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => b(18),
      I1 => gtOp,
      I2 => minusOp(18),
      I3 => r0_reg(18),
      O => \r1[19]_i_3_n_0\
    );
\r1[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => p_0_in(32),
      I1 => gtOp,
      I2 => minusOp(17),
      I3 => r0_reg(17),
      O => \r1[19]_i_4_n_0\
    );
\r1[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => b(16),
      I1 => gtOp,
      I2 => minusOp(16),
      I3 => r0_reg(16),
      O => \r1[19]_i_5_n_0\
    );
\r1[19]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(36),
      O => \r1[19]_i_7_n_0\
    );
\r1[19]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b(18),
      O => \r1[19]_i_8_n_0\
    );
\r1[19]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(32),
      O => \r1[19]_i_9_n_0\
    );
\r1[23]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b(20),
      O => \r1[23]_i_10_n_0\
    );
\r1[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => p_0_in(44),
      I1 => gtOp,
      I2 => minusOp(23),
      I3 => r0_reg(23),
      O => \r1[23]_i_2_n_0\
    );
\r1[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => b(22),
      I1 => gtOp,
      I2 => minusOp(22),
      I3 => r0_reg(22),
      O => \r1[23]_i_3_n_0\
    );
\r1[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => p_0_in(40),
      I1 => gtOp,
      I2 => minusOp(21),
      I3 => r0_reg(21),
      O => \r1[23]_i_4_n_0\
    );
\r1[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => b(20),
      I1 => gtOp,
      I2 => minusOp(20),
      I3 => r0_reg(20),
      O => \r1[23]_i_5_n_0\
    );
\r1[23]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(44),
      O => \r1[23]_i_7_n_0\
    );
\r1[23]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b(22),
      O => \r1[23]_i_8_n_0\
    );
\r1[23]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(40),
      O => \r1[23]_i_9_n_0\
    );
\r1[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => p_0_in(48),
      I1 => gtOp,
      I2 => minusOp(25),
      I3 => r0_reg(25),
      O => \r1[25]_i_2_n_0\
    );
\r1[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => b(24),
      I1 => gtOp,
      I2 => minusOp(24),
      I3 => r0_reg(24),
      O => \r1[25]_i_3_n_0\
    );
\r1[25]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(48),
      O => \r1[25]_i_5_n_0\
    );
\r1[25]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b(24),
      O => \r1[25]_i_6_n_0\
    );
\r1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => p_0_in(4),
      I1 => gtOp,
      I2 => minusOp(3),
      I3 => r0_reg(3),
      O => \r1[3]_i_2_n_0\
    );
\r1[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => b(2),
      I1 => gtOp,
      I2 => minusOp(2),
      I3 => r0_reg(2),
      O => \r1[3]_i_3_n_0\
    );
\r1[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => p_0_in(0),
      I1 => gtOp,
      I2 => minusOp(1),
      I3 => r0_reg(1),
      O => \r1[3]_i_4_n_0\
    );
\r1[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => b(0),
      I1 => gtOp,
      I2 => minusOp(0),
      I3 => r0_reg(0),
      O => \r1[3]_i_5_n_0\
    );
\r1[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(4),
      O => \r1[3]_i_7_n_0\
    );
\r1[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b(2),
      O => \r1[3]_i_8_n_0\
    );
\r1[3]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(0),
      O => \r1[3]_i_9_n_0\
    );
\r1[7]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b(4),
      O => \r1[7]_i_10_n_0\
    );
\r1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => p_0_in(12),
      I1 => gtOp,
      I2 => minusOp(7),
      I3 => r0_reg(7),
      O => \r1[7]_i_2_n_0\
    );
\r1[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => b(6),
      I1 => gtOp,
      I2 => minusOp(6),
      I3 => r0_reg(6),
      O => \r1[7]_i_3_n_0\
    );
\r1[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => p_0_in(8),
      I1 => gtOp,
      I2 => minusOp(5),
      I3 => r0_reg(5),
      O => \r1[7]_i_4_n_0\
    );
\r1[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => b(4),
      I1 => gtOp,
      I2 => minusOp(4),
      I3 => r0_reg(4),
      O => \r1[7]_i_5_n_0\
    );
\r1[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(12),
      O => \r1[7]_i_7_n_0\
    );
\r1[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b(6),
      O => \r1[7]_i_8_n_0\
    );
\r1[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(8),
      O => \r1[7]_i_9_n_0\
    );
\r1_2[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_state_reg_n_0,
      I1 => s_start_i,
      O => r1
    );
\r1_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(0),
      Q => r1_2(0),
      R => '0'
    );
\r1_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(10),
      Q => r1_2(10),
      R => '0'
    );
\r1_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(11),
      Q => r1_2(11),
      R => '0'
    );
\r1_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(12),
      Q => r1_2(12),
      R => '0'
    );
\r1_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(13),
      Q => r1_2(13),
      R => '0'
    );
\r1_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(14),
      Q => r1_2(14),
      R => '0'
    );
\r1_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(15),
      Q => r1_2(15),
      R => '0'
    );
\r1_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(16),
      Q => r1_2(16),
      R => '0'
    );
\r1_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(17),
      Q => r1_2(17),
      R => '0'
    );
\r1_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(18),
      Q => r1_2(18),
      R => '0'
    );
\r1_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(19),
      Q => r1_2(19),
      R => '0'
    );
\r1_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(1),
      Q => r1_2(1),
      R => '0'
    );
\r1_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(20),
      Q => r1_2(20),
      R => '0'
    );
\r1_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(21),
      Q => r1_2(21),
      R => '0'
    );
\r1_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(22),
      Q => r1_2(22),
      R => '0'
    );
\r1_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(23),
      Q => r1_2(23),
      R => '0'
    );
\r1_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(24),
      Q => r1_2(24),
      R => '0'
    );
\r1_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(25),
      Q => r1_2(25),
      R => '0'
    );
\r1_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(26),
      Q => r1_2(26),
      R => '0'
    );
\r1_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(27),
      Q => r1_2(27),
      R => '0'
    );
\r1_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(28),
      Q => r1_2(28),
      R => '0'
    );
\r1_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(29),
      Q => r1_2(29),
      R => '0'
    );
\r1_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(2),
      Q => r1_2(2),
      R => '0'
    );
\r1_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(30),
      Q => r1_2(30),
      R => '0'
    );
\r1_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(31),
      Q => r1_2(31),
      R => '0'
    );
\r1_2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(32),
      Q => r1_2(32),
      R => '0'
    );
\r1_2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(33),
      Q => r1_2(33),
      R => '0'
    );
\r1_2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(34),
      Q => r1_2(34),
      R => '0'
    );
\r1_2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(35),
      Q => r1_2(35),
      R => '0'
    );
\r1_2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(36),
      Q => r1_2(36),
      R => '0'
    );
\r1_2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(37),
      Q => r1_2(37),
      R => '0'
    );
\r1_2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(38),
      Q => r1_2(38),
      R => '0'
    );
\r1_2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(39),
      Q => r1_2(39),
      R => '0'
    );
\r1_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(3),
      Q => r1_2(3),
      R => '0'
    );
\r1_2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(40),
      Q => r1_2(40),
      R => '0'
    );
\r1_2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(41),
      Q => r1_2(41),
      R => '0'
    );
\r1_2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(42),
      Q => r1_2(42),
      R => '0'
    );
\r1_2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(43),
      Q => r1_2(43),
      R => '0'
    );
\r1_2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(44),
      Q => r1_2(44),
      R => '0'
    );
\r1_2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(45),
      Q => r1_2(45),
      R => '0'
    );
\r1_2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(46),
      Q => r1_2(46),
      R => '0'
    );
\r1_2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(47),
      Q => r1_2(47),
      R => '0'
    );
\r1_2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(48),
      Q => r1_2(48),
      R => '0'
    );
\r1_2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(49),
      Q => r1_2(49),
      R => '0'
    );
\r1_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(4),
      Q => r1_2(4),
      R => '0'
    );
\r1_2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(50),
      Q => r1_2(50),
      R => '0'
    );
\r1_2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(51),
      Q => r1_2(51),
      R => '0'
    );
\r1_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(5),
      Q => r1_2(5),
      R => '0'
    );
\r1_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(6),
      Q => r1_2(6),
      R => '0'
    );
\r1_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(7),
      Q => r1_2(7),
      R => '0'
    );
\r1_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(8),
      Q => r1_2(8),
      R => '0'
    );
\r1_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => v_r1_2(9),
      Q => r1_2(9),
      R => '0'
    );
\r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(0),
      Q => \r1_reg_n_0_[0]\,
      R => '0'
    );
\r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(10),
      Q => \r1_reg_n_0_[10]\,
      R => '0'
    );
\r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(11),
      Q => \r1_reg_n_0_[11]\,
      R => '0'
    );
\r1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg[7]_i_1_n_0\,
      CO(3) => \r1_reg[11]_i_1_n_0\,
      CO(2) => \r1_reg[11]_i_1_n_1\,
      CO(1) => \r1_reg[11]_i_1_n_2\,
      CO(0) => \r1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r0_reg(11 downto 8),
      O(3 downto 0) => p_1_out(11 downto 8),
      S(3) => \r1[11]_i_2_n_0\,
      S(2) => \r1[11]_i_3_n_0\,
      S(1) => \r1[11]_i_4_n_0\,
      S(0) => \r1[11]_i_5_n_0\
    );
\r1_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg[7]_i_6_n_0\,
      CO(3) => \r1_reg[11]_i_6_n_0\,
      CO(2) => \r1_reg[11]_i_6_n_1\,
      CO(1) => \r1_reg[11]_i_6_n_2\,
      CO(0) => \r1_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => minusOp(11 downto 8),
      S(3) => \r1[11]_i_7_n_0\,
      S(2) => \r1[11]_i_8_n_0\,
      S(1) => \r1[11]_i_9_n_0\,
      S(0) => \r1[11]_i_10_n_0\
    );
\r1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(12),
      Q => \r1_reg_n_0_[12]\,
      R => '0'
    );
\r1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(13),
      Q => \r1_reg_n_0_[13]\,
      R => '0'
    );
\r1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(14),
      Q => \r1_reg_n_0_[14]\,
      R => '0'
    );
\r1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(15),
      Q => \r1_reg_n_0_[15]\,
      R => '0'
    );
\r1_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg[11]_i_1_n_0\,
      CO(3) => \r1_reg[15]_i_1_n_0\,
      CO(2) => \r1_reg[15]_i_1_n_1\,
      CO(1) => \r1_reg[15]_i_1_n_2\,
      CO(0) => \r1_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r0_reg(15 downto 12),
      O(3 downto 0) => p_1_out(15 downto 12),
      S(3) => \r1[15]_i_2_n_0\,
      S(2) => \r1[15]_i_3_n_0\,
      S(1) => \r1[15]_i_4_n_0\,
      S(0) => \r1[15]_i_5_n_0\
    );
\r1_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg[11]_i_6_n_0\,
      CO(3) => \r1_reg[15]_i_6_n_0\,
      CO(2) => \r1_reg[15]_i_6_n_1\,
      CO(1) => \r1_reg[15]_i_6_n_2\,
      CO(0) => \r1_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => minusOp(15 downto 12),
      S(3) => \r1[15]_i_7_n_0\,
      S(2) => \r1[15]_i_8_n_0\,
      S(1) => \r1[15]_i_9_n_0\,
      S(0) => \r1[15]_i_10_n_0\
    );
\r1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(16),
      Q => \r1_reg_n_0_[16]\,
      R => '0'
    );
\r1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(17),
      Q => \r1_reg_n_0_[17]\,
      R => '0'
    );
\r1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(18),
      Q => \r1_reg_n_0_[18]\,
      R => '0'
    );
\r1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(19),
      Q => \r1_reg_n_0_[19]\,
      R => '0'
    );
\r1_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg[15]_i_1_n_0\,
      CO(3) => \r1_reg[19]_i_1_n_0\,
      CO(2) => \r1_reg[19]_i_1_n_1\,
      CO(1) => \r1_reg[19]_i_1_n_2\,
      CO(0) => \r1_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r0_reg(19 downto 16),
      O(3 downto 0) => p_1_out(19 downto 16),
      S(3) => \r1[19]_i_2_n_0\,
      S(2) => \r1[19]_i_3_n_0\,
      S(1) => \r1[19]_i_4_n_0\,
      S(0) => \r1[19]_i_5_n_0\
    );
\r1_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg[15]_i_6_n_0\,
      CO(3) => \r1_reg[19]_i_6_n_0\,
      CO(2) => \r1_reg[19]_i_6_n_1\,
      CO(1) => \r1_reg[19]_i_6_n_2\,
      CO(0) => \r1_reg[19]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => minusOp(19 downto 16),
      S(3) => \r1[19]_i_7_n_0\,
      S(2) => \r1[19]_i_8_n_0\,
      S(1) => \r1[19]_i_9_n_0\,
      S(0) => \r1[19]_i_10_n_0\
    );
\r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(1),
      Q => \r1_reg_n_0_[1]\,
      R => '0'
    );
\r1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(20),
      Q => \r1_reg_n_0_[20]\,
      R => '0'
    );
\r1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(21),
      Q => \r1_reg_n_0_[21]\,
      R => '0'
    );
\r1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(22),
      Q => \r1_reg_n_0_[22]\,
      R => '0'
    );
\r1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(23),
      Q => \r1_reg_n_0_[23]\,
      R => '0'
    );
\r1_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg[19]_i_1_n_0\,
      CO(3) => \r1_reg[23]_i_1_n_0\,
      CO(2) => \r1_reg[23]_i_1_n_1\,
      CO(1) => \r1_reg[23]_i_1_n_2\,
      CO(0) => \r1_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r0_reg(23 downto 20),
      O(3 downto 0) => p_1_out(23 downto 20),
      S(3) => \r1[23]_i_2_n_0\,
      S(2) => \r1[23]_i_3_n_0\,
      S(1) => \r1[23]_i_4_n_0\,
      S(0) => \r1[23]_i_5_n_0\
    );
\r1_reg[23]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg[19]_i_6_n_0\,
      CO(3) => \r1_reg[23]_i_6_n_0\,
      CO(2) => \r1_reg[23]_i_6_n_1\,
      CO(1) => \r1_reg[23]_i_6_n_2\,
      CO(0) => \r1_reg[23]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => minusOp(23 downto 20),
      S(3) => \r1[23]_i_7_n_0\,
      S(2) => \r1[23]_i_8_n_0\,
      S(1) => \r1[23]_i_9_n_0\,
      S(0) => \r1[23]_i_10_n_0\
    );
\r1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(24),
      Q => \r1_reg_n_0_[24]\,
      R => '0'
    );
\r1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(25),
      Q => \r1_reg_n_0_[25]\,
      R => '0'
    );
\r1_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg[23]_i_1_n_0\,
      CO(3 downto 1) => \NLW_r1_reg[25]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r1_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => r0_reg(24),
      O(3 downto 2) => \NLW_r1_reg[25]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_1_out(25 downto 24),
      S(3 downto 2) => B"00",
      S(1) => \r1[25]_i_2_n_0\,
      S(0) => \r1[25]_i_3_n_0\
    );
\r1_reg[25]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg[23]_i_6_n_0\,
      CO(3 downto 1) => \NLW_r1_reg[25]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r1_reg[25]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r1_reg[25]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => minusOp(25 downto 24),
      S(3 downto 2) => B"00",
      S(1) => \r1[25]_i_5_n_0\,
      S(0) => \r1[25]_i_6_n_0\
    );
\r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(2),
      Q => \r1_reg_n_0_[2]\,
      R => '0'
    );
\r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(3),
      Q => \r1_reg_n_0_[3]\,
      R => '0'
    );
\r1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r1_reg[3]_i_1_n_0\,
      CO(2) => \r1_reg[3]_i_1_n_1\,
      CO(1) => \r1_reg[3]_i_1_n_2\,
      CO(0) => \r1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r0_reg(3 downto 0),
      O(3 downto 0) => p_1_out(3 downto 0),
      S(3) => \r1[3]_i_2_n_0\,
      S(2) => \r1[3]_i_3_n_0\,
      S(1) => \r1[3]_i_4_n_0\,
      S(0) => \r1[3]_i_5_n_0\
    );
\r1_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r1_reg[3]_i_6_n_0\,
      CO(2) => \r1_reg[3]_i_6_n_1\,
      CO(1) => \r1_reg[3]_i_6_n_2\,
      CO(0) => \r1_reg[3]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => minusOp(3 downto 0),
      S(3) => \r1[3]_i_7_n_0\,
      S(2) => \r1[3]_i_8_n_0\,
      S(1) => \r1[3]_i_9_n_0\,
      S(0) => b(0)
    );
\r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(4),
      Q => \r1_reg_n_0_[4]\,
      R => '0'
    );
\r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(5),
      Q => \r1_reg_n_0_[5]\,
      R => '0'
    );
\r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(6),
      Q => \r1_reg_n_0_[6]\,
      R => '0'
    );
\r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(7),
      Q => \r1_reg_n_0_[7]\,
      R => '0'
    );
\r1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg[3]_i_1_n_0\,
      CO(3) => \r1_reg[7]_i_1_n_0\,
      CO(2) => \r1_reg[7]_i_1_n_1\,
      CO(1) => \r1_reg[7]_i_1_n_2\,
      CO(0) => \r1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r0_reg(7 downto 4),
      O(3 downto 0) => p_1_out(7 downto 4),
      S(3) => \r1[7]_i_2_n_0\,
      S(2) => \r1[7]_i_3_n_0\,
      S(1) => \r1[7]_i_4_n_0\,
      S(0) => \r1[7]_i_5_n_0\
    );
\r1_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r1_reg[3]_i_6_n_0\,
      CO(3) => \r1_reg[7]_i_6_n_0\,
      CO(2) => \r1_reg[7]_i_6_n_1\,
      CO(1) => \r1_reg[7]_i_6_n_2\,
      CO(0) => \r1_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => minusOp(7 downto 4),
      S(3) => \r1[7]_i_7_n_0\,
      S(2) => \r1[7]_i_8_n_0\,
      S(1) => \r1[7]_i_9_n_0\,
      S(0) => \r1[7]_i_10_n_0\
    );
\r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(8),
      Q => \r1_reg_n_0_[8]\,
      R => '0'
    );
\r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => r1,
      D => p_1_out(9),
      Q => \r1_reg_n_0_[9]\,
      R => '0'
    );
\s_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_count_reg(0),
      O => s_count0(0)
    );
\s_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_count_reg(0),
      I1 => s_count_reg(1),
      O => s_count0(1)
    );
\s_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => s_count_reg(2),
      I1 => s_count_reg(1),
      I2 => s_count_reg(0),
      O => s_count0(2)
    );
\s_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => s_count_reg(3),
      I1 => s_count_reg(0),
      I2 => s_count_reg(1),
      I3 => s_count_reg(2),
      O => s_count0(3)
    );
\s_count[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \s_count[4]_i_3__0_n_0\,
      I1 => s_state_reg_n_0,
      I2 => s_start_i,
      O => \s_count[4]_i_1__0_n_0\
    );
\s_count[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => s_count_reg(4),
      I1 => s_count_reg(2),
      I2 => s_count_reg(1),
      I3 => s_count_reg(0),
      I4 => s_count_reg(3),
      O => s_count0(4)
    );
\s_count[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_count_reg(3),
      I1 => s_count_reg(0),
      I2 => s_count_reg(1),
      I3 => s_count_reg(2),
      I4 => s_count_reg(4),
      O => \s_count[4]_i_3__0_n_0\
    );
\s_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => s_count0(0),
      Q => s_count_reg(0),
      R => \s_count[4]_i_1__0_n_0\
    );
\s_count_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => s_count0(1),
      Q => s_count_reg(1),
      S => \s_count[4]_i_1__0_n_0\
    );
\s_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => s_count0(2),
      Q => s_count_reg(2),
      R => \s_count[4]_i_1__0_n_0\
    );
\s_count_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => s_count0(3),
      Q => s_count_reg(3),
      S => \s_count[4]_i_1__0_n_0\
    );
\s_count_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => s_count0(4),
      Q => s_count_reg(4),
      S => \s_count[4]_i_1__0_n_0\
    );
\s_exp_o[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \s_exp_o[7]_i_5_n_0\,
      I1 => \s_exp_o[7]_i_6_n_0\,
      I2 => \s_exp_o[7]_i_7_n_0\,
      I3 => \s_exp_o[7]_i_8_n_0\,
      I4 => \s_exp_o[7]_i_9_n_0\,
      I5 => \s_rad_i_reg[28]_0\,
      O => \^s_opa_i_reg[5]\
    );
\s_exp_o[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(7),
      I3 => Q(6),
      O => \s_exp_o[7]_i_5_n_0\
    );
\s_exp_o[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(11),
      I3 => Q(10),
      O => \s_exp_o[7]_i_6_n_0\
    );
\s_exp_o[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(17),
      I1 => Q(16),
      I2 => Q(19),
      I3 => Q(18),
      O => \s_exp_o[7]_i_7_n_0\
    );
\s_exp_o[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(13),
      I1 => Q(12),
      I2 => Q(15),
      I3 => Q(14),
      O => \s_exp_o[7]_i_8_n_0\
    );
\s_exp_o[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(22),
      I1 => Q(24),
      I2 => Q(20),
      I3 => Q(21),
      I4 => Q(3),
      I5 => Q(2),
      O => \s_exp_o[7]_i_9_n_0\
    );
s_ine_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F011"
    )
        port map (
      I0 => eqOp0_out,
      I1 => eqOp,
      I2 => s_ine_o_reg_n_0,
      I3 => \s_count[4]_i_3__0_n_0\,
      O => s_ine_o_i_1_n_0
    );
s_ine_o_i_100: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(18),
      I1 => \r1_reg_n_0_[17]\,
      O => s_ine_o_i_100_n_0
    );
s_ine_o_i_101: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(17),
      I1 => \r1_reg_n_0_[16]\,
      O => s_ine_o_i_101_n_0
    );
s_ine_o_i_102: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(16),
      I1 => \r1_reg_n_0_[15]\,
      O => s_ine_o_i_102_n_0
    );
s_ine_o_i_103: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[18]\,
      I1 => r1_2(19),
      I2 => \r1_reg_n_0_[19]\,
      I3 => r1_2(20),
      O => s_ine_o_i_103_n_0
    );
s_ine_o_i_104: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[17]\,
      I1 => r1_2(18),
      I2 => \r1_reg_n_0_[18]\,
      I3 => r1_2(19),
      O => s_ine_o_i_104_n_0
    );
s_ine_o_i_105: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[16]\,
      I1 => r1_2(17),
      I2 => \r1_reg_n_0_[17]\,
      I3 => r1_2(18),
      O => s_ine_o_i_105_n_0
    );
s_ine_o_i_106: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[15]\,
      I1 => r1_2(16),
      I2 => \r1_reg_n_0_[16]\,
      I3 => r1_2(17),
      O => s_ine_o_i_106_n_0
    );
s_ine_o_i_107: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(15),
      I1 => \r1_reg_n_0_[14]\,
      O => s_ine_o_i_107_n_0
    );
s_ine_o_i_108: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(14),
      I1 => \r1_reg_n_0_[13]\,
      O => s_ine_o_i_108_n_0
    );
s_ine_o_i_109: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(13),
      I1 => \r1_reg_n_0_[12]\,
      O => s_ine_o_i_109_n_0
    );
s_ine_o_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => r1_2(47),
      I1 => s_rad_i(47),
      I2 => r1_2(46),
      I3 => s_rad_i(46),
      I4 => s_rad_i(45),
      I5 => r1_2(45),
      O => s_ine_o_i_11_n_0
    );
s_ine_o_i_110: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(12),
      I1 => \r1_reg_n_0_[11]\,
      O => s_ine_o_i_110_n_0
    );
s_ine_o_i_111: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[14]\,
      I1 => r1_2(15),
      I2 => \r1_reg_n_0_[15]\,
      I3 => r1_2(16),
      O => s_ine_o_i_111_n_0
    );
s_ine_o_i_112: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[13]\,
      I1 => r1_2(14),
      I2 => \r1_reg_n_0_[14]\,
      I3 => r1_2(15),
      O => s_ine_o_i_112_n_0
    );
s_ine_o_i_113: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[12]\,
      I1 => r1_2(13),
      I2 => \r1_reg_n_0_[13]\,
      I3 => r1_2(14),
      O => s_ine_o_i_113_n_0
    );
s_ine_o_i_114: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[11]\,
      I1 => r1_2(12),
      I2 => \r1_reg_n_0_[12]\,
      I3 => r1_2(13),
      O => s_ine_o_i_114_n_0
    );
s_ine_o_i_115: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(11),
      I1 => \r1_reg_n_0_[10]\,
      O => s_ine_o_i_115_n_0
    );
s_ine_o_i_116: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(10),
      I1 => \r1_reg_n_0_[9]\,
      O => s_ine_o_i_116_n_0
    );
s_ine_o_i_117: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(9),
      I1 => \r1_reg_n_0_[8]\,
      O => s_ine_o_i_117_n_0
    );
s_ine_o_i_118: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(8),
      I1 => \r1_reg_n_0_[7]\,
      O => s_ine_o_i_118_n_0
    );
s_ine_o_i_119: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[10]\,
      I1 => r1_2(11),
      I2 => \r1_reg_n_0_[11]\,
      I3 => r1_2(12),
      O => s_ine_o_i_119_n_0
    );
s_ine_o_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => r1_2(43),
      I1 => s_rad_i(43),
      I2 => r1_2(44),
      I3 => s_rad_i(44),
      I4 => s_rad_i(42),
      I5 => r1_2(42),
      O => s_ine_o_i_12_n_0
    );
s_ine_o_i_120: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[9]\,
      I1 => r1_2(10),
      I2 => \r1_reg_n_0_[10]\,
      I3 => r1_2(11),
      O => s_ine_o_i_120_n_0
    );
s_ine_o_i_121: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[8]\,
      I1 => r1_2(9),
      I2 => \r1_reg_n_0_[9]\,
      I3 => r1_2(10),
      O => s_ine_o_i_121_n_0
    );
s_ine_o_i_122: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[7]\,
      I1 => r1_2(8),
      I2 => \r1_reg_n_0_[8]\,
      I3 => r1_2(9),
      O => s_ine_o_i_122_n_0
    );
s_ine_o_i_123: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(7),
      I1 => \r1_reg_n_0_[6]\,
      O => s_ine_o_i_123_n_0
    );
s_ine_o_i_124: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(6),
      I1 => \r1_reg_n_0_[5]\,
      O => s_ine_o_i_124_n_0
    );
s_ine_o_i_125: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(5),
      I1 => \r1_reg_n_0_[4]\,
      O => s_ine_o_i_125_n_0
    );
s_ine_o_i_126: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(4),
      I1 => \r1_reg_n_0_[3]\,
      O => s_ine_o_i_126_n_0
    );
s_ine_o_i_127: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[6]\,
      I1 => r1_2(7),
      I2 => \r1_reg_n_0_[7]\,
      I3 => r1_2(8),
      O => s_ine_o_i_127_n_0
    );
s_ine_o_i_128: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[5]\,
      I1 => r1_2(6),
      I2 => \r1_reg_n_0_[6]\,
      I3 => r1_2(7),
      O => s_ine_o_i_128_n_0
    );
s_ine_o_i_129: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[4]\,
      I1 => r1_2(5),
      I2 => \r1_reg_n_0_[5]\,
      I3 => r1_2(6),
      O => s_ine_o_i_129_n_0
    );
s_ine_o_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => r1_2(41),
      I1 => s_rad_i(41),
      I2 => r1_2(40),
      I3 => s_rad_i(40),
      I4 => s_rad_i(39),
      I5 => r1_2(39),
      O => s_ine_o_i_13_n_0
    );
s_ine_o_i_130: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[3]\,
      I1 => r1_2(4),
      I2 => \r1_reg_n_0_[4]\,
      I3 => r1_2(5),
      O => s_ine_o_i_130_n_0
    );
s_ine_o_i_131: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(3),
      I1 => \r1_reg_n_0_[2]\,
      O => s_ine_o_i_131_n_0
    );
s_ine_o_i_132: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(2),
      I1 => \r1_reg_n_0_[1]\,
      O => s_ine_o_i_132_n_0
    );
s_ine_o_i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[0]\,
      O => s_ine_o_i_133_n_0
    );
s_ine_o_i_134: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[2]\,
      I1 => r1_2(3),
      I2 => \r1_reg_n_0_[3]\,
      I3 => r1_2(4),
      O => s_ine_o_i_134_n_0
    );
s_ine_o_i_135: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[1]\,
      I1 => r1_2(2),
      I2 => \r1_reg_n_0_[2]\,
      I3 => r1_2(3),
      O => s_ine_o_i_135_n_0
    );
s_ine_o_i_136: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r1_reg_n_0_[0]\,
      I1 => \r1_reg_n_0_[1]\,
      I2 => r1_2(2),
      O => s_ine_o_i_136_n_0
    );
s_ine_o_i_137: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r1_reg_n_0_[0]\,
      I1 => r1_2(1),
      O => s_ine_o_i_137_n_0
    );
s_ine_o_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => r1_2(37),
      I1 => s_rad_i(37),
      I2 => r1_2(38),
      I3 => s_rad_i(38),
      I4 => s_rad_i(36),
      I5 => r1_2(36),
      O => s_ine_o_i_14_n_0
    );
s_ine_o_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => L(45),
      I1 => s_rad_i(45),
      I2 => L(47),
      I3 => s_rad_i(47),
      I4 => s_rad_i(46),
      I5 => L(46),
      O => s_ine_o_i_16_n_0
    );
s_ine_o_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => L(42),
      I1 => s_rad_i(42),
      I2 => L(43),
      I3 => s_rad_i(43),
      I4 => s_rad_i(44),
      I5 => L(44),
      O => s_ine_o_i_17_n_0
    );
s_ine_o_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => L(39),
      I1 => s_rad_i(39),
      I2 => L(41),
      I3 => s_rad_i(41),
      I4 => s_rad_i(40),
      I5 => L(40),
      O => s_ine_o_i_18_n_0
    );
s_ine_o_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => L(36),
      I1 => s_rad_i(36),
      I2 => L(37),
      I3 => s_rad_i(37),
      I4 => s_rad_i(38),
      I5 => L(38),
      O => s_ine_o_i_19_n_0
    );
s_ine_o_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => r1_2(35),
      I1 => s_rad_i(35),
      I2 => r1_2(34),
      I3 => s_rad_i(34),
      I4 => s_rad_i(33),
      I5 => r1_2(33),
      O => s_ine_o_i_23_n_0
    );
s_ine_o_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => r1_2(31),
      I1 => s_rad_i(31),
      I2 => r1_2(32),
      I3 => s_rad_i(32),
      I4 => s_rad_i(30),
      I5 => r1_2(30),
      O => s_ine_o_i_24_n_0
    );
s_ine_o_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => r1_2(29),
      I1 => s_rad_i(29),
      I2 => r1_2(28),
      I3 => s_rad_i(28),
      I4 => r1_2(27),
      O => s_ine_o_i_25_n_0
    );
s_ine_o_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => r1_2(25),
      I1 => r1_2(24),
      I2 => r1_2(26),
      O => s_ine_o_i_26_n_0
    );
s_ine_o_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => L(33),
      I1 => s_rad_i(33),
      I2 => L(35),
      I3 => s_rad_i(35),
      I4 => s_rad_i(34),
      I5 => L(34),
      O => s_ine_o_i_28_n_0
    );
s_ine_o_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => L(30),
      I1 => s_rad_i(30),
      I2 => L(31),
      I3 => s_rad_i(31),
      I4 => s_rad_i(32),
      I5 => L(32),
      O => s_ine_o_i_29_n_0
    );
s_ine_o_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => L(27),
      I1 => L(29),
      I2 => s_rad_i(29),
      I3 => s_rad_i(28),
      I4 => L(28),
      O => s_ine_o_i_30_n_0
    );
s_ine_o_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => L(26),
      I1 => L(25),
      I2 => L(24),
      O => s_ine_o_i_31_n_0
    );
s_ine_o_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(50),
      I1 => r1_2(51),
      O => s_ine_o_i_35_n_0
    );
s_ine_o_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(49),
      I1 => r1_2(50),
      O => s_ine_o_i_36_n_0
    );
s_ine_o_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(48),
      I1 => r1_2(49),
      O => s_ine_o_i_37_n_0
    );
s_ine_o_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(47),
      I1 => r1_2(48),
      O => s_ine_o_i_38_n_0
    );
s_ine_o_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(46),
      I1 => r1_2(47),
      O => s_ine_o_i_39_n_0
    );
s_ine_o_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(45),
      I1 => r1_2(46),
      O => s_ine_o_i_40_n_0
    );
s_ine_o_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(44),
      I1 => r1_2(45),
      O => s_ine_o_i_41_n_0
    );
s_ine_o_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => r1_2(23),
      I1 => r1_2(22),
      I2 => r1_2(21),
      O => s_ine_o_i_43_n_0
    );
s_ine_o_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => r1_2(19),
      I1 => r1_2(18),
      I2 => r1_2(20),
      O => s_ine_o_i_44_n_0
    );
s_ine_o_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => r1_2(17),
      I1 => r1_2(16),
      I2 => r1_2(15),
      O => s_ine_o_i_45_n_0
    );
s_ine_o_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => r1_2(13),
      I1 => r1_2(12),
      I2 => r1_2(14),
      O => s_ine_o_i_46_n_0
    );
s_ine_o_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => L(23),
      I1 => L(22),
      I2 => L(21),
      O => s_ine_o_i_48_n_0
    );
s_ine_o_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => L(20),
      I1 => L(19),
      I2 => L(18),
      O => s_ine_o_i_49_n_0
    );
s_ine_o_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_rad_i(51),
      I1 => r1_2(51),
      O => s_ine_o_i_5_n_0
    );
s_ine_o_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => L(17),
      I1 => L(16),
      I2 => L(15),
      O => s_ine_o_i_50_n_0
    );
s_ine_o_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => L(14),
      I1 => L(13),
      I2 => L(12),
      O => s_ine_o_i_51_n_0
    );
s_ine_o_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(43),
      I1 => r1_2(44),
      O => s_ine_o_i_55_n_0
    );
s_ine_o_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(42),
      I1 => r1_2(43),
      O => s_ine_o_i_56_n_0
    );
s_ine_o_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(41),
      I1 => r1_2(42),
      O => s_ine_o_i_57_n_0
    );
s_ine_o_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(40),
      I1 => r1_2(41),
      O => s_ine_o_i_58_n_0
    );
s_ine_o_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(39),
      I1 => r1_2(40),
      O => s_ine_o_i_59_n_0
    );
s_ine_o_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => r1_2(49),
      I1 => s_rad_i(49),
      I2 => r1_2(50),
      I3 => s_rad_i(50),
      I4 => s_rad_i(48),
      I5 => r1_2(48),
      O => s_ine_o_i_6_n_0
    );
s_ine_o_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(38),
      I1 => r1_2(39),
      O => s_ine_o_i_60_n_0
    );
s_ine_o_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(37),
      I1 => r1_2(38),
      O => s_ine_o_i_61_n_0
    );
s_ine_o_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(36),
      I1 => r1_2(37),
      O => s_ine_o_i_62_n_0
    );
s_ine_o_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(35),
      I1 => r1_2(36),
      O => s_ine_o_i_63_n_0
    );
s_ine_o_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(34),
      I1 => r1_2(35),
      O => s_ine_o_i_64_n_0
    );
s_ine_o_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(33),
      I1 => r1_2(34),
      O => s_ine_o_i_65_n_0
    );
s_ine_o_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(32),
      I1 => r1_2(33),
      O => s_ine_o_i_66_n_0
    );
s_ine_o_i_67: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => r1_2(11),
      I1 => r1_2(10),
      I2 => r1_2(9),
      O => s_ine_o_i_67_n_0
    );
s_ine_o_i_68: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => r1_2(7),
      I1 => r1_2(6),
      I2 => r1_2(8),
      O => s_ine_o_i_68_n_0
    );
s_ine_o_i_69: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => r1_2(5),
      I1 => r1_2(4),
      I2 => r1_2(3),
      O => s_ine_o_i_69_n_0
    );
s_ine_o_i_70: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => r1_2(1),
      I1 => r1_2(0),
      I2 => r1_2(2),
      O => s_ine_o_i_70_n_0
    );
s_ine_o_i_71: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => L(11),
      I1 => L(10),
      I2 => L(9),
      O => s_ine_o_i_71_n_0
    );
s_ine_o_i_72: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => L(8),
      I1 => L(7),
      I2 => L(6),
      O => s_ine_o_i_72_n_0
    );
s_ine_o_i_73: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => L(5),
      I1 => L(4),
      I2 => L(3),
      O => s_ine_o_i_73_n_0
    );
s_ine_o_i_74: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => L(2),
      I1 => r1_2(0),
      I2 => L(1),
      O => s_ine_o_i_74_n_0
    );
s_ine_o_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(31),
      I1 => r1_2(32),
      O => s_ine_o_i_78_n_0
    );
s_ine_o_i_79: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(30),
      I1 => r1_2(31),
      O => s_ine_o_i_79_n_0
    );
s_ine_o_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_rad_i(51),
      I1 => L(51),
      O => s_ine_o_i_8_n_0
    );
s_ine_o_i_80: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(29),
      I1 => r1_2(30),
      O => s_ine_o_i_80_n_0
    );
s_ine_o_i_81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(28),
      I1 => r1_2(29),
      O => s_ine_o_i_81_n_0
    );
s_ine_o_i_82: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(26),
      I1 => \r1_reg_n_0_[25]\,
      O => s_ine_o_i_82_n_0
    );
s_ine_o_i_83: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(25),
      I1 => \r1_reg_n_0_[24]\,
      O => s_ine_o_i_83_n_0
    );
s_ine_o_i_84: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(24),
      I1 => \r1_reg_n_0_[23]\,
      O => s_ine_o_i_84_n_0
    );
s_ine_o_i_85: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r1_2(27),
      I1 => r1_2(28),
      O => s_ine_o_i_85_n_0
    );
s_ine_o_i_86: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r1_reg_n_0_[25]\,
      I1 => r1_2(26),
      I2 => r1_2(27),
      O => s_ine_o_i_86_n_0
    );
s_ine_o_i_87: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[24]\,
      I1 => r1_2(25),
      I2 => \r1_reg_n_0_[25]\,
      I3 => r1_2(26),
      O => s_ine_o_i_87_n_0
    );
s_ine_o_i_88: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[23]\,
      I1 => r1_2(24),
      I2 => \r1_reg_n_0_[24]\,
      I3 => r1_2(25),
      O => s_ine_o_i_88_n_0
    );
s_ine_o_i_89: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(23),
      I1 => \r1_reg_n_0_[22]\,
      O => s_ine_o_i_89_n_0
    );
s_ine_o_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => L(48),
      I1 => s_rad_i(48),
      I2 => L(49),
      I3 => s_rad_i(49),
      I4 => s_rad_i(50),
      I5 => L(50),
      O => s_ine_o_i_9_n_0
    );
s_ine_o_i_90: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(22),
      I1 => \r1_reg_n_0_[21]\,
      O => s_ine_o_i_90_n_0
    );
s_ine_o_i_91: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(21),
      I1 => \r1_reg_n_0_[20]\,
      O => s_ine_o_i_91_n_0
    );
s_ine_o_i_92: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(20),
      I1 => \r1_reg_n_0_[19]\,
      O => s_ine_o_i_92_n_0
    );
s_ine_o_i_93: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[22]\,
      I1 => r1_2(23),
      I2 => \r1_reg_n_0_[23]\,
      I3 => r1_2(24),
      O => s_ine_o_i_93_n_0
    );
s_ine_o_i_94: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[21]\,
      I1 => r1_2(22),
      I2 => \r1_reg_n_0_[22]\,
      I3 => r1_2(23),
      O => s_ine_o_i_94_n_0
    );
s_ine_o_i_95: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[20]\,
      I1 => r1_2(21),
      I2 => \r1_reg_n_0_[21]\,
      I3 => r1_2(22),
      O => s_ine_o_i_95_n_0
    );
s_ine_o_i_96: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r1_reg_n_0_[19]\,
      I1 => r1_2(20),
      I2 => \r1_reg_n_0_[20]\,
      I3 => r1_2(21),
      O => s_ine_o_i_96_n_0
    );
s_ine_o_i_99: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r1_2(19),
      I1 => \r1_reg_n_0_[18]\,
      O => s_ine_o_i_99_n_0
    );
s_ine_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_ine_o_i_1_n_0,
      Q => s_ine_o_reg_n_0,
      R => '0'
    );
s_ine_o_reg_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_22_n_0,
      CO(3) => s_ine_o_reg_i_10_n_0,
      CO(2) => s_ine_o_reg_i_10_n_1,
      CO(1) => s_ine_o_reg_i_10_n_2,
      CO(0) => s_ine_o_reg_i_10_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_s_ine_o_reg_i_10_O_UNCONNECTED(3 downto 0),
      S(3) => s_ine_o_i_23_n_0,
      S(2) => s_ine_o_i_24_n_0,
      S(1) => s_ine_o_i_25_n_0,
      S(0) => s_ine_o_i_26_n_0
    );
s_ine_o_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_27_n_0,
      CO(3) => s_ine_o_reg_i_15_n_0,
      CO(2) => s_ine_o_reg_i_15_n_1,
      CO(1) => s_ine_o_reg_i_15_n_2,
      CO(0) => s_ine_o_reg_i_15_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_s_ine_o_reg_i_15_O_UNCONNECTED(3 downto 0),
      S(3) => s_ine_o_i_28_n_0,
      S(2) => s_ine_o_i_29_n_0,
      S(1) => s_ine_o_i_30_n_0,
      S(0) => s_ine_o_i_31_n_0
    );
s_ine_o_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_4_n_0,
      CO(3 downto 2) => NLW_s_ine_o_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => eqOp0_out,
      CO(0) => s_ine_o_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_s_ine_o_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => s_ine_o_i_5_n_0,
      S(0) => s_ine_o_i_6_n_0
    );
s_ine_o_reg_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_21_n_0,
      CO(3 downto 2) => NLW_s_ine_o_reg_i_20_CO_UNCONNECTED(3 downto 2),
      CO(1) => s_ine_o_reg_i_20_n_2,
      CO(0) => s_ine_o_reg_i_20_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => r1_2(49 downto 48),
      O(3) => NLW_s_ine_o_reg_i_20_O_UNCONNECTED(3),
      O(2 downto 0) => L(51 downto 49),
      S(3) => '0',
      S(2) => s_ine_o_i_35_n_0,
      S(1) => s_ine_o_i_36_n_0,
      S(0) => s_ine_o_i_37_n_0
    );
s_ine_o_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_32_n_0,
      CO(3) => s_ine_o_reg_i_21_n_0,
      CO(2) => s_ine_o_reg_i_21_n_1,
      CO(1) => s_ine_o_reg_i_21_n_2,
      CO(0) => s_ine_o_reg_i_21_n_3,
      CYINIT => '0',
      DI(3 downto 0) => r1_2(47 downto 44),
      O(3 downto 0) => L(48 downto 45),
      S(3) => s_ine_o_i_38_n_0,
      S(2) => s_ine_o_i_39_n_0,
      S(1) => s_ine_o_i_40_n_0,
      S(0) => s_ine_o_i_41_n_0
    );
s_ine_o_reg_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_42_n_0,
      CO(3) => s_ine_o_reg_i_22_n_0,
      CO(2) => s_ine_o_reg_i_22_n_1,
      CO(1) => s_ine_o_reg_i_22_n_2,
      CO(0) => s_ine_o_reg_i_22_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_s_ine_o_reg_i_22_O_UNCONNECTED(3 downto 0),
      S(3) => s_ine_o_i_43_n_0,
      S(2) => s_ine_o_i_44_n_0,
      S(1) => s_ine_o_i_45_n_0,
      S(0) => s_ine_o_i_46_n_0
    );
s_ine_o_reg_i_27: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_47_n_0,
      CO(3) => s_ine_o_reg_i_27_n_0,
      CO(2) => s_ine_o_reg_i_27_n_1,
      CO(1) => s_ine_o_reg_i_27_n_2,
      CO(0) => s_ine_o_reg_i_27_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_s_ine_o_reg_i_27_O_UNCONNECTED(3 downto 0),
      S(3) => s_ine_o_i_48_n_0,
      S(2) => s_ine_o_i_49_n_0,
      S(1) => s_ine_o_i_50_n_0,
      S(0) => s_ine_o_i_51_n_0
    );
s_ine_o_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_7_n_0,
      CO(3 downto 2) => NLW_s_ine_o_reg_i_3_CO_UNCONNECTED(3 downto 2),
      CO(1) => eqOp,
      CO(0) => s_ine_o_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_s_ine_o_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => s_ine_o_i_8_n_0,
      S(0) => s_ine_o_i_9_n_0
    );
s_ine_o_reg_i_32: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_33_n_0,
      CO(3) => s_ine_o_reg_i_32_n_0,
      CO(2) => s_ine_o_reg_i_32_n_1,
      CO(1) => s_ine_o_reg_i_32_n_2,
      CO(0) => s_ine_o_reg_i_32_n_3,
      CYINIT => '0',
      DI(3 downto 0) => r1_2(43 downto 40),
      O(3 downto 0) => L(44 downto 41),
      S(3) => s_ine_o_i_55_n_0,
      S(2) => s_ine_o_i_56_n_0,
      S(1) => s_ine_o_i_57_n_0,
      S(0) => s_ine_o_i_58_n_0
    );
s_ine_o_reg_i_33: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_34_n_0,
      CO(3) => s_ine_o_reg_i_33_n_0,
      CO(2) => s_ine_o_reg_i_33_n_1,
      CO(1) => s_ine_o_reg_i_33_n_2,
      CO(0) => s_ine_o_reg_i_33_n_3,
      CYINIT => '0',
      DI(3 downto 0) => r1_2(39 downto 36),
      O(3 downto 0) => L(40 downto 37),
      S(3) => s_ine_o_i_59_n_0,
      S(2) => s_ine_o_i_60_n_0,
      S(1) => s_ine_o_i_61_n_0,
      S(0) => s_ine_o_i_62_n_0
    );
s_ine_o_reg_i_34: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_52_n_0,
      CO(3) => s_ine_o_reg_i_34_n_0,
      CO(2) => s_ine_o_reg_i_34_n_1,
      CO(1) => s_ine_o_reg_i_34_n_2,
      CO(0) => s_ine_o_reg_i_34_n_3,
      CYINIT => '0',
      DI(3 downto 0) => r1_2(35 downto 32),
      O(3 downto 0) => L(36 downto 33),
      S(3) => s_ine_o_i_63_n_0,
      S(2) => s_ine_o_i_64_n_0,
      S(1) => s_ine_o_i_65_n_0,
      S(0) => s_ine_o_i_66_n_0
    );
s_ine_o_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_10_n_0,
      CO(3) => s_ine_o_reg_i_4_n_0,
      CO(2) => s_ine_o_reg_i_4_n_1,
      CO(1) => s_ine_o_reg_i_4_n_2,
      CO(0) => s_ine_o_reg_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_s_ine_o_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => s_ine_o_i_11_n_0,
      S(2) => s_ine_o_i_12_n_0,
      S(1) => s_ine_o_i_13_n_0,
      S(0) => s_ine_o_i_14_n_0
    );
s_ine_o_reg_i_42: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_ine_o_reg_i_42_n_0,
      CO(2) => s_ine_o_reg_i_42_n_1,
      CO(1) => s_ine_o_reg_i_42_n_2,
      CO(0) => s_ine_o_reg_i_42_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_s_ine_o_reg_i_42_O_UNCONNECTED(3 downto 0),
      S(3) => s_ine_o_i_67_n_0,
      S(2) => s_ine_o_i_68_n_0,
      S(1) => s_ine_o_i_69_n_0,
      S(0) => s_ine_o_i_70_n_0
    );
s_ine_o_reg_i_47: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_ine_o_reg_i_47_n_0,
      CO(2) => s_ine_o_reg_i_47_n_1,
      CO(1) => s_ine_o_reg_i_47_n_2,
      CO(0) => s_ine_o_reg_i_47_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_s_ine_o_reg_i_47_O_UNCONNECTED(3 downto 0),
      S(3) => s_ine_o_i_71_n_0,
      S(2) => s_ine_o_i_72_n_0,
      S(1) => s_ine_o_i_73_n_0,
      S(0) => s_ine_o_i_74_n_0
    );
s_ine_o_reg_i_52: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_53_n_0,
      CO(3) => s_ine_o_reg_i_52_n_0,
      CO(2) => s_ine_o_reg_i_52_n_1,
      CO(1) => s_ine_o_reg_i_52_n_2,
      CO(0) => s_ine_o_reg_i_52_n_3,
      CYINIT => '0',
      DI(3 downto 0) => r1_2(31 downto 28),
      O(3 downto 0) => L(32 downto 29),
      S(3) => s_ine_o_i_78_n_0,
      S(2) => s_ine_o_i_79_n_0,
      S(1) => s_ine_o_i_80_n_0,
      S(0) => s_ine_o_i_81_n_0
    );
s_ine_o_reg_i_53: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_54_n_0,
      CO(3) => s_ine_o_reg_i_53_n_0,
      CO(2) => s_ine_o_reg_i_53_n_1,
      CO(1) => s_ine_o_reg_i_53_n_2,
      CO(0) => s_ine_o_reg_i_53_n_3,
      CYINIT => '0',
      DI(3) => r1_2(27),
      DI(2) => s_ine_o_i_82_n_0,
      DI(1) => s_ine_o_i_83_n_0,
      DI(0) => s_ine_o_i_84_n_0,
      O(3 downto 0) => L(28 downto 25),
      S(3) => s_ine_o_i_85_n_0,
      S(2) => s_ine_o_i_86_n_0,
      S(1) => s_ine_o_i_87_n_0,
      S(0) => s_ine_o_i_88_n_0
    );
s_ine_o_reg_i_54: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_75_n_0,
      CO(3) => s_ine_o_reg_i_54_n_0,
      CO(2) => s_ine_o_reg_i_54_n_1,
      CO(1) => s_ine_o_reg_i_54_n_2,
      CO(0) => s_ine_o_reg_i_54_n_3,
      CYINIT => '0',
      DI(3) => s_ine_o_i_89_n_0,
      DI(2) => s_ine_o_i_90_n_0,
      DI(1) => s_ine_o_i_91_n_0,
      DI(0) => s_ine_o_i_92_n_0,
      O(3 downto 0) => L(24 downto 21),
      S(3) => s_ine_o_i_93_n_0,
      S(2) => s_ine_o_i_94_n_0,
      S(1) => s_ine_o_i_95_n_0,
      S(0) => s_ine_o_i_96_n_0
    );
s_ine_o_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_15_n_0,
      CO(3) => s_ine_o_reg_i_7_n_0,
      CO(2) => s_ine_o_reg_i_7_n_1,
      CO(1) => s_ine_o_reg_i_7_n_2,
      CO(0) => s_ine_o_reg_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_s_ine_o_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => s_ine_o_i_16_n_0,
      S(2) => s_ine_o_i_17_n_0,
      S(1) => s_ine_o_i_18_n_0,
      S(0) => s_ine_o_i_19_n_0
    );
s_ine_o_reg_i_75: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_76_n_0,
      CO(3) => s_ine_o_reg_i_75_n_0,
      CO(2) => s_ine_o_reg_i_75_n_1,
      CO(1) => s_ine_o_reg_i_75_n_2,
      CO(0) => s_ine_o_reg_i_75_n_3,
      CYINIT => '0',
      DI(3) => s_ine_o_i_99_n_0,
      DI(2) => s_ine_o_i_100_n_0,
      DI(1) => s_ine_o_i_101_n_0,
      DI(0) => s_ine_o_i_102_n_0,
      O(3 downto 0) => L(20 downto 17),
      S(3) => s_ine_o_i_103_n_0,
      S(2) => s_ine_o_i_104_n_0,
      S(1) => s_ine_o_i_105_n_0,
      S(0) => s_ine_o_i_106_n_0
    );
s_ine_o_reg_i_76: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_77_n_0,
      CO(3) => s_ine_o_reg_i_76_n_0,
      CO(2) => s_ine_o_reg_i_76_n_1,
      CO(1) => s_ine_o_reg_i_76_n_2,
      CO(0) => s_ine_o_reg_i_76_n_3,
      CYINIT => '0',
      DI(3) => s_ine_o_i_107_n_0,
      DI(2) => s_ine_o_i_108_n_0,
      DI(1) => s_ine_o_i_109_n_0,
      DI(0) => s_ine_o_i_110_n_0,
      O(3 downto 0) => L(16 downto 13),
      S(3) => s_ine_o_i_111_n_0,
      S(2) => s_ine_o_i_112_n_0,
      S(1) => s_ine_o_i_113_n_0,
      S(0) => s_ine_o_i_114_n_0
    );
s_ine_o_reg_i_77: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_97_n_0,
      CO(3) => s_ine_o_reg_i_77_n_0,
      CO(2) => s_ine_o_reg_i_77_n_1,
      CO(1) => s_ine_o_reg_i_77_n_2,
      CO(0) => s_ine_o_reg_i_77_n_3,
      CYINIT => '0',
      DI(3) => s_ine_o_i_115_n_0,
      DI(2) => s_ine_o_i_116_n_0,
      DI(1) => s_ine_o_i_117_n_0,
      DI(0) => s_ine_o_i_118_n_0,
      O(3 downto 0) => L(12 downto 9),
      S(3) => s_ine_o_i_119_n_0,
      S(2) => s_ine_o_i_120_n_0,
      S(1) => s_ine_o_i_121_n_0,
      S(0) => s_ine_o_i_122_n_0
    );
s_ine_o_reg_i_97: unisim.vcomponents.CARRY4
     port map (
      CI => s_ine_o_reg_i_98_n_0,
      CO(3) => s_ine_o_reg_i_97_n_0,
      CO(2) => s_ine_o_reg_i_97_n_1,
      CO(1) => s_ine_o_reg_i_97_n_2,
      CO(0) => s_ine_o_reg_i_97_n_3,
      CYINIT => '0',
      DI(3) => s_ine_o_i_123_n_0,
      DI(2) => s_ine_o_i_124_n_0,
      DI(1) => s_ine_o_i_125_n_0,
      DI(0) => s_ine_o_i_126_n_0,
      O(3 downto 0) => L(8 downto 5),
      S(3) => s_ine_o_i_127_n_0,
      S(2) => s_ine_o_i_128_n_0,
      S(1) => s_ine_o_i_129_n_0,
      S(0) => s_ine_o_i_130_n_0
    );
s_ine_o_reg_i_98: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_ine_o_reg_i_98_n_0,
      CO(2) => s_ine_o_reg_i_98_n_1,
      CO(1) => s_ine_o_reg_i_98_n_2,
      CO(0) => s_ine_o_reg_i_98_n_3,
      CYINIT => r1_2(0),
      DI(3) => s_ine_o_i_131_n_0,
      DI(2) => s_ine_o_i_132_n_0,
      DI(1) => s_ine_o_i_133_n_0,
      DI(0) => \r1_reg_n_0_[0]\,
      O(3 downto 0) => L(4 downto 1),
      S(3) => s_ine_o_i_134_n_0,
      S(2) => s_ine_o_i_135_n_0,
      S(1) => s_ine_o_i_136_n_0,
      S(0) => s_ine_o_i_137_n_0
    );
\s_rad_i[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0B0"
    )
        port map (
      I0 => Q(23),
      I1 => \^s_opa_i_reg[5]\,
      I2 => Q(0),
      I3 => Q(1),
      O => pre_norm_sqrt_fracta_o(28)
    );
\s_rad_i[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA8"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(23),
      I3 => \^s_opa_i_reg[5]\,
      O => pre_norm_sqrt_fracta_o(29)
    );
\s_rad_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => Q(23),
      I2 => Q(1),
      O => pre_norm_sqrt_fracta_o(30)
    );
\s_rad_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(23),
      I2 => Q(2),
      O => pre_norm_sqrt_fracta_o(31)
    );
\s_rad_i[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => Q(23),
      I2 => Q(3),
      O => pre_norm_sqrt_fracta_o(32)
    );
\s_rad_i[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => Q(23),
      I2 => Q(4),
      O => pre_norm_sqrt_fracta_o(33)
    );
\s_rad_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => Q(23),
      I2 => Q(5),
      O => pre_norm_sqrt_fracta_o(34)
    );
\s_rad_i[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => Q(23),
      I2 => Q(6),
      O => pre_norm_sqrt_fracta_o(35)
    );
\s_rad_i[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => Q(23),
      I2 => Q(7),
      O => pre_norm_sqrt_fracta_o(36)
    );
\s_rad_i[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => Q(23),
      I2 => Q(8),
      O => pre_norm_sqrt_fracta_o(37)
    );
\s_rad_i[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => Q(23),
      I2 => Q(9),
      O => pre_norm_sqrt_fracta_o(38)
    );
\s_rad_i[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => Q(23),
      I2 => Q(10),
      O => pre_norm_sqrt_fracta_o(39)
    );
\s_rad_i[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => Q(23),
      I2 => Q(11),
      O => pre_norm_sqrt_fracta_o(40)
    );
\s_rad_i[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => Q(23),
      I2 => Q(12),
      O => pre_norm_sqrt_fracta_o(41)
    );
\s_rad_i[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => Q(23),
      I2 => Q(13),
      O => pre_norm_sqrt_fracta_o(42)
    );
\s_rad_i[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => Q(23),
      I2 => Q(14),
      O => pre_norm_sqrt_fracta_o(43)
    );
\s_rad_i[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => Q(23),
      I2 => Q(15),
      O => pre_norm_sqrt_fracta_o(44)
    );
\s_rad_i[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => Q(23),
      I2 => Q(16),
      O => pre_norm_sqrt_fracta_o(45)
    );
\s_rad_i[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => Q(23),
      I2 => Q(17),
      O => pre_norm_sqrt_fracta_o(46)
    );
\s_rad_i[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => Q(23),
      I2 => Q(18),
      O => pre_norm_sqrt_fracta_o(47)
    );
\s_rad_i[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(20),
      I1 => Q(23),
      I2 => Q(19),
      O => pre_norm_sqrt_fracta_o(48)
    );
\s_rad_i[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      I2 => Q(20),
      O => pre_norm_sqrt_fracta_o(49)
    );
\s_rad_i[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(21),
      O => pre_norm_sqrt_fracta_o(50)
    );
\s_rad_i[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      O => pre_norm_sqrt_fracta_o(51)
    );
\s_rad_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(28),
      Q => s_rad_i(28),
      R => '0'
    );
\s_rad_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(29),
      Q => s_rad_i(29),
      R => '0'
    );
\s_rad_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(30),
      Q => s_rad_i(30),
      R => '0'
    );
\s_rad_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(31),
      Q => s_rad_i(31),
      R => '0'
    );
\s_rad_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(32),
      Q => s_rad_i(32),
      R => '0'
    );
\s_rad_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(33),
      Q => s_rad_i(33),
      R => '0'
    );
\s_rad_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(34),
      Q => s_rad_i(34),
      R => '0'
    );
\s_rad_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(35),
      Q => s_rad_i(35),
      R => '0'
    );
\s_rad_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(36),
      Q => s_rad_i(36),
      R => '0'
    );
\s_rad_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(37),
      Q => s_rad_i(37),
      R => '0'
    );
\s_rad_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(38),
      Q => s_rad_i(38),
      R => '0'
    );
\s_rad_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(39),
      Q => s_rad_i(39),
      R => '0'
    );
\s_rad_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(40),
      Q => s_rad_i(40),
      R => '0'
    );
\s_rad_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(41),
      Q => s_rad_i(41),
      R => '0'
    );
\s_rad_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(42),
      Q => s_rad_i(42),
      R => '0'
    );
\s_rad_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(43),
      Q => s_rad_i(43),
      R => '0'
    );
\s_rad_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(44),
      Q => s_rad_i(44),
      R => '0'
    );
\s_rad_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(45),
      Q => s_rad_i(45),
      R => '0'
    );
\s_rad_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(46),
      Q => s_rad_i(46),
      R => '0'
    );
\s_rad_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(47),
      Q => s_rad_i(47),
      R => '0'
    );
\s_rad_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(48),
      Q => s_rad_i(48),
      R => '0'
    );
\s_rad_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(49),
      Q => s_rad_i(49),
      R => '0'
    );
\s_rad_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(50),
      Q => s_rad_i(50),
      R => '0'
    );
\s_rad_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => pre_norm_sqrt_fracta_o(51),
      Q => s_rad_i(51),
      R => '0'
    );
\s_sqr_o[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[11]\,
      O => \s_sqr_o[11]_i_2_n_0\
    );
\s_sqr_o[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[10]\,
      O => \s_sqr_o[11]_i_3_n_0\
    );
\s_sqr_o[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[9]\,
      O => \s_sqr_o[11]_i_4_n_0\
    );
\s_sqr_o[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[8]\,
      O => \s_sqr_o[11]_i_5_n_0\
    );
\s_sqr_o[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[15]\,
      O => \s_sqr_o[15]_i_2_n_0\
    );
\s_sqr_o[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[14]\,
      O => \s_sqr_o[15]_i_3_n_0\
    );
\s_sqr_o[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[13]\,
      O => \s_sqr_o[15]_i_4_n_0\
    );
\s_sqr_o[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[12]\,
      O => \s_sqr_o[15]_i_5_n_0\
    );
\s_sqr_o[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[19]\,
      O => \s_sqr_o[19]_i_2_n_0\
    );
\s_sqr_o[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[18]\,
      O => \s_sqr_o[19]_i_3_n_0\
    );
\s_sqr_o[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[17]\,
      O => \s_sqr_o[19]_i_4_n_0\
    );
\s_sqr_o[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[16]\,
      O => \s_sqr_o[19]_i_5_n_0\
    );
\s_sqr_o[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[23]\,
      O => \s_sqr_o[23]_i_2_n_0\
    );
\s_sqr_o[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[22]\,
      O => \s_sqr_o[23]_i_3_n_0\
    );
\s_sqr_o[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[21]\,
      O => \s_sqr_o[23]_i_4_n_0\
    );
\s_sqr_o[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[20]\,
      O => \s_sqr_o[23]_i_5_n_0\
    );
\s_sqr_o[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_count_reg(4),
      I1 => s_count_reg(2),
      I2 => s_count_reg(1),
      I3 => s_count_reg(0),
      I4 => s_count_reg(3),
      O => s_ine_o
    );
\s_sqr_o[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[24]\,
      O => \s_sqr_o[24]_i_3_n_0\
    );
\s_sqr_o[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r1_2(50),
      I1 => s_rad_i(50),
      I2 => r1_2(51),
      I3 => s_rad_i(51),
      O => \s_sqr_o[3]_i_10_n_0\
    );
\s_sqr_o[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(48),
      I1 => r1_2(48),
      I2 => s_rad_i(49),
      I3 => r1_2(49),
      O => \s_sqr_o[3]_i_11_n_0\
    );
\s_sqr_o[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r1_2(47),
      I1 => s_rad_i(47),
      I2 => r1_2(46),
      I3 => s_rad_i(46),
      O => \s_sqr_o[3]_i_13_n_0\
    );
\s_sqr_o[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r1_2(45),
      I1 => s_rad_i(45),
      I2 => r1_2(44),
      I3 => s_rad_i(44),
      O => \s_sqr_o[3]_i_14_n_0\
    );
\s_sqr_o[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r1_2(43),
      I1 => s_rad_i(43),
      I2 => r1_2(42),
      I3 => s_rad_i(42),
      O => \s_sqr_o[3]_i_15_n_0\
    );
\s_sqr_o[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r1_2(41),
      I1 => s_rad_i(41),
      I2 => r1_2(40),
      I3 => s_rad_i(40),
      O => \s_sqr_o[3]_i_16_n_0\
    );
\s_sqr_o[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(46),
      I1 => r1_2(46),
      I2 => s_rad_i(47),
      I3 => r1_2(47),
      O => \s_sqr_o[3]_i_17_n_0\
    );
\s_sqr_o[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(45),
      I1 => r1_2(45),
      I2 => s_rad_i(44),
      I3 => r1_2(44),
      O => \s_sqr_o[3]_i_18_n_0\
    );
\s_sqr_o[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(42),
      I1 => r1_2(42),
      I2 => s_rad_i(43),
      I3 => r1_2(43),
      O => \s_sqr_o[3]_i_19_n_0\
    );
\s_sqr_o[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[3]\,
      O => \s_sqr_o[3]_i_2_n_0\
    );
\s_sqr_o[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(40),
      I1 => r1_2(40),
      I2 => s_rad_i(41),
      I3 => r1_2(41),
      O => \s_sqr_o[3]_i_20_n_0\
    );
\s_sqr_o[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r1_2(39),
      I1 => s_rad_i(39),
      I2 => r1_2(38),
      I3 => s_rad_i(38),
      O => \s_sqr_o[3]_i_22_n_0\
    );
\s_sqr_o[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r1_2(37),
      I1 => s_rad_i(37),
      I2 => r1_2(36),
      I3 => s_rad_i(36),
      O => \s_sqr_o[3]_i_23_n_0\
    );
\s_sqr_o[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r1_2(35),
      I1 => s_rad_i(35),
      I2 => r1_2(34),
      I3 => s_rad_i(34),
      O => \s_sqr_o[3]_i_24_n_0\
    );
\s_sqr_o[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r1_2(33),
      I1 => s_rad_i(33),
      I2 => r1_2(32),
      I3 => s_rad_i(32),
      O => \s_sqr_o[3]_i_25_n_0\
    );
\s_sqr_o[3]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(39),
      I1 => r1_2(39),
      I2 => s_rad_i(38),
      I3 => r1_2(38),
      O => \s_sqr_o[3]_i_26_n_0\
    );
\s_sqr_o[3]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(36),
      I1 => r1_2(36),
      I2 => s_rad_i(37),
      I3 => r1_2(37),
      O => \s_sqr_o[3]_i_27_n_0\
    );
\s_sqr_o[3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(34),
      I1 => r1_2(34),
      I2 => s_rad_i(35),
      I3 => r1_2(35),
      O => \s_sqr_o[3]_i_28_n_0\
    );
\s_sqr_o[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(33),
      I1 => r1_2(33),
      I2 => s_rad_i(32),
      I3 => r1_2(32),
      O => \s_sqr_o[3]_i_29_n_0\
    );
\s_sqr_o[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[2]\,
      O => \s_sqr_o[3]_i_3_n_0\
    );
\s_sqr_o[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r1_2(31),
      I1 => s_rad_i(31),
      I2 => r1_2(30),
      I3 => s_rad_i(30),
      O => \s_sqr_o[3]_i_31_n_0\
    );
\s_sqr_o[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r1_2(29),
      I1 => s_rad_i(29),
      I2 => r1_2(28),
      I3 => s_rad_i(28),
      O => \s_sqr_o[3]_i_32_n_0\
    );
\s_sqr_o[3]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r1_2(27),
      I1 => r1_2(26),
      O => \s_sqr_o[3]_i_33_n_0\
    );
\s_sqr_o[3]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r1_2(24),
      I1 => r1_2(25),
      O => \s_sqr_o[3]_i_34_n_0\
    );
\s_sqr_o[3]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(30),
      I1 => r1_2(30),
      I2 => s_rad_i(31),
      I3 => r1_2(31),
      O => \s_sqr_o[3]_i_35_n_0\
    );
\s_sqr_o[3]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s_rad_i(28),
      I1 => r1_2(28),
      I2 => s_rad_i(29),
      I3 => r1_2(29),
      O => \s_sqr_o[3]_i_36_n_0\
    );
\s_sqr_o[3]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r1_2(26),
      I1 => r1_2(27),
      O => \s_sqr_o[3]_i_37_n_0\
    );
\s_sqr_o[3]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r1_2(25),
      I1 => r1_2(24),
      O => \s_sqr_o[3]_i_38_n_0\
    );
\s_sqr_o[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[1]\,
      O => \s_sqr_o[3]_i_4_n_0\
    );
\s_sqr_o[3]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r1_2(22),
      I1 => r1_2(23),
      O => \s_sqr_o[3]_i_40_n_0\
    );
\s_sqr_o[3]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r1_2(20),
      I1 => r1_2(21),
      O => \s_sqr_o[3]_i_41_n_0\
    );
\s_sqr_o[3]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r1_2(18),
      I1 => r1_2(19),
      O => \s_sqr_o[3]_i_42_n_0\
    );
\s_sqr_o[3]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r1_2(16),
      I1 => r1_2(17),
      O => \s_sqr_o[3]_i_43_n_0\
    );
\s_sqr_o[3]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r1_2(23),
      I1 => r1_2(22),
      O => \s_sqr_o[3]_i_44_n_0\
    );
\s_sqr_o[3]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r1_2(21),
      I1 => r1_2(20),
      O => \s_sqr_o[3]_i_45_n_0\
    );
\s_sqr_o[3]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r1_2(19),
      I1 => r1_2(18),
      O => \s_sqr_o[3]_i_46_n_0\
    );
\s_sqr_o[3]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r1_2(17),
      I1 => r1_2(16),
      O => \s_sqr_o[3]_i_47_n_0\
    );
\s_sqr_o[3]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r1_2(14),
      I1 => r1_2(15),
      O => \s_sqr_o[3]_i_49_n_0\
    );
\s_sqr_o[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r1_reg_n_0_[0]\,
      I1 => \s_sqr_o_reg[3]_i_6_n_2\,
      O => \s_sqr_o[3]_i_5_n_0\
    );
\s_sqr_o[3]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r1_2(12),
      I1 => r1_2(13),
      O => \s_sqr_o[3]_i_50_n_0\
    );
\s_sqr_o[3]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r1_2(10),
      I1 => r1_2(11),
      O => \s_sqr_o[3]_i_51_n_0\
    );
\s_sqr_o[3]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r1_2(8),
      I1 => r1_2(9),
      O => \s_sqr_o[3]_i_52_n_0\
    );
\s_sqr_o[3]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r1_2(15),
      I1 => r1_2(14),
      O => \s_sqr_o[3]_i_53_n_0\
    );
\s_sqr_o[3]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r1_2(13),
      I1 => r1_2(12),
      O => \s_sqr_o[3]_i_54_n_0\
    );
\s_sqr_o[3]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r1_2(11),
      I1 => r1_2(10),
      O => \s_sqr_o[3]_i_55_n_0\
    );
\s_sqr_o[3]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r1_2(9),
      I1 => r1_2(8),
      O => \s_sqr_o[3]_i_56_n_0\
    );
\s_sqr_o[3]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r1_2(6),
      I1 => r1_2(7),
      O => \s_sqr_o[3]_i_57_n_0\
    );
\s_sqr_o[3]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r1_2(4),
      I1 => r1_2(5),
      O => \s_sqr_o[3]_i_58_n_0\
    );
\s_sqr_o[3]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r1_2(2),
      I1 => r1_2(3),
      O => \s_sqr_o[3]_i_59_n_0\
    );
\s_sqr_o[3]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r1_2(0),
      I1 => r1_2(1),
      O => \s_sqr_o[3]_i_60_n_0\
    );
\s_sqr_o[3]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r1_2(7),
      I1 => r1_2(6),
      O => \s_sqr_o[3]_i_61_n_0\
    );
\s_sqr_o[3]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r1_2(5),
      I1 => r1_2(4),
      O => \s_sqr_o[3]_i_62_n_0\
    );
\s_sqr_o[3]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r1_2(3),
      I1 => r1_2(2),
      O => \s_sqr_o[3]_i_63_n_0\
    );
\s_sqr_o[3]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r1_2(1),
      I1 => r1_2(0),
      O => \s_sqr_o[3]_i_64_n_0\
    );
\s_sqr_o[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r1_2(51),
      I1 => s_rad_i(51),
      I2 => r1_2(50),
      I3 => s_rad_i(50),
      O => \s_sqr_o[3]_i_8_n_0\
    );
\s_sqr_o[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r1_2(49),
      I1 => s_rad_i(49),
      I2 => r1_2(48),
      I3 => s_rad_i(48),
      O => \s_sqr_o[3]_i_9_n_0\
    );
\s_sqr_o[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[7]\,
      O => \s_sqr_o[7]_i_2_n_0\
    );
\s_sqr_o[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[6]\,
      O => \s_sqr_o[7]_i_3_n_0\
    );
\s_sqr_o[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[5]\,
      O => \s_sqr_o[7]_i_4_n_0\
    );
\s_sqr_o[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r1_reg_n_0_[4]\,
      O => \s_sqr_o[7]_i_5_n_0\
    );
\s_sqr_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(0),
      Q => \s_sqr_o_reg_n_0_[0]\,
      R => s_start_i
    );
\s_sqr_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(10),
      Q => \s_sqr_o_reg_n_0_[10]\,
      R => s_start_i
    );
\s_sqr_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(11),
      Q => \s_sqr_o_reg_n_0_[11]\,
      R => s_start_i
    );
\s_sqr_o_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sqr_o_reg[7]_i_1_n_0\,
      CO(3) => \s_sqr_o_reg[11]_i_1_n_0\,
      CO(2) => \s_sqr_o_reg[11]_i_1_n_1\,
      CO(1) => \s_sqr_o_reg[11]_i_1_n_2\,
      CO(0) => \s_sqr_o_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r1_reg_n_0_[11]\,
      DI(2) => \r1_reg_n_0_[10]\,
      DI(1) => \r1_reg_n_0_[9]\,
      DI(0) => \r1_reg_n_0_[8]\,
      O(3 downto 0) => s_sqr_o(11 downto 8),
      S(3) => \s_sqr_o[11]_i_2_n_0\,
      S(2) => \s_sqr_o[11]_i_3_n_0\,
      S(1) => \s_sqr_o[11]_i_4_n_0\,
      S(0) => \s_sqr_o[11]_i_5_n_0\
    );
\s_sqr_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(12),
      Q => \s_sqr_o_reg_n_0_[12]\,
      R => s_start_i
    );
\s_sqr_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(13),
      Q => \s_sqr_o_reg_n_0_[13]\,
      R => s_start_i
    );
\s_sqr_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(14),
      Q => \s_sqr_o_reg_n_0_[14]\,
      R => s_start_i
    );
\s_sqr_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(15),
      Q => \s_sqr_o_reg_n_0_[15]\,
      R => s_start_i
    );
\s_sqr_o_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sqr_o_reg[11]_i_1_n_0\,
      CO(3) => \s_sqr_o_reg[15]_i_1_n_0\,
      CO(2) => \s_sqr_o_reg[15]_i_1_n_1\,
      CO(1) => \s_sqr_o_reg[15]_i_1_n_2\,
      CO(0) => \s_sqr_o_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r1_reg_n_0_[15]\,
      DI(2) => \r1_reg_n_0_[14]\,
      DI(1) => \r1_reg_n_0_[13]\,
      DI(0) => \r1_reg_n_0_[12]\,
      O(3 downto 0) => s_sqr_o(15 downto 12),
      S(3) => \s_sqr_o[15]_i_2_n_0\,
      S(2) => \s_sqr_o[15]_i_3_n_0\,
      S(1) => \s_sqr_o[15]_i_4_n_0\,
      S(0) => \s_sqr_o[15]_i_5_n_0\
    );
\s_sqr_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(16),
      Q => \s_sqr_o_reg_n_0_[16]\,
      R => s_start_i
    );
\s_sqr_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(17),
      Q => \s_sqr_o_reg_n_0_[17]\,
      R => s_start_i
    );
\s_sqr_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(18),
      Q => \s_sqr_o_reg_n_0_[18]\,
      R => s_start_i
    );
\s_sqr_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(19),
      Q => \s_sqr_o_reg_n_0_[19]\,
      R => s_start_i
    );
\s_sqr_o_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sqr_o_reg[15]_i_1_n_0\,
      CO(3) => \s_sqr_o_reg[19]_i_1_n_0\,
      CO(2) => \s_sqr_o_reg[19]_i_1_n_1\,
      CO(1) => \s_sqr_o_reg[19]_i_1_n_2\,
      CO(0) => \s_sqr_o_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r1_reg_n_0_[19]\,
      DI(2) => \r1_reg_n_0_[18]\,
      DI(1) => \r1_reg_n_0_[17]\,
      DI(0) => \r1_reg_n_0_[16]\,
      O(3 downto 0) => s_sqr_o(19 downto 16),
      S(3) => \s_sqr_o[19]_i_2_n_0\,
      S(2) => \s_sqr_o[19]_i_3_n_0\,
      S(1) => \s_sqr_o[19]_i_4_n_0\,
      S(0) => \s_sqr_o[19]_i_5_n_0\
    );
\s_sqr_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(1),
      Q => \s_sqr_o_reg_n_0_[1]\,
      R => s_start_i
    );
\s_sqr_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(20),
      Q => \s_sqr_o_reg_n_0_[20]\,
      R => s_start_i
    );
\s_sqr_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(21),
      Q => \s_sqr_o_reg_n_0_[21]\,
      R => s_start_i
    );
\s_sqr_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(22),
      Q => \s_sqr_o_reg_n_0_[22]\,
      R => s_start_i
    );
\s_sqr_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(23),
      Q => \s_sqr_o_reg_n_0_[23]\,
      R => s_start_i
    );
\s_sqr_o_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sqr_o_reg[19]_i_1_n_0\,
      CO(3) => \s_sqr_o_reg[23]_i_1_n_0\,
      CO(2) => \s_sqr_o_reg[23]_i_1_n_1\,
      CO(1) => \s_sqr_o_reg[23]_i_1_n_2\,
      CO(0) => \s_sqr_o_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r1_reg_n_0_[23]\,
      DI(2) => \r1_reg_n_0_[22]\,
      DI(1) => \r1_reg_n_0_[21]\,
      DI(0) => \r1_reg_n_0_[20]\,
      O(3 downto 0) => s_sqr_o(23 downto 20),
      S(3) => \s_sqr_o[23]_i_2_n_0\,
      S(2) => \s_sqr_o[23]_i_3_n_0\,
      S(1) => \s_sqr_o[23]_i_4_n_0\,
      S(0) => \s_sqr_o[23]_i_5_n_0\
    );
\s_sqr_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(24),
      Q => \s_sqr_o_reg_n_0_[24]\,
      R => s_start_i
    );
\s_sqr_o_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sqr_o_reg[23]_i_1_n_0\,
      CO(3 downto 0) => \NLW_s_sqr_o_reg[24]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_s_sqr_o_reg[24]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => s_sqr_o(24),
      S(3 downto 1) => B"000",
      S(0) => \s_sqr_o[24]_i_3_n_0\
    );
\s_sqr_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(2),
      Q => \s_sqr_o_reg_n_0_[2]\,
      R => s_start_i
    );
\s_sqr_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(3),
      Q => \s_sqr_o_reg_n_0_[3]\,
      R => s_start_i
    );
\s_sqr_o_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_sqr_o_reg[3]_i_1_n_0\,
      CO(2) => \s_sqr_o_reg[3]_i_1_n_1\,
      CO(1) => \s_sqr_o_reg[3]_i_1_n_2\,
      CO(0) => \s_sqr_o_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \r1_reg_n_0_[3]\,
      DI(2) => \r1_reg_n_0_[2]\,
      DI(1) => \r1_reg_n_0_[1]\,
      DI(0) => \r1_reg_n_0_[0]\,
      O(3 downto 0) => s_sqr_o(3 downto 0),
      S(3) => \s_sqr_o[3]_i_2_n_0\,
      S(2) => \s_sqr_o[3]_i_3_n_0\,
      S(1) => \s_sqr_o[3]_i_4_n_0\,
      S(0) => \s_sqr_o[3]_i_5_n_0\
    );
\s_sqr_o_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sqr_o_reg[3]_i_21_n_0\,
      CO(3) => \s_sqr_o_reg[3]_i_12_n_0\,
      CO(2) => \s_sqr_o_reg[3]_i_12_n_1\,
      CO(1) => \s_sqr_o_reg[3]_i_12_n_2\,
      CO(0) => \s_sqr_o_reg[3]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \s_sqr_o[3]_i_22_n_0\,
      DI(2) => \s_sqr_o[3]_i_23_n_0\,
      DI(1) => \s_sqr_o[3]_i_24_n_0\,
      DI(0) => \s_sqr_o[3]_i_25_n_0\,
      O(3 downto 0) => \NLW_s_sqr_o_reg[3]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \s_sqr_o[3]_i_26_n_0\,
      S(2) => \s_sqr_o[3]_i_27_n_0\,
      S(1) => \s_sqr_o[3]_i_28_n_0\,
      S(0) => \s_sqr_o[3]_i_29_n_0\
    );
\s_sqr_o_reg[3]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sqr_o_reg[3]_i_30_n_0\,
      CO(3) => \s_sqr_o_reg[3]_i_21_n_0\,
      CO(2) => \s_sqr_o_reg[3]_i_21_n_1\,
      CO(1) => \s_sqr_o_reg[3]_i_21_n_2\,
      CO(0) => \s_sqr_o_reg[3]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \s_sqr_o[3]_i_31_n_0\,
      DI(2) => \s_sqr_o[3]_i_32_n_0\,
      DI(1) => \s_sqr_o[3]_i_33_n_0\,
      DI(0) => \s_sqr_o[3]_i_34_n_0\,
      O(3 downto 0) => \NLW_s_sqr_o_reg[3]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \s_sqr_o[3]_i_35_n_0\,
      S(2) => \s_sqr_o[3]_i_36_n_0\,
      S(1) => \s_sqr_o[3]_i_37_n_0\,
      S(0) => \s_sqr_o[3]_i_38_n_0\
    );
\s_sqr_o_reg[3]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sqr_o_reg[3]_i_39_n_0\,
      CO(3) => \s_sqr_o_reg[3]_i_30_n_0\,
      CO(2) => \s_sqr_o_reg[3]_i_30_n_1\,
      CO(1) => \s_sqr_o_reg[3]_i_30_n_2\,
      CO(0) => \s_sqr_o_reg[3]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \s_sqr_o[3]_i_40_n_0\,
      DI(2) => \s_sqr_o[3]_i_41_n_0\,
      DI(1) => \s_sqr_o[3]_i_42_n_0\,
      DI(0) => \s_sqr_o[3]_i_43_n_0\,
      O(3 downto 0) => \NLW_s_sqr_o_reg[3]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \s_sqr_o[3]_i_44_n_0\,
      S(2) => \s_sqr_o[3]_i_45_n_0\,
      S(1) => \s_sqr_o[3]_i_46_n_0\,
      S(0) => \s_sqr_o[3]_i_47_n_0\
    );
\s_sqr_o_reg[3]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sqr_o_reg[3]_i_48_n_0\,
      CO(3) => \s_sqr_o_reg[3]_i_39_n_0\,
      CO(2) => \s_sqr_o_reg[3]_i_39_n_1\,
      CO(1) => \s_sqr_o_reg[3]_i_39_n_2\,
      CO(0) => \s_sqr_o_reg[3]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \s_sqr_o[3]_i_49_n_0\,
      DI(2) => \s_sqr_o[3]_i_50_n_0\,
      DI(1) => \s_sqr_o[3]_i_51_n_0\,
      DI(0) => \s_sqr_o[3]_i_52_n_0\,
      O(3 downto 0) => \NLW_s_sqr_o_reg[3]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \s_sqr_o[3]_i_53_n_0\,
      S(2) => \s_sqr_o[3]_i_54_n_0\,
      S(1) => \s_sqr_o[3]_i_55_n_0\,
      S(0) => \s_sqr_o[3]_i_56_n_0\
    );
\s_sqr_o_reg[3]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_sqr_o_reg[3]_i_48_n_0\,
      CO(2) => \s_sqr_o_reg[3]_i_48_n_1\,
      CO(1) => \s_sqr_o_reg[3]_i_48_n_2\,
      CO(0) => \s_sqr_o_reg[3]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \s_sqr_o[3]_i_57_n_0\,
      DI(2) => \s_sqr_o[3]_i_58_n_0\,
      DI(1) => \s_sqr_o[3]_i_59_n_0\,
      DI(0) => \s_sqr_o[3]_i_60_n_0\,
      O(3 downto 0) => \NLW_s_sqr_o_reg[3]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3) => \s_sqr_o[3]_i_61_n_0\,
      S(2) => \s_sqr_o[3]_i_62_n_0\,
      S(1) => \s_sqr_o[3]_i_63_n_0\,
      S(0) => \s_sqr_o[3]_i_64_n_0\
    );
\s_sqr_o_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sqr_o_reg[3]_i_7_n_0\,
      CO(3 downto 2) => \NLW_s_sqr_o_reg[3]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \s_sqr_o_reg[3]_i_6_n_2\,
      CO(0) => \s_sqr_o_reg[3]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \s_sqr_o[3]_i_8_n_0\,
      DI(0) => \s_sqr_o[3]_i_9_n_0\,
      O(3 downto 0) => \NLW_s_sqr_o_reg[3]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \s_sqr_o[3]_i_10_n_0\,
      S(0) => \s_sqr_o[3]_i_11_n_0\
    );
\s_sqr_o_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sqr_o_reg[3]_i_12_n_0\,
      CO(3) => \s_sqr_o_reg[3]_i_7_n_0\,
      CO(2) => \s_sqr_o_reg[3]_i_7_n_1\,
      CO(1) => \s_sqr_o_reg[3]_i_7_n_2\,
      CO(0) => \s_sqr_o_reg[3]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \s_sqr_o[3]_i_13_n_0\,
      DI(2) => \s_sqr_o[3]_i_14_n_0\,
      DI(1) => \s_sqr_o[3]_i_15_n_0\,
      DI(0) => \s_sqr_o[3]_i_16_n_0\,
      O(3 downto 0) => \NLW_s_sqr_o_reg[3]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \s_sqr_o[3]_i_17_n_0\,
      S(2) => \s_sqr_o[3]_i_18_n_0\,
      S(1) => \s_sqr_o[3]_i_19_n_0\,
      S(0) => \s_sqr_o[3]_i_20_n_0\
    );
\s_sqr_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(4),
      Q => \s_sqr_o_reg_n_0_[4]\,
      R => s_start_i
    );
\s_sqr_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(5),
      Q => \s_sqr_o_reg_n_0_[5]\,
      R => s_start_i
    );
\s_sqr_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(6),
      Q => \s_sqr_o_reg_n_0_[6]\,
      R => s_start_i
    );
\s_sqr_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(7),
      Q => \s_sqr_o_reg_n_0_[7]\,
      R => s_start_i
    );
\s_sqr_o_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_sqr_o_reg[3]_i_1_n_0\,
      CO(3) => \s_sqr_o_reg[7]_i_1_n_0\,
      CO(2) => \s_sqr_o_reg[7]_i_1_n_1\,
      CO(1) => \s_sqr_o_reg[7]_i_1_n_2\,
      CO(0) => \s_sqr_o_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r1_reg_n_0_[7]\,
      DI(2) => \r1_reg_n_0_[6]\,
      DI(1) => \r1_reg_n_0_[5]\,
      DI(0) => \r1_reg_n_0_[4]\,
      O(3 downto 0) => s_sqr_o(7 downto 4),
      S(3) => \s_sqr_o[7]_i_2_n_0\,
      S(2) => \s_sqr_o[7]_i_3_n_0\,
      S(1) => \s_sqr_o[7]_i_4_n_0\,
      S(0) => \s_sqr_o[7]_i_5_n_0\
    );
\s_sqr_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(8),
      Q => \s_sqr_o_reg_n_0_[8]\,
      R => s_start_i
    );
\s_sqr_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_ine_o,
      D => s_sqr_o(9),
      Q => \s_sqr_o_reg_n_0_[9]\,
      R => s_start_i
    );
\s_state_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => s_state_reg_n_0,
      I1 => s_count_reg(4),
      I2 => s_count_reg(2),
      I3 => s_count_reg(1),
      I4 => s_count_reg(0),
      I5 => s_count_reg(3),
      O => \s_state_i_1__2_n_0\
    );
s_state_reg: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_state_i_1__2_n_0\,
      Q => s_state_reg_n_0,
      S => s_start_i
    );
\sqr_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[0]\,
      Q => \sqr_o_reg[24]_0\(0),
      R => '0'
    );
\sqr_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[10]\,
      Q => \sqr_o_reg[24]_0\(10),
      R => '0'
    );
\sqr_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[11]\,
      Q => \sqr_o_reg[24]_0\(11),
      R => '0'
    );
\sqr_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[12]\,
      Q => \sqr_o_reg[24]_0\(12),
      R => '0'
    );
\sqr_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[13]\,
      Q => \sqr_o_reg[24]_0\(13),
      R => '0'
    );
\sqr_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[14]\,
      Q => \sqr_o_reg[24]_0\(14),
      R => '0'
    );
\sqr_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[15]\,
      Q => \sqr_o_reg[24]_0\(15),
      R => '0'
    );
\sqr_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[16]\,
      Q => \sqr_o_reg[24]_0\(16),
      R => '0'
    );
\sqr_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[17]\,
      Q => \sqr_o_reg[24]_0\(17),
      R => '0'
    );
\sqr_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[18]\,
      Q => \sqr_o_reg[24]_0\(18),
      R => '0'
    );
\sqr_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[19]\,
      Q => \sqr_o_reg[24]_0\(19),
      R => '0'
    );
\sqr_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[1]\,
      Q => \sqr_o_reg[24]_0\(1),
      R => '0'
    );
\sqr_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[20]\,
      Q => \sqr_o_reg[24]_0\(20),
      R => '0'
    );
\sqr_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[21]\,
      Q => \sqr_o_reg[24]_0\(21),
      R => '0'
    );
\sqr_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[22]\,
      Q => \sqr_o_reg[24]_0\(22),
      R => '0'
    );
\sqr_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[23]\,
      Q => \sqr_o_reg[24]_0\(23),
      R => '0'
    );
\sqr_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[24]\,
      Q => \sqr_o_reg[24]_0\(24),
      R => '0'
    );
\sqr_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[2]\,
      Q => \sqr_o_reg[24]_0\(2),
      R => '0'
    );
\sqr_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[3]\,
      Q => \sqr_o_reg[24]_0\(3),
      R => '0'
    );
\sqr_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[4]\,
      Q => \sqr_o_reg[24]_0\(4),
      R => '0'
    );
\sqr_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[5]\,
      Q => \sqr_o_reg[24]_0\(5),
      R => '0'
    );
\sqr_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[6]\,
      Q => \sqr_o_reg[24]_0\(6),
      R => '0'
    );
\sqr_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[7]\,
      Q => \sqr_o_reg[24]_0\(7),
      R => '0'
    );
\sqr_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[8]\,
      Q => \sqr_o_reg[24]_0\(8),
      R => '0'
    );
\sqr_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_sqr_o_reg_n_0_[9]\,
      Q => \sqr_o_reg[24]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_0_0_fpu is
  port (
    output_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ine_o : out STD_LOGIC;
    overflow_o : out STD_LOGIC;
    underflow_o : out STD_LOGIC;
    div_zero_o : out STD_LOGIC;
    inf_o : out STD_LOGIC;
    zero_o : out STD_LOGIC;
    qnan_o : out STD_LOGIC;
    snan_o : out STD_LOGIC;
    ready_o : out STD_LOGIC;
    fpu_op_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk_i : in STD_LOGIC;
    opb_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    opa_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rmode_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    start_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_0_0_fpu : entity is "fpu";
end fpu_design_fpu_0_0_fpu;

architecture STRUCTURE of fpu_design_fpu_0_0_fpu is
  signal A : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal addsub_fract_o : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal addsub_sign_o : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal i_addsub_n_1 : STD_LOGIC;
  signal i_addsub_n_15 : STD_LOGIC;
  signal i_addsub_n_16 : STD_LOGIC;
  signal i_addsub_n_18 : STD_LOGIC;
  signal i_addsub_n_19 : STD_LOGIC;
  signal i_addsub_n_20 : STD_LOGIC;
  signal i_addsub_n_21 : STD_LOGIC;
  signal i_addsub_n_23 : STD_LOGIC;
  signal i_addsub_n_24 : STD_LOGIC;
  signal i_addsub_n_25 : STD_LOGIC;
  signal i_addsub_n_26 : STD_LOGIC;
  signal i_addsub_n_27 : STD_LOGIC;
  signal i_addsub_n_28 : STD_LOGIC;
  signal i_addsub_n_29 : STD_LOGIC;
  signal i_addsub_n_30 : STD_LOGIC;
  signal i_addsub_n_31 : STD_LOGIC;
  signal i_addsub_n_32 : STD_LOGIC;
  signal i_addsub_n_33 : STD_LOGIC;
  signal i_addsub_n_34 : STD_LOGIC;
  signal i_addsub_n_35 : STD_LOGIC;
  signal i_addsub_n_36 : STD_LOGIC;
  signal i_addsub_n_37 : STD_LOGIC;
  signal i_addsub_n_38 : STD_LOGIC;
  signal i_addsub_n_39 : STD_LOGIC;
  signal i_addsub_n_40 : STD_LOGIC;
  signal i_addsub_n_41 : STD_LOGIC;
  signal i_mul_24_n_0 : STD_LOGIC;
  signal i_mul_24_n_2 : STD_LOGIC;
  signal i_mul_24_n_3 : STD_LOGIC;
  signal i_mul_24_n_4 : STD_LOGIC;
  signal i_post_norm_div_n_10 : STD_LOGIC;
  signal i_post_norm_div_n_11 : STD_LOGIC;
  signal i_post_norm_div_n_12 : STD_LOGIC;
  signal i_post_norm_div_n_13 : STD_LOGIC;
  signal i_post_norm_div_n_14 : STD_LOGIC;
  signal i_post_norm_div_n_15 : STD_LOGIC;
  signal i_post_norm_div_n_16 : STD_LOGIC;
  signal i_post_norm_div_n_17 : STD_LOGIC;
  signal i_post_norm_div_n_18 : STD_LOGIC;
  signal i_post_norm_div_n_19 : STD_LOGIC;
  signal i_post_norm_div_n_2 : STD_LOGIC;
  signal i_post_norm_div_n_3 : STD_LOGIC;
  signal i_post_norm_div_n_4 : STD_LOGIC;
  signal i_post_norm_div_n_6 : STD_LOGIC;
  signal i_post_norm_div_n_8 : STD_LOGIC;
  signal i_post_norm_div_n_9 : STD_LOGIC;
  signal i_post_norm_mul_n_10 : STD_LOGIC;
  signal i_post_norm_mul_n_11 : STD_LOGIC;
  signal i_post_norm_mul_n_12 : STD_LOGIC;
  signal i_post_norm_mul_n_38 : STD_LOGIC;
  signal i_post_norm_mul_n_39 : STD_LOGIC;
  signal i_post_norm_mul_n_40 : STD_LOGIC;
  signal i_post_norm_mul_n_41 : STD_LOGIC;
  signal i_post_norm_mul_n_42 : STD_LOGIC;
  signal i_post_norm_mul_n_43 : STD_LOGIC;
  signal i_post_norm_mul_n_7 : STD_LOGIC;
  signal i_post_norm_mul_n_8 : STD_LOGIC;
  signal i_post_norm_sqrt_n_35 : STD_LOGIC;
  signal i_postnorm_addsub_n_0 : STD_LOGIC;
  signal i_postnorm_addsub_n_1 : STD_LOGIC;
  signal i_postnorm_addsub_n_2 : STD_LOGIC;
  signal i_postnorm_addsub_n_3 : STD_LOGIC;
  signal i_postnorm_addsub_n_42 : STD_LOGIC;
  signal i_pre_norm_div_n_3 : STD_LOGIC;
  signal i_pre_norm_div_n_4 : STD_LOGIC;
  signal i_pre_norm_div_n_5 : STD_LOGIC;
  signal i_pre_norm_mul_n_0 : STD_LOGIC;
  signal i_pre_norm_mul_n_1 : STD_LOGIC;
  signal i_pre_norm_sqrt_n_0 : STD_LOGIC;
  signal i_prenorm_addsub_n_1 : STD_LOGIC;
  signal i_prenorm_addsub_n_30 : STD_LOGIC;
  signal i_prenorm_addsub_n_31 : STD_LOGIC;
  signal i_prenorm_addsub_n_32 : STD_LOGIC;
  signal i_prenorm_addsub_n_33 : STD_LOGIC;
  signal i_prenorm_addsub_n_34 : STD_LOGIC;
  signal i_prenorm_addsub_n_35 : STD_LOGIC;
  signal i_prenorm_addsub_n_36 : STD_LOGIC;
  signal i_prenorm_addsub_n_37 : STD_LOGIC;
  signal i_prenorm_addsub_n_38 : STD_LOGIC;
  signal i_prenorm_addsub_n_39 : STD_LOGIC;
  signal i_serial_div_n_21 : STD_LOGIC;
  signal i_serial_div_n_22 : STD_LOGIC;
  signal i_serial_div_n_23 : STD_LOGIC;
  signal i_serial_div_n_24 : STD_LOGIC;
  signal i_serial_div_n_25 : STD_LOGIC;
  signal i_serial_div_n_26 : STD_LOGIC;
  signal i_serial_div_n_27 : STD_LOGIC;
  signal i_serial_div_n_28 : STD_LOGIC;
  signal i_serial_div_n_29 : STD_LOGIC;
  signal i_serial_div_n_30 : STD_LOGIC;
  signal i_serial_div_n_31 : STD_LOGIC;
  signal i_serial_div_n_32 : STD_LOGIC;
  signal i_serial_div_n_33 : STD_LOGIC;
  signal i_serial_div_n_34 : STD_LOGIC;
  signal i_serial_div_n_35 : STD_LOGIC;
  signal i_serial_div_n_36 : STD_LOGIC;
  signal i_serial_div_n_37 : STD_LOGIC;
  signal i_serial_div_n_38 : STD_LOGIC;
  signal i_serial_div_n_39 : STD_LOGIC;
  signal i_serial_div_n_40 : STD_LOGIC;
  signal i_serial_div_n_41 : STD_LOGIC;
  signal i_serial_div_n_42 : STD_LOGIC;
  signal i_serial_div_n_43 : STD_LOGIC;
  signal i_serial_div_n_44 : STD_LOGIC;
  signal i_serial_div_n_45 : STD_LOGIC;
  signal i_serial_div_n_46 : STD_LOGIC;
  signal i_serial_div_n_47 : STD_LOGIC;
  signal i_serial_div_n_48 : STD_LOGIC;
  signal i_serial_div_n_49 : STD_LOGIC;
  signal i_serial_div_n_5 : STD_LOGIC;
  signal i_serial_div_n_50 : STD_LOGIC;
  signal i_serial_div_n_51 : STD_LOGIC;
  signal i_serial_div_n_52 : STD_LOGIC;
  signal i_serial_div_n_53 : STD_LOGIC;
  signal i_serial_div_n_54 : STD_LOGIC;
  signal i_serial_div_n_55 : STD_LOGIC;
  signal i_serial_div_n_56 : STD_LOGIC;
  signal i_serial_div_n_57 : STD_LOGIC;
  signal i_serial_div_n_58 : STD_LOGIC;
  signal i_serial_div_n_59 : STD_LOGIC;
  signal i_serial_div_n_6 : STD_LOGIC;
  signal i_serial_div_n_60 : STD_LOGIC;
  signal i_serial_div_n_61 : STD_LOGIC;
  signal i_serial_div_n_7 : STD_LOGIC;
  signal i_serial_div_n_8 : STD_LOGIC;
  signal i_serial_div_n_93 : STD_LOGIC;
  signal i_serial_div_n_94 : STD_LOGIC;
  signal i_sqrt_n_0 : STD_LOGIC;
  signal inf_o_i_2_n_0 : STD_LOGIC;
  signal mul_24_fract_48 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal mul_24_sign : STD_LOGIC;
  signal multOp : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \output_o[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \output_o[31]_i_6__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal plusOp0 : STD_LOGIC;
  signal post_norm_div_ine : STD_LOGIC;
  signal post_norm_div_output : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal post_norm_mul_output : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal post_norm_sqrt_ine_o : STD_LOGIC;
  signal post_norm_sqrt_output : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal postnorm_addsub_output_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_norm_div_dvdnd : STD_LOGIC_VECTOR ( 49 downto 28 );
  signal pre_norm_div_dvsor : STD_LOGIC_VECTOR ( 23 downto 2 );
  signal pre_norm_div_exp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pre_norm_mul_exp_10 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pre_norm_sqrt_exp_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal prenorm_addsub_exp_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal qnan_o_i_2_n_0 : STD_LOGIC;
  signal qnan_o_i_3_n_0 : STD_LOGIC;
  signal qnan_o_i_4_n_0 : STD_LOGIC;
  signal qnan_o_i_5_n_0 : STD_LOGIC;
  signal qnan_o_i_6_n_0 : STD_LOGIC;
  signal \^ready_o\ : STD_LOGIC;
  signal ready_o_i_10_n_0 : STD_LOGIC;
  signal ready_o_i_11_n_0 : STD_LOGIC;
  signal ready_o_i_12_n_0 : STD_LOGIC;
  signal ready_o_i_13_n_0 : STD_LOGIC;
  signal ready_o_i_1_n_0 : STD_LOGIC;
  signal ready_o_i_2_n_0 : STD_LOGIC;
  signal ready_o_i_3_n_0 : STD_LOGIC;
  signal ready_o_i_4_n_0 : STD_LOGIC;
  signal ready_o_i_5_n_0 : STD_LOGIC;
  signal ready_o_i_6_n_0 : STD_LOGIC;
  signal ready_o_i_7_n_0 : STD_LOGIC;
  signal ready_o_i_8_n_0 : STD_LOGIC;
  signal ready_o_i_9_n_0 : STD_LOGIC;
  signal s_addop : STD_LOGIC;
  signal s_count : STD_LOGIC;
  signal \s_count[0]_i_3_n_0\ : STD_LOGIC;
  signal s_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \s_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \s_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \s_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \s_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \s_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \s_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \s_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \s_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \s_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \s_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \s_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \s_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \s_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \s_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \s_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \s_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \s_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \s_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \s_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \s_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \s_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \s_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \s_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \s_count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \s_count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \s_count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \s_count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \s_count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \s_count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \s_count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \s_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \s_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \s_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \s_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \s_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \s_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \s_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \s_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \s_count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \s_count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \s_count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \s_count_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \s_count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \s_count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \s_count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \s_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \s_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \s_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \s_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \s_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \s_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \s_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \s_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \s_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \s_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \s_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \s_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \s_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \s_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \s_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal s_div_zero_o : STD_LOGIC;
  signal s_dvsor_i : STD_LOGIC_VECTOR ( 12 to 12 );
  signal s_expa_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_expb_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_expo3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \s_fpu_op_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_fpu_op_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_fpu_op_i_reg_n_0_[2]\ : STD_LOGIC;
  signal s_fract_o : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal s_guard : STD_LOGIC;
  signal s_ine_i : STD_LOGIC;
  signal s_ine_o : STD_LOGIC;
  signal s_ine_o_0 : STD_LOGIC;
  signal s_ine_o_2 : STD_LOGIC;
  signal s_inf_o : STD_LOGIC;
  signal \s_opa_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_opa_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \s_opa_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \s_opa_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \s_opa_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \s_opa_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \s_opa_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \s_opa_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \s_opa_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \s_opb_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_opb_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \s_opb_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \s_opb_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \s_opb_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \s_opb_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \s_opb_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \s_opb_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \s_opb_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[16]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[17]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[18]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[19]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[20]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[21]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[22]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[31]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_output1_reg_n_0_[9]\ : STD_LOGIC;
  signal s_output_o : STD_LOGIC_VECTOR ( 31 to 31 );
  signal s_output_o0_in : STD_LOGIC_VECTOR ( 30 to 30 );
  signal s_output_o0_in_1 : STD_LOGIC_VECTOR ( 21 to 21 );
  signal s_output_o1_in : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal s_overflow_o : STD_LOGIC;
  signal s_qnan_o : STD_LOGIC;
  signal s_rmode_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_rmode_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_rmode_i_reg_n_0_[1]\ : STD_LOGIC;
  signal s_shl1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal s_shr11 : STD_LOGIC;
  signal s_sign_i : STD_LOGIC;
  signal s_sign_i_3 : STD_LOGIC;
  signal s_start_i : STD_LOGIC;
  signal s_start_i_reg_n_0 : STD_LOGIC;
  signal \s_state_i_1__0_n_0\ : STD_LOGIC;
  signal s_state_reg_n_0 : STD_LOGIC;
  signal s_underflow_o : STD_LOGIC;
  signal s_zero_o : STD_LOGIC;
  signal serial_div_qutnt : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal serial_div_rmndr : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal signa_i : STD_LOGIC;
  signal signb_i : STD_LOGIC;
  signal snan_o_i_10_n_0 : STD_LOGIC;
  signal snan_o_i_11_n_0 : STD_LOGIC;
  signal snan_o_i_12_n_0 : STD_LOGIC;
  signal snan_o_i_13_n_0 : STD_LOGIC;
  signal snan_o_i_14_n_0 : STD_LOGIC;
  signal snan_o_i_15_n_0 : STD_LOGIC;
  signal snan_o_i_16_n_0 : STD_LOGIC;
  signal snan_o_i_17_n_0 : STD_LOGIC;
  signal snan_o_i_2_n_0 : STD_LOGIC;
  signal snan_o_i_3_n_0 : STD_LOGIC;
  signal snan_o_i_4_n_0 : STD_LOGIC;
  signal snan_o_i_5_n_0 : STD_LOGIC;
  signal snan_o_i_6_n_0 : STD_LOGIC;
  signal snan_o_i_7_n_0 : STD_LOGIC;
  signal snan_o_i_8_n_0 : STD_LOGIC;
  signal snan_o_i_9_n_0 : STD_LOGIC;
  signal sqrt_ine_o : STD_LOGIC;
  signal sqrt_sqr_o : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal underflow_o_i_2_n_0 : STD_LOGIC;
  signal zero_o_i_2_n_0 : STD_LOGIC;
  signal zero_o_i_3_n_0 : STD_LOGIC;
  signal \NLW_s_count_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of inf_o_i_1 : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \output_o[31]_i_2__1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of overflow_o_i_1 : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of ready_o_i_1 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of ready_o_i_6 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of ready_o_i_8 : label is "soft_lutpair281";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \s_count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \s_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \s_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \s_count_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \s_count_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \s_count_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \s_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \s_count_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \s_state_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of zero_o_i_1 : label is "soft_lutpair280";
begin
  ready_o <= \^ready_o\;
div_zero_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_div_zero_o,
      Q => div_zero_o,
      R => '0'
    );
i_addsub: entity work.fpu_design_fpu_0_0_addsub_28
     port map (
      D(27 downto 0) => s_fract_o(27 downto 0),
      Q(12) => addsub_fract_o(27),
      Q(11 downto 0) => addsub_fract_o(11 downto 0),
      S(0) => i_addsub_n_20,
      addsub_sign_o => addsub_sign_o,
      clk_i => clk_i,
      exp_o(0) => prenorm_addsub_exp_o(0),
      \exp_o_reg[0]\ => i_addsub_n_21,
      \fract_o_reg[27]_0\ => i_addsub_n_1,
      \fract_o_reg[27]_1\(15) => i_addsub_n_23,
      \fract_o_reg[27]_1\(14) => i_addsub_n_24,
      \fract_o_reg[27]_1\(13) => i_addsub_n_25,
      \fract_o_reg[27]_1\(12) => i_addsub_n_26,
      \fract_o_reg[27]_1\(11) => i_addsub_n_27,
      \fract_o_reg[27]_1\(10) => i_addsub_n_28,
      \fract_o_reg[27]_1\(9) => i_addsub_n_29,
      \fract_o_reg[27]_1\(8) => i_addsub_n_30,
      \fract_o_reg[27]_1\(7) => i_addsub_n_31,
      \fract_o_reg[27]_1\(6) => i_addsub_n_32,
      \fract_o_reg[27]_1\(5) => i_addsub_n_33,
      \fract_o_reg[27]_1\(4) => i_addsub_n_34,
      \fract_o_reg[27]_1\(3) => i_addsub_n_35,
      \fract_o_reg[27]_1\(2) => i_addsub_n_36,
      \fract_o_reg[27]_1\(1) => i_addsub_n_37,
      \fract_o_reg[27]_1\(0) => i_addsub_n_38,
      \fract_o_reg[3]_0\(0) => \s_fpu_op_i_reg_n_0_[0]\,
      \fract_o_reg[4]_0\ => i_addsub_n_41,
      \fract_o_reg[5]_0\ => i_addsub_n_40,
      \output_o_reg[31]\(0) => signb_i,
      \output_o_reg[31]_0\(0) => signa_i,
      \output_o_reg[31]_1\ => i_postnorm_addsub_n_3,
      \output_o_reg[31]_2\ => i_postnorm_addsub_n_1,
      \output_o_reg[31]_3\ => i_postnorm_addsub_n_2,
      s_addop => s_addop,
      \s_fracto28_1_reg[26]\(5 downto 0) => s_shl1(5 downto 0),
      \s_fracto28_1_reg[26]_0\ => i_postnorm_addsub_n_0,
      \s_shl1_reg[1]\ => i_addsub_n_39,
      \s_shl1_reg[2]\ => i_addsub_n_15,
      \s_shl1_reg[2]_0\ => i_addsub_n_16,
      sign_o_i_11_0 => i_addsub_n_19,
      sign_o_i_13_0 => i_addsub_n_18,
      sign_o_reg_0(0) => s_output_o(31),
      sign_o_reg_1 => i_prenorm_addsub_n_1
    );
i_mul_24: entity work.fpu_design_fpu_0_0_mul_24
     port map (
      A(0) => A(5),
      D(11 downto 0) => multOp(11 downto 0),
      Q(0) => signb_i,
      S(0) => i_mul_24_n_0,
      clk_i => clk_i,
      \count_reg[0]_0\ => i_mul_24_n_4,
      \count_reg[1]_0\ => i_mul_24_n_3,
      \count_reg[2]_0\ => s_start_i_reg_n_0,
      data0(0) => data0(12),
      fract_48_i(47 downto 0) => mul_24_fract_48(47 downto 0),
      \prod2_reg[2][0][23]_0\ => i_serial_div_n_5,
      \prod2_reg[2][0][23]_1\(0) => A(4),
      \prod2_reg[2][0][23]_2\(11) => i_serial_div_n_45,
      \prod2_reg[2][0][23]_2\(10) => i_serial_div_n_46,
      \prod2_reg[2][0][23]_2\(9) => i_serial_div_n_47,
      \prod2_reg[2][0][23]_2\(8) => i_serial_div_n_48,
      \prod2_reg[2][0][23]_2\(7) => i_serial_div_n_49,
      \prod2_reg[2][0][23]_2\(6) => i_serial_div_n_50,
      \prod2_reg[2][0][23]_2\(5) => i_serial_div_n_51,
      \prod2_reg[2][0][23]_2\(4) => i_serial_div_n_52,
      \prod2_reg[2][0][23]_2\(3) => i_serial_div_n_53,
      \prod2_reg[2][0][23]_2\(2) => i_serial_div_n_54,
      \prod2_reg[2][0][23]_2\(1) => i_serial_div_n_55,
      \prod2_reg[2][0][23]_2\(0) => i_serial_div_n_56,
      \prod2_reg[2][2][17]_0\(11) => i_serial_div_n_21,
      \prod2_reg[2][2][17]_0\(10) => i_serial_div_n_22,
      \prod2_reg[2][2][17]_0\(9) => i_serial_div_n_23,
      \prod2_reg[2][2][17]_0\(8) => i_serial_div_n_24,
      \prod2_reg[2][2][17]_0\(7) => i_serial_div_n_25,
      \prod2_reg[2][2][17]_0\(6) => i_serial_div_n_26,
      \prod2_reg[2][2][17]_0\(5) => i_serial_div_n_27,
      \prod2_reg[2][2][17]_0\(4) => i_serial_div_n_28,
      \prod2_reg[2][2][17]_0\(3) => i_serial_div_n_29,
      \prod2_reg[2][2][17]_0\(2) => i_serial_div_n_30,
      \prod2_reg[2][2][17]_0\(1) => i_serial_div_n_31,
      \prod2_reg[2][2][17]_0\(0) => i_serial_div_n_32,
      \prod2_reg[2][3][11]_0\(11) => i_serial_div_n_33,
      \prod2_reg[2][3][11]_0\(10) => i_serial_div_n_34,
      \prod2_reg[2][3][11]_0\(9) => i_serial_div_n_35,
      \prod2_reg[2][3][11]_0\(8) => i_serial_div_n_36,
      \prod2_reg[2][3][11]_0\(7) => i_serial_div_n_37,
      \prod2_reg[2][3][11]_0\(6) => i_serial_div_n_38,
      \prod2_reg[2][3][11]_0\(5) => i_serial_div_n_39,
      \prod2_reg[2][3][11]_0\(4) => i_serial_div_n_40,
      \prod2_reg[2][3][11]_0\(3) => i_serial_div_n_41,
      \prod2_reg[2][3][11]_0\(2) => i_serial_div_n_42,
      \prod2_reg[2][3][11]_0\(1) => i_serial_div_n_43,
      \prod2_reg[2][3][11]_0\(0) => i_serial_div_n_44,
      s_dvsor_i(0) => s_dvsor_i(12),
      \s_fracta_i_reg[23]_0\ => i_pre_norm_mul_n_0,
      \s_fractb_i_reg[23]_0\ => i_mul_24_n_2,
      \s_fractb_i_reg[23]_1\ => i_pre_norm_mul_n_1,
      s_sign_i => s_sign_i_3,
      sign_i => mul_24_sign
    );
i_post_norm_div: entity work.fpu_design_fpu_0_0_post_norm_div
     port map (
      D(9) => i_post_norm_div_n_9,
      D(8) => i_post_norm_div_n_10,
      D(7) => i_post_norm_div_n_11,
      D(6) => i_post_norm_div_n_12,
      D(5) => i_post_norm_div_n_13,
      D(4) => i_post_norm_div_n_14,
      D(3) => i_post_norm_div_n_15,
      D(2) => i_post_norm_div_n_16,
      D(1) => i_post_norm_div_n_17,
      D(0) => i_post_norm_div_n_18,
      DI(0) => i_pre_norm_div_n_3,
      Q(9) => signb_i,
      Q(8) => \s_opb_i_reg_n_0_[30]\,
      Q(7) => \s_opb_i_reg_n_0_[29]\,
      Q(6) => \s_opb_i_reg_n_0_[28]\,
      Q(5) => \s_opb_i_reg_n_0_[27]\,
      Q(4) => \s_opb_i_reg_n_0_[26]\,
      Q(3) => \s_opb_i_reg_n_0_[25]\,
      Q(2) => \s_opb_i_reg_n_0_[24]\,
      Q(1) => \s_opb_i_reg_n_0_[23]\,
      Q(0) => \s_opb_i_reg_n_0_[0]\,
      S(0) => i_pre_norm_div_n_5,
      clk_i => clk_i,
      data0(0) => data0(13),
      ine_o_reg_0(0) => s_guard,
      ine_o_reg_1 => i_post_norm_mul_n_10,
      ine_o_reg_2 => i_post_norm_mul_n_7,
      \output_o_reg[0]_0\ => i_serial_div_n_59,
      \output_o_reg[21]_0\ => i_post_norm_mul_n_8,
      \output_o_reg[22]_0\ => i_serial_div_n_57,
      \output_o_reg[22]_1\ => i_serial_div_n_58,
      \output_o_reg[22]_2\ => i_serial_div_n_60,
      \output_o_reg[22]_3\(0) => i_post_norm_sqrt_n_35,
      \output_o_reg[30]_0\ => i_serial_div_n_61,
      plusOp0 => plusOp0,
      post_norm_div_ine => post_norm_div_ine,
      post_norm_div_output(31 downto 0) => post_norm_div_output(31 downto 0),
      \prod2[0][3][9]_i_15\ => i_mul_24_n_3,
      rmndr_o(26 downto 0) => serial_div_rmndr(26 downto 0),
      \s_exp_10_i_reg[9]_0\(9 downto 0) => pre_norm_div_exp(9 downto 0),
      \s_exp_10_o_reg[3]\ => i_pre_norm_div_n_4,
      s_expa_in(0) => s_expa_in(0),
      \s_expa_reg[2]_0\ => i_post_norm_div_n_8,
      s_expb_in(0) => s_expb_in(0),
      \s_expb_reg[1]_0\ => i_post_norm_div_n_4,
      s_expo3(2 downto 1) => s_expo3(6 downto 5),
      s_expo3(0) => s_expo3(0),
      \s_frac_rnd_reg[22]\ => i_post_norm_div_n_19,
      \s_fraco2_reg[3]_i_2_0\ => i_post_norm_mul_n_11,
      \s_fraco2_reg[3]_i_2_1\ => i_post_norm_mul_n_43,
      s_ine_i => s_ine_i,
      s_ine_o => s_ine_o_2,
      s_ine_o_0 => s_ine_o_0,
      \s_opa_i_reg[0]_0\ => i_post_norm_div_n_3,
      \s_opa_i_reg[0]_1\ => i_post_norm_div_n_6,
      \s_opb_i_reg[0]_0\ => i_post_norm_div_n_2,
      s_output_o0_in(0) => s_output_o0_in_1(21),
      s_output_o0_in_1(0) => s_output_o0_in(30),
      \s_qutnt_i_reg[26]_0\(26 downto 0) => serial_div_qutnt(26 downto 0),
      s_sign_i => s_sign_i,
      s_sign_i_2 => s_sign_i_3,
      s_sign_i_reg_0(9) => signa_i,
      s_sign_i_reg_0(8) => \s_opa_i_reg_n_0_[30]\,
      s_sign_i_reg_0(7) => \s_opa_i_reg_n_0_[29]\,
      s_sign_i_reg_0(6) => \s_opa_i_reg_n_0_[28]\,
      s_sign_i_reg_0(5) => \s_opa_i_reg_n_0_[27]\,
      s_sign_i_reg_0(4) => \s_opa_i_reg_n_0_[26]\,
      s_sign_i_reg_0(3) => \s_opa_i_reg_n_0_[25]\,
      s_sign_i_reg_0(2) => \s_opa_i_reg_n_0_[24]\,
      s_sign_i_reg_0(1) => \s_opa_i_reg_n_0_[23]\,
      s_sign_i_reg_0(0) => \s_opa_i_reg_n_0_[0]\
    );
i_post_norm_mul: entity work.fpu_design_fpu_0_0_post_norm_mul
     port map (
      D(24 downto 19) => \p_0_in__0\(31 downto 26),
      D(18 downto 11) => \p_0_in__0\(24 downto 17),
      D(10 downto 5) => \p_0_in__0\(15 downto 10),
      D(4) => \p_0_in__0\(8),
      D(3 downto 0) => \p_0_in__0\(6 downto 3),
      Q(1) => \s_rmode_i_reg_n_0_[1]\,
      Q(0) => \s_rmode_i_reg_n_0_[0]\,
      clk_i => clk_i,
      fpu_op_i(2 downto 0) => fpu_op_i(2 downto 0),
      ine_o_reg_0 => i_post_norm_mul_n_42,
      \output_o_reg[16]_0\ => i_post_norm_mul_n_40,
      \output_o_reg[1]_0\ => i_post_norm_mul_n_12,
      \output_o_reg[22]_0\ => i_post_norm_div_n_4,
      \output_o_reg[22]_1\ => i_post_norm_div_n_8,
      \output_o_reg[25]_0\ => i_post_norm_mul_n_41,
      \output_o_reg[2]_0\(1) => post_norm_mul_output(2),
      \output_o_reg[2]_0\(0) => post_norm_mul_output(0),
      \output_o_reg[7]_0\ => i_post_norm_mul_n_38,
      \output_o_reg[9]_0\ => i_post_norm_mul_n_39,
      post_norm_div_ine => post_norm_div_ine,
      post_norm_div_output(29 downto 1) => post_norm_div_output(31 downto 3),
      post_norm_div_output(0) => post_norm_div_output(1),
      post_norm_sqrt_ine_o => post_norm_sqrt_ine_o,
      post_norm_sqrt_output(29 downto 1) => post_norm_sqrt_output(31 downto 3),
      post_norm_sqrt_output(0) => post_norm_sqrt_output(1),
      postnorm_addsub_output_o(24 downto 19) => postnorm_addsub_output_o(31 downto 26),
      postnorm_addsub_output_o(18 downto 11) => postnorm_addsub_output_o(24 downto 17),
      postnorm_addsub_output_o(10 downto 5) => postnorm_addsub_output_o(15 downto 10),
      postnorm_addsub_output_o(4) => postnorm_addsub_output_o(8),
      postnorm_addsub_output_o(3 downto 0) => postnorm_addsub_output_o(6 downto 3),
      \s_exp_10_i_reg[9]_0\(9 downto 0) => pre_norm_mul_exp_10(9 downto 0),
      \s_expo1_reg[6]_0\(2 downto 1) => s_expo3(6 downto 5),
      \s_expo1_reg[6]_0\(0) => s_expo3(0),
      \s_expo1_reg[6]_1\ => i_post_norm_mul_n_7,
      \s_expo1_reg[6]_2\ => i_post_norm_mul_n_8,
      \s_frac2a_reg[18]_0\ => i_post_norm_mul_n_10,
      \s_frac2a_reg[22]_0\(0) => s_guard,
      \s_fract_48_i_reg[47]_0\(47 downto 0) => mul_24_fract_48(47 downto 0),
      s_ine_o => s_ine_o_2,
      s_output_o0_in(0) => s_output_o0_in_1(21),
      s_rmode_i(1 downto 0) => s_rmode_i(1 downto 0),
      \s_rmode_i_reg[0]_0\ => i_post_norm_mul_n_11,
      \s_rmode_i_reg[1]_0\ => i_post_norm_mul_n_43,
      s_sign_i => s_sign_i,
      sign_i => mul_24_sign
    );
i_post_norm_sqrt: entity work.fpu_design_fpu_0_0_post_norm_sqrt
     port map (
      D(1) => \p_0_in__0\(2),
      D(0) => \p_0_in__0\(0),
      Q(0) => signa_i,
      clk_i => clk_i,
      fpu_op_i(2 downto 0) => fpu_op_i(2 downto 0),
      ine_o => sqrt_ine_o,
      \output_o_reg[22]_0\ => i_post_norm_div_n_19,
      \output_o_reg[31]_0\(29 downto 1) => post_norm_sqrt_output(31 downto 3),
      \output_o_reg[31]_0\(0) => post_norm_sqrt_output(1),
      post_norm_div_output(1) => post_norm_div_output(2),
      post_norm_div_output(0) => post_norm_div_output(0),
      post_norm_sqrt_ine_o => post_norm_sqrt_ine_o,
      postnorm_addsub_output_o(1) => postnorm_addsub_output_o(2),
      postnorm_addsub_output_o(0) => postnorm_addsub_output_o(0),
      \s_exp_i_reg[7]_0\(7 downto 0) => pre_norm_sqrt_exp_o(7 downto 0),
      \s_frac_rnd_reg[22]_0\(0) => i_post_norm_sqrt_n_35,
      s_ine_i => s_ine_i,
      s_ine_o => s_ine_o_0,
      \s_output1_reg[2]\(1) => post_norm_mul_output(2),
      \s_output1_reg[2]\(0) => post_norm_mul_output(0),
      s_output_o0_in(0) => s_output_o0_in(30),
      s_rmode_i(1 downto 0) => s_rmode_i(1 downto 0),
      s_sign_i => s_sign_i_3,
      sqr_o(24 downto 0) => sqrt_sqr_o(24 downto 0)
    );
i_postnorm_addsub: entity work.fpu_design_fpu_0_0_post_norm_addsub
     port map (
      D(0) => s_output_o(31),
      Q(12) => addsub_fract_o(27),
      Q(11 downto 0) => addsub_fract_o(11 downto 0),
      SR(0) => i_prenorm_addsub_n_38,
      addsub_sign_o => addsub_sign_o,
      clk_i => clk_i,
      fpu_op_i(1 downto 0) => fpu_op_i(2 downto 1),
      \fpu_op_i[1]\(4) => \p_0_in__0\(25),
      \fpu_op_i[1]\(3) => \p_0_in__0\(16),
      \fpu_op_i[1]\(2) => \p_0_in__0\(9),
      \fpu_op_i[1]\(1) => \p_0_in__0\(7),
      \fpu_op_i[1]\(0) => \p_0_in__0\(1),
      \fpu_op_i[1]_0\ => i_postnorm_addsub_n_42,
      \output_o_reg[22]_0\(31) => signa_i,
      \output_o_reg[22]_0\(30) => \s_opa_i_reg_n_0_[30]\,
      \output_o_reg[22]_0\(29) => \s_opa_i_reg_n_0_[29]\,
      \output_o_reg[22]_0\(28) => \s_opa_i_reg_n_0_[28]\,
      \output_o_reg[22]_0\(27) => \s_opa_i_reg_n_0_[27]\,
      \output_o_reg[22]_0\(26) => \s_opa_i_reg_n_0_[26]\,
      \output_o_reg[22]_0\(25) => \s_opa_i_reg_n_0_[25]\,
      \output_o_reg[22]_0\(24) => \s_opa_i_reg_n_0_[24]\,
      \output_o_reg[22]_0\(23) => \s_opa_i_reg_n_0_[23]\,
      \output_o_reg[22]_0\(22 downto 1) => pre_norm_div_dvdnd(49 downto 28),
      \output_o_reg[22]_0\(0) => \s_opa_i_reg_n_0_[0]\,
      \output_o_reg[22]_1\(31) => signb_i,
      \output_o_reg[22]_1\(30) => \s_opb_i_reg_n_0_[30]\,
      \output_o_reg[22]_1\(29) => \s_opb_i_reg_n_0_[29]\,
      \output_o_reg[22]_1\(28) => \s_opb_i_reg_n_0_[28]\,
      \output_o_reg[22]_1\(27) => \s_opb_i_reg_n_0_[27]\,
      \output_o_reg[22]_1\(26) => \s_opb_i_reg_n_0_[26]\,
      \output_o_reg[22]_1\(25) => \s_opb_i_reg_n_0_[25]\,
      \output_o_reg[22]_1\(24) => \s_opb_i_reg_n_0_[24]\,
      \output_o_reg[22]_1\(23) => \s_opb_i_reg_n_0_[23]\,
      \output_o_reg[22]_1\(22 downto 1) => pre_norm_div_dvsor(23 downto 2),
      \output_o_reg[22]_1\(0) => \s_opb_i_reg_n_0_[0]\,
      \output_o_reg[22]_2\(0) => \s_fpu_op_i_reg_n_0_[0]\,
      \output_o_reg[2]_i_2_0\(1) => \s_rmode_i_reg_n_0_[1]\,
      \output_o_reg[2]_i_2_0\(0) => \s_rmode_i_reg_n_0_[0]\,
      \output_o_reg[31]_0\(26 downto 21) => postnorm_addsub_output_o(31 downto 26),
      \output_o_reg[31]_0\(20 downto 13) => postnorm_addsub_output_o(24 downto 17),
      \output_o_reg[31]_0\(12 downto 7) => postnorm_addsub_output_o(15 downto 10),
      \output_o_reg[31]_0\(6) => postnorm_addsub_output_o(8),
      \output_o_reg[31]_0\(5 downto 1) => postnorm_addsub_output_o(6 downto 2),
      \output_o_reg[31]_0\(0) => postnorm_addsub_output_o(0),
      \s_expo9_1_reg[0]_0\ => i_prenorm_addsub_n_37,
      \s_expo9_1_reg[1]_0\ => i_prenorm_addsub_n_36,
      \s_expo9_1_reg[2]_0\ => i_prenorm_addsub_n_35,
      \s_expo9_1_reg[3]_0\ => i_prenorm_addsub_n_34,
      \s_expo9_1_reg[4]_0\ => i_prenorm_addsub_n_33,
      \s_expo9_1_reg[5]_0\ => i_prenorm_addsub_n_32,
      \s_expo9_1_reg[6]_0\ => i_prenorm_addsub_n_31,
      \s_expo9_1_reg[7]_0\ => i_prenorm_addsub_n_30,
      \s_fpu_op_i_reg[0]\ => i_postnorm_addsub_n_3,
      \s_fracto28_1_reg[10]_0\ => i_addsub_n_39,
      \s_fracto28_1_reg[10]_1\ => i_addsub_n_40,
      \s_fracto28_1_reg[26]_0\(15) => i_addsub_n_23,
      \s_fracto28_1_reg[26]_0\(14) => i_addsub_n_24,
      \s_fracto28_1_reg[26]_0\(13) => i_addsub_n_25,
      \s_fracto28_1_reg[26]_0\(12) => i_addsub_n_26,
      \s_fracto28_1_reg[26]_0\(11) => i_addsub_n_27,
      \s_fracto28_1_reg[26]_0\(10) => i_addsub_n_28,
      \s_fracto28_1_reg[26]_0\(9) => i_addsub_n_29,
      \s_fracto28_1_reg[26]_0\(8) => i_addsub_n_30,
      \s_fracto28_1_reg[26]_0\(7) => i_addsub_n_31,
      \s_fracto28_1_reg[26]_0\(6) => i_addsub_n_32,
      \s_fracto28_1_reg[26]_0\(5) => i_addsub_n_33,
      \s_fracto28_1_reg[26]_0\(4) => i_addsub_n_34,
      \s_fracto28_1_reg[26]_0\(3) => i_addsub_n_35,
      \s_fracto28_1_reg[26]_0\(2) => i_addsub_n_36,
      \s_fracto28_1_reg[26]_0\(1) => i_addsub_n_37,
      \s_fracto28_1_reg[26]_0\(0) => i_addsub_n_38,
      \s_fracto28_1_reg[27]_0\ => i_addsub_n_16,
      \s_fracto28_1_reg[27]_1\ => i_addsub_n_15,
      \s_fracto28_1_reg[9]_0\ => i_addsub_n_41,
      s_ine_o_reg => i_post_norm_mul_n_42,
      \s_opa_i_reg[12]\ => i_postnorm_addsub_n_2,
      \s_opb_i_reg[0]\ => i_postnorm_addsub_n_1,
      \s_output1_reg[16]\ => i_post_norm_mul_n_40,
      \s_output1_reg[1]\ => i_post_norm_mul_n_12,
      \s_output1_reg[25]\ => i_post_norm_mul_n_41,
      \s_output1_reg[7]\ => i_post_norm_mul_n_38,
      \s_output1_reg[9]\ => i_post_norm_mul_n_39,
      \s_shl1_reg[5]_0\(5 downto 0) => s_shl1(5 downto 0),
      \s_shl1_reg[5]_1\(5 downto 0) => p_1_in(5 downto 0),
      s_shr11 => s_shr11,
      \s_shr1_reg[0]_0\ => i_postnorm_addsub_n_0,
      \s_shr1_reg[0]_1\ => i_prenorm_addsub_n_39
    );
i_pre_norm_div: entity work.fpu_design_fpu_0_0_pre_norm_div
     port map (
      D(9) => i_post_norm_div_n_9,
      D(8) => i_post_norm_div_n_10,
      D(7) => i_post_norm_div_n_11,
      D(6) => i_post_norm_div_n_12,
      D(5) => i_post_norm_div_n_13,
      D(4) => i_post_norm_div_n_14,
      D(3) => i_post_norm_div_n_15,
      D(2) => i_post_norm_div_n_16,
      D(1) => i_post_norm_div_n_17,
      D(0) => i_post_norm_div_n_18,
      DI(0) => i_pre_norm_div_n_3,
      Q(1) => \s_opb_i_reg_n_0_[23]\,
      Q(0) => \s_opb_i_reg_n_0_[0]\,
      S(0) => i_pre_norm_div_n_5,
      clk_i => clk_i,
      \exp_10_o_reg[9]_0\(9 downto 0) => pre_norm_div_exp(9 downto 0),
      plusOp0 => plusOp0,
      \s_dvsor_i_reg[0]\ => i_serial_div_n_6,
      \s_dvsor_i_reg[0]_0\ => i_serial_div_n_7,
      \s_dvsor_i_reg[0]_1\ => i_serial_div_n_8,
      s_expa_in(0) => s_expa_in(0),
      \s_expa_in_reg[0]_0\(23) => \s_opa_i_reg_n_0_[23]\,
      \s_expa_in_reg[0]_0\(22 downto 1) => pre_norm_div_dvdnd(49 downto 28),
      \s_expa_in_reg[0]_0\(0) => \s_opa_i_reg_n_0_[0]\,
      \s_expa_in_reg[0]_1\ => i_pre_norm_mul_n_0,
      s_expb_in(0) => s_expb_in(0),
      \s_expb_in_reg[0]_0\ => i_pre_norm_mul_n_1,
      \s_opa_i_reg[13]\ => i_pre_norm_div_n_4
    );
i_pre_norm_mul: entity work.fpu_design_fpu_0_0_pre_norm_mul
     port map (
      Q(7) => \s_opb_i_reg_n_0_[30]\,
      Q(6) => \s_opb_i_reg_n_0_[29]\,
      Q(5) => \s_opb_i_reg_n_0_[28]\,
      Q(4) => \s_opb_i_reg_n_0_[27]\,
      Q(3) => \s_opb_i_reg_n_0_[26]\,
      Q(2) => \s_opb_i_reg_n_0_[25]\,
      Q(1) => \s_opb_i_reg_n_0_[24]\,
      Q(0) => \s_opb_i_reg_n_0_[23]\,
      clk_i => clk_i,
      exp_10_o(9 downto 0) => pre_norm_mul_exp_10(9 downto 0),
      \exp_10_o_reg[7]_0\(7) => \s_opa_i_reg_n_0_[30]\,
      \exp_10_o_reg[7]_0\(6) => \s_opa_i_reg_n_0_[29]\,
      \exp_10_o_reg[7]_0\(5) => \s_opa_i_reg_n_0_[28]\,
      \exp_10_o_reg[7]_0\(4) => \s_opa_i_reg_n_0_[27]\,
      \exp_10_o_reg[7]_0\(3) => \s_opa_i_reg_n_0_[26]\,
      \exp_10_o_reg[7]_0\(2) => \s_opa_i_reg_n_0_[25]\,
      \exp_10_o_reg[7]_0\(1) => \s_opa_i_reg_n_0_[24]\,
      \exp_10_o_reg[7]_0\(0) => \s_opa_i_reg_n_0_[23]\,
      \s_opa_i_reg[25]\ => i_pre_norm_mul_n_0,
      \s_opb_i_reg[25]\ => i_pre_norm_mul_n_1
    );
i_pre_norm_sqrt: entity work.fpu_design_fpu_0_0_pre_norm_sqrt
     port map (
      Q(9) => \s_opa_i_reg_n_0_[30]\,
      Q(8) => \s_opa_i_reg_n_0_[29]\,
      Q(7) => \s_opa_i_reg_n_0_[28]\,
      Q(6) => \s_opa_i_reg_n_0_[27]\,
      Q(5) => \s_opa_i_reg_n_0_[26]\,
      Q(4) => \s_opa_i_reg_n_0_[25]\,
      Q(3) => \s_opa_i_reg_n_0_[24]\,
      Q(2) => \s_opa_i_reg_n_0_[23]\,
      Q(1) => pre_norm_div_dvdnd(28),
      Q(0) => \s_opa_i_reg_n_0_[0]\,
      clk_i => clk_i,
      \s_exp_o_reg[0]_0\ => i_sqrt_n_0,
      \s_exp_o_reg[7]_0\(7 downto 0) => pre_norm_sqrt_exp_o(7 downto 0),
      \s_opa_i_reg[28]\ => i_pre_norm_sqrt_n_0
    );
i_prenorm_addsub: entity work.fpu_design_fpu_0_0_pre_norm_addsub
     port map (
      D(27 downto 0) => s_fract_o(27 downto 0),
      Q(31) => signa_i,
      Q(30) => \s_opa_i_reg_n_0_[30]\,
      Q(29) => \s_opa_i_reg_n_0_[29]\,
      Q(28) => \s_opa_i_reg_n_0_[28]\,
      Q(27) => \s_opa_i_reg_n_0_[27]\,
      Q(26) => \s_opa_i_reg_n_0_[26]\,
      Q(25) => \s_opa_i_reg_n_0_[25]\,
      Q(24) => \s_opa_i_reg_n_0_[24]\,
      Q(23) => \s_opa_i_reg_n_0_[23]\,
      Q(22 downto 1) => pre_norm_div_dvdnd(49 downto 28),
      Q(0) => \s_opa_i_reg_n_0_[0]\,
      S(0) => i_addsub_n_20,
      SR(0) => i_prenorm_addsub_n_38,
      clk_i => clk_i,
      \exp_o_reg[0]_0\(0) => prenorm_addsub_exp_o(0),
      \exp_o_reg[4]_0\(5 downto 0) => p_1_in(5 downto 0),
      \exp_o_reg[6]_0\ => i_prenorm_addsub_n_30,
      \exp_o_reg[6]_1\ => i_prenorm_addsub_n_31,
      \exp_o_reg[6]_2\ => i_prenorm_addsub_n_33,
      \exp_o_reg[6]_3\ => i_prenorm_addsub_n_34,
      \exp_o_reg[6]_4\ => i_prenorm_addsub_n_35,
      \exp_o_reg[6]_5\ => i_prenorm_addsub_n_36,
      \exp_o_reg[7]_0\ => i_prenorm_addsub_n_32,
      \exp_o_reg[7]_1\ => i_prenorm_addsub_n_37,
      \fract_o_reg[27]\ => i_prenorm_addsub_n_39,
      s_addop => s_addop,
      \s_expo9_1_reg[0]\ => i_addsub_n_21,
      \s_fpu_op_i_reg[0]\ => i_prenorm_addsub_n_1,
      \s_shl1_reg[0]\ => i_addsub_n_1,
      s_shr11 => s_shr11,
      \s_shr1_reg[0]\(0) => addsub_fract_o(27),
      sign_o_reg(31) => signb_i,
      sign_o_reg(30) => \s_opb_i_reg_n_0_[30]\,
      sign_o_reg(29) => \s_opb_i_reg_n_0_[29]\,
      sign_o_reg(28) => \s_opb_i_reg_n_0_[28]\,
      sign_o_reg(27) => \s_opb_i_reg_n_0_[27]\,
      sign_o_reg(26) => \s_opb_i_reg_n_0_[26]\,
      sign_o_reg(25) => \s_opb_i_reg_n_0_[25]\,
      sign_o_reg(24) => \s_opb_i_reg_n_0_[24]\,
      sign_o_reg(23) => \s_opb_i_reg_n_0_[23]\,
      sign_o_reg(22 downto 1) => pre_norm_div_dvsor(23 downto 2),
      sign_o_reg(0) => \s_opb_i_reg_n_0_[0]\,
      sign_o_reg_0(0) => \s_fpu_op_i_reg_n_0_[0]\,
      sign_o_reg_1 => i_addsub_n_19,
      sign_o_reg_2 => i_addsub_n_18
    );
i_serial_div: entity work.fpu_design_fpu_0_0_serial_div
     port map (
      D(11 downto 0) => multOp(11 downto 0),
      Q(22 downto 1) => pre_norm_div_dvdnd(49 downto 28),
      Q(0) => \s_opa_i_reg_n_0_[0]\,
      S(0) => i_mul_24_n_0,
      clk_i => clk_i,
      fpu_op_i(2 downto 0) => fpu_op_i(2 downto 0),
      \output_o_reg[0]\ => \output_o[31]_i_3__0_n_0\,
      \output_o_reg[0]_0\(1) => \s_rmode_i_reg_n_0_[1]\,
      \output_o_reg[0]_0\(0) => \s_rmode_i_reg_n_0_[0]\,
      \output_o_reg[30]\(31) => \s_output1_reg_n_0_[31]\,
      \output_o_reg[30]\(30 downto 23) => p_0_in(7 downto 0),
      \output_o_reg[30]\(22) => \s_output1_reg_n_0_[22]\,
      \output_o_reg[30]\(21) => \s_output1_reg_n_0_[21]\,
      \output_o_reg[30]\(20) => \s_output1_reg_n_0_[20]\,
      \output_o_reg[30]\(19) => \s_output1_reg_n_0_[19]\,
      \output_o_reg[30]\(18) => \s_output1_reg_n_0_[18]\,
      \output_o_reg[30]\(17) => \s_output1_reg_n_0_[17]\,
      \output_o_reg[30]\(16) => \s_output1_reg_n_0_[16]\,
      \output_o_reg[30]\(15) => \s_output1_reg_n_0_[15]\,
      \output_o_reg[30]\(14) => \s_output1_reg_n_0_[14]\,
      \output_o_reg[30]\(13) => \s_output1_reg_n_0_[13]\,
      \output_o_reg[30]\(12) => \s_output1_reg_n_0_[12]\,
      \output_o_reg[30]\(11) => \s_output1_reg_n_0_[11]\,
      \output_o_reg[30]\(10) => \s_output1_reg_n_0_[10]\,
      \output_o_reg[30]\(9) => \s_output1_reg_n_0_[9]\,
      \output_o_reg[30]\(8) => \s_output1_reg_n_0_[8]\,
      \output_o_reg[30]\(7) => \s_output1_reg_n_0_[7]\,
      \output_o_reg[30]\(6) => \s_output1_reg_n_0_[6]\,
      \output_o_reg[30]\(5) => \s_output1_reg_n_0_[5]\,
      \output_o_reg[30]\(4) => \s_output1_reg_n_0_[4]\,
      \output_o_reg[30]\(3) => \s_output1_reg_n_0_[3]\,
      \output_o_reg[30]\(2) => \s_output1_reg_n_0_[2]\,
      \output_o_reg[30]\(1) => \s_output1_reg_n_0_[1]\,
      \output_o_reg[30]\(0) => \s_output1_reg_n_0_[0]\,
      \output_o_reg[31]\ => \output_o[31]_i_2__1_n_0\,
      \output_o_reg[31]_0\ => inf_o_i_2_n_0,
      \output_o_reg[31]_1\ => snan_o_i_2_n_0,
      \output_o_reg[31]_2\ => snan_o_i_5_n_0,
      plusOp0 => plusOp0,
      \prod2[0][0][23]_i_4_0\(11) => i_serial_div_n_45,
      \prod2[0][0][23]_i_4_0\(10) => i_serial_div_n_46,
      \prod2[0][0][23]_i_4_0\(9) => i_serial_div_n_47,
      \prod2[0][0][23]_i_4_0\(8) => i_serial_div_n_48,
      \prod2[0][0][23]_i_4_0\(7) => i_serial_div_n_49,
      \prod2[0][0][23]_i_4_0\(6) => i_serial_div_n_50,
      \prod2[0][0][23]_i_4_0\(5) => i_serial_div_n_51,
      \prod2[0][0][23]_i_4_0\(4) => i_serial_div_n_52,
      \prod2[0][0][23]_i_4_0\(3) => i_serial_div_n_53,
      \prod2[0][0][23]_i_4_0\(2) => i_serial_div_n_54,
      \prod2[0][0][23]_i_4_0\(1) => i_serial_div_n_55,
      \prod2[0][0][23]_i_4_0\(0) => i_serial_div_n_56,
      \prod2[0][2][17]_i_4_0\(11) => i_serial_div_n_21,
      \prod2[0][2][17]_i_4_0\(10) => i_serial_div_n_22,
      \prod2[0][2][17]_i_4_0\(9) => i_serial_div_n_23,
      \prod2[0][2][17]_i_4_0\(8) => i_serial_div_n_24,
      \prod2[0][2][17]_i_4_0\(7) => i_serial_div_n_25,
      \prod2[0][2][17]_i_4_0\(6) => i_serial_div_n_26,
      \prod2[0][2][17]_i_4_0\(5) => i_serial_div_n_27,
      \prod2[0][2][17]_i_4_0\(4) => i_serial_div_n_28,
      \prod2[0][2][17]_i_4_0\(3) => i_serial_div_n_29,
      \prod2[0][2][17]_i_4_0\(2) => i_serial_div_n_30,
      \prod2[0][2][17]_i_4_0\(1) => i_serial_div_n_31,
      \prod2[0][2][17]_i_4_0\(0) => i_serial_div_n_32,
      \prod2[0][3][11]_i_4_0\(11) => i_serial_div_n_33,
      \prod2[0][3][11]_i_4_0\(10) => i_serial_div_n_34,
      \prod2[0][3][11]_i_4_0\(9) => i_serial_div_n_35,
      \prod2[0][3][11]_i_4_0\(8) => i_serial_div_n_36,
      \prod2[0][3][11]_i_4_0\(7) => i_serial_div_n_37,
      \prod2[0][3][11]_i_4_0\(6) => i_serial_div_n_38,
      \prod2[0][3][11]_i_4_0\(5) => i_serial_div_n_39,
      \prod2[0][3][11]_i_4_0\(4) => i_serial_div_n_40,
      \prod2[0][3][11]_i_4_0\(3) => i_serial_div_n_41,
      \prod2[0][3][11]_i_4_0\(2) => i_serial_div_n_42,
      \prod2[0][3][11]_i_4_0\(1) => i_serial_div_n_43,
      \prod2[0][3][11]_i_4_0\(0) => i_serial_div_n_44,
      \prod2_reg[0][1][15]\(0) => A(5),
      \prod2_reg[0][1][7]\ => i_mul_24_n_4,
      \prod2_reg[0][1][7]_0\ => i_mul_24_n_3,
      \prod2_reg[0][1][7]_1\ => i_post_norm_div_n_2,
      \prod2_reg[2][2][11]\ => i_mul_24_n_2,
      \prod2_reg[2][2][7]\ => i_post_norm_div_n_6,
      \prod2_reg[2][2][7]_0\ => i_post_norm_div_n_3,
      s_div_zero_o => s_div_zero_o,
      \s_dvdnd_i_reg[26]_0\ => i_pre_norm_div_n_4,
      \s_dvdnd_i_reg[32]_0\ => i_serial_div_n_58,
      \s_dvdnd_i_reg[32]_1\ => i_serial_div_n_60,
      \s_dvdnd_i_reg[37]_0\(0) => A(4),
      \s_dvdnd_i_reg[39]_0\(1 downto 0) => data0(13 downto 12),
      \s_dvdnd_i_reg[49]_0\ => i_serial_div_n_61,
      \s_dvsor_i_reg[12]_0\(0) => s_dvsor_i(12),
      \s_dvsor_i_reg[1]_0\ => i_pre_norm_mul_n_1,
      \s_dvsor_i_reg[23]_0\ => i_serial_div_n_5,
      \s_dvsor_i_reg[23]_1\(22 downto 1) => pre_norm_div_dvsor(23 downto 2),
      \s_dvsor_i_reg[23]_1\(0) => \s_opb_i_reg_n_0_[0]\,
      \s_dvsor_i_reg[4]_0\ => i_serial_div_n_57,
      \s_dvsor_i_reg[6]_0\ => i_serial_div_n_59,
      \s_opb_i_reg[13]\ => i_serial_div_n_6,
      \s_opb_i_reg[21]\ => i_serial_div_n_8,
      \s_opb_i_reg[5]\ => i_serial_div_n_7,
      \s_output1_reg[31]\ => i_serial_div_n_93,
      \s_output1_reg[31]_0\ => i_serial_div_n_94,
      s_output_o1_in(30 downto 0) => s_output_o1_in(30 downto 0),
      \s_qutnt_o_reg[26]_0\(26 downto 0) => serial_div_qutnt(26 downto 0),
      \s_rmndr_o_reg[26]_0\(26 downto 0) => serial_div_rmndr(26 downto 0),
      s_start_i => s_start_i,
      s_start_i_reg_0 => s_start_i_reg_n_0
    );
i_sqrt: entity work.fpu_design_fpu_0_0_sqrt
     port map (
      Q(24) => \s_opa_i_reg_n_0_[30]\,
      Q(23) => \s_opa_i_reg_n_0_[23]\,
      Q(22 downto 1) => pre_norm_div_dvdnd(49 downto 28),
      Q(0) => \s_opa_i_reg_n_0_[0]\,
      clk_i => clk_i,
      ine_o => sqrt_ine_o,
      \s_opa_i_reg[5]\ => i_sqrt_n_0,
      \s_rad_i_reg[28]_0\ => i_pre_norm_sqrt_n_0,
      s_start_i => s_start_i,
      \sqr_o_reg[24]_0\(24 downto 0) => sqrt_sqr_o(24 downto 0)
    );
ine_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_ine_o,
      Q => ine_o,
      R => '0'
    );
inf_o_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \output_o[31]_i_3__0_n_0\,
      I1 => inf_o_i_2_n_0,
      O => s_inf_o
    );
inf_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => qnan_o_i_2_n_0,
      I1 => qnan_o_i_3_n_0,
      I2 => \s_output1_reg_n_0_[22]\,
      I3 => \s_output1_reg_n_0_[21]\,
      I4 => \output_o[31]_i_3__0_n_0\,
      I5 => p_6_in,
      O => inf_o_i_2_n_0
    );
inf_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_inf_o,
      Q => inf_o,
      R => '0'
    );
\output_o[31]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \output_o[31]_i_5__0_n_0\,
      I1 => zero_o_i_2_n_0,
      I2 => \s_rmode_i_reg_n_0_[0]\,
      I3 => \s_rmode_i_reg_n_0_[1]\,
      O => \output_o[31]_i_2__1_n_0\
    );
\output_o[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      I2 => p_0_in(1),
      I3 => p_0_in(6),
      I4 => \output_o[31]_i_6__0_n_0\,
      O => \output_o[31]_i_3__0_n_0\
    );
\output_o[31]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF09"
    )
        port map (
      I0 => \s_fpu_op_i_reg_n_0_[0]\,
      I1 => signb_i,
      I2 => signa_i,
      I3 => \s_fpu_op_i_reg_n_0_[1]\,
      I4 => \s_fpu_op_i_reg_n_0_[2]\,
      O => \output_o[31]_i_5__0_n_0\
    );
\output_o[31]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in(2),
      I2 => p_0_in(7),
      I3 => p_0_in(0),
      O => \output_o[31]_i_6__0_n_0\
    );
\output_o_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(0),
      Q => output_o(0),
      S => i_serial_div_n_93
    );
\output_o_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(10),
      Q => output_o(10),
      S => i_serial_div_n_93
    );
\output_o_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(11),
      Q => output_o(11),
      S => i_serial_div_n_93
    );
\output_o_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(12),
      Q => output_o(12),
      S => i_serial_div_n_93
    );
\output_o_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(13),
      Q => output_o(13),
      S => i_serial_div_n_93
    );
\output_o_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(14),
      Q => output_o(14),
      S => i_serial_div_n_93
    );
\output_o_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(15),
      Q => output_o(15),
      S => i_serial_div_n_93
    );
\output_o_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(16),
      Q => output_o(16),
      S => i_serial_div_n_93
    );
\output_o_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(17),
      Q => output_o(17),
      S => i_serial_div_n_93
    );
\output_o_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(18),
      Q => output_o(18),
      S => i_serial_div_n_93
    );
\output_o_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(19),
      Q => output_o(19),
      S => i_serial_div_n_93
    );
\output_o_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(1),
      Q => output_o(1),
      S => i_serial_div_n_93
    );
\output_o_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(20),
      Q => output_o(20),
      S => i_serial_div_n_93
    );
\output_o_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(21),
      Q => output_o(21),
      S => i_serial_div_n_93
    );
\output_o_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(22),
      Q => output_o(22),
      S => i_serial_div_n_93
    );
\output_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(23),
      Q => output_o(23),
      R => i_serial_div_n_93
    );
\output_o_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(24),
      Q => output_o(24),
      S => i_serial_div_n_93
    );
\output_o_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(25),
      Q => output_o(25),
      S => i_serial_div_n_93
    );
\output_o_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(26),
      Q => output_o(26),
      S => i_serial_div_n_93
    );
\output_o_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(27),
      Q => output_o(27),
      S => i_serial_div_n_93
    );
\output_o_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(28),
      Q => output_o(28),
      S => i_serial_div_n_93
    );
\output_o_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(29),
      Q => output_o(29),
      S => i_serial_div_n_93
    );
\output_o_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(2),
      Q => output_o(2),
      S => i_serial_div_n_93
    );
\output_o_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(30),
      Q => output_o(30),
      S => i_serial_div_n_93
    );
\output_o_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => i_serial_div_n_94,
      Q => output_o(31),
      R => '0'
    );
\output_o_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(3),
      Q => output_o(3),
      S => i_serial_div_n_93
    );
\output_o_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(4),
      Q => output_o(4),
      S => i_serial_div_n_93
    );
\output_o_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(5),
      Q => output_o(5),
      S => i_serial_div_n_93
    );
\output_o_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(6),
      Q => output_o(6),
      S => i_serial_div_n_93
    );
\output_o_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(7),
      Q => output_o(7),
      S => i_serial_div_n_93
    );
\output_o_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(8),
      Q => output_o(8),
      S => i_serial_div_n_93
    );
\output_o_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i,
      CE => '1',
      D => s_output_o1_in(9),
      Q => output_o(9),
      S => i_serial_div_n_93
    );
overflow_o_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_ine_o,
      I1 => \output_o[31]_i_3__0_n_0\,
      O => s_overflow_o
    );
overflow_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_overflow_o,
      Q => overflow_o,
      R => '0'
    );
qnan_o_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => qnan_o_i_2_n_0,
      I1 => qnan_o_i_3_n_0,
      I2 => \s_output1_reg_n_0_[22]\,
      I3 => \s_output1_reg_n_0_[21]\,
      I4 => \output_o[31]_i_3__0_n_0\,
      O => s_qnan_o
    );
qnan_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => qnan_o_i_4_n_0,
      I1 => qnan_o_i_5_n_0,
      I2 => qnan_o_i_6_n_0,
      I3 => \s_output1_reg_n_0_[0]\,
      I4 => \s_output1_reg_n_0_[1]\,
      I5 => \s_output1_reg_n_0_[2]\,
      O => qnan_o_i_2_n_0
    );
qnan_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \s_output1_reg_n_0_[15]\,
      I1 => \s_output1_reg_n_0_[16]\,
      I2 => \s_output1_reg_n_0_[20]\,
      I3 => \s_output1_reg_n_0_[17]\,
      I4 => \s_output1_reg_n_0_[19]\,
      I5 => \s_output1_reg_n_0_[18]\,
      O => qnan_o_i_3_n_0
    );
qnan_o_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_output1_reg_n_0_[7]\,
      I1 => \s_output1_reg_n_0_[8]\,
      I2 => \s_output1_reg_n_0_[9]\,
      I3 => \s_output1_reg_n_0_[10]\,
      O => qnan_o_i_4_n_0
    );
qnan_o_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \s_output1_reg_n_0_[13]\,
      I1 => \s_output1_reg_n_0_[14]\,
      I2 => \s_output1_reg_n_0_[11]\,
      I3 => \s_output1_reg_n_0_[12]\,
      O => qnan_o_i_5_n_0
    );
qnan_o_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_output1_reg_n_0_[5]\,
      I1 => \s_output1_reg_n_0_[6]\,
      I2 => \s_output1_reg_n_0_[3]\,
      I3 => \s_output1_reg_n_0_[4]\,
      O => qnan_o_i_6_n_0
    );
qnan_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_qnan_o,
      Q => qnan_o,
      R => '0'
    );
ready_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFC8"
    )
        port map (
      I0 => s_state_reg_n_0,
      I1 => \^ready_o\,
      I2 => s_start_i_reg_n_0,
      I3 => ready_o_i_2_n_0,
      O => ready_o_i_1_n_0
    );
ready_o_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ready_o_i_12_n_0,
      I1 => ready_o_i_13_n_0,
      I2 => s_count_reg(8),
      I3 => s_count_reg(15),
      I4 => s_count_reg(29),
      I5 => s_count_reg(13),
      O => ready_o_i_10_n_0
    );
ready_o_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_count_reg(14),
      I1 => s_count_reg(19),
      I2 => s_count_reg(9),
      I3 => s_count_reg(10),
      O => ready_o_i_11_n_0
    );
ready_o_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_count_reg(27),
      I1 => s_count_reg(23),
      I2 => s_count_reg(17),
      I3 => s_count_reg(30),
      I4 => s_count_reg(6),
      I5 => s_count_reg(31),
      O => ready_o_i_12_n_0
    );
ready_o_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_count_reg(7),
      I1 => s_count_reg(18),
      I2 => s_count_reg(11),
      I3 => s_count_reg(12),
      O => ready_o_i_13_n_0
    );
ready_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0042"
    )
        port map (
      I0 => fpu_op_i(2),
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(0),
      I3 => ready_o_i_3_n_0,
      I4 => ready_o_i_4_n_0,
      I5 => ready_o_i_5_n_0,
      O => ready_o_i_2_n_0
    );
ready_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => s_count_reg(0),
      I1 => s_count_reg(2),
      I2 => s_count_reg(3),
      I3 => s_count_reg(5),
      I4 => s_count_reg(4),
      I5 => s_count_reg(1),
      O => ready_o_i_3_n_0
    );
ready_o_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000000300"
    )
        port map (
      I0 => ready_o_i_6_n_0,
      I1 => ready_o_i_7_n_0,
      I2 => s_count_reg(0),
      I3 => s_count_reg(2),
      I4 => ready_o_i_8_n_0,
      I5 => s_count_reg(3),
      O => ready_o_i_4_n_0
    );
ready_o_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ready_o_i_9_n_0,
      I1 => s_count_reg(26),
      I2 => s_count_reg(28),
      I3 => s_count_reg(16),
      I4 => s_count_reg(22),
      I5 => ready_o_i_10_n_0,
      O => ready_o_i_5_n_0
    );
ready_o_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fpu_op_i(0),
      I1 => fpu_op_i(1),
      I2 => fpu_op_i(2),
      O => ready_o_i_6_n_0
    );
ready_o_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => s_count_reg(5),
      I1 => s_count_reg(4),
      I2 => s_count_reg(1),
      O => ready_o_i_7_n_0
    );
ready_o_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fpu_op_i(1),
      I1 => fpu_op_i(2),
      O => ready_o_i_8_n_0
    );
ready_o_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_count_reg(21),
      I1 => s_count_reg(25),
      I2 => s_count_reg(20),
      I3 => s_count_reg(24),
      I4 => ready_o_i_11_n_0,
      O => ready_o_i_9_n_0
    );
ready_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => ready_o_i_1_n_0,
      Q => \^ready_o\,
      R => '0'
    );
\s_count[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_start_i_reg_n_0,
      I1 => ready_o_i_2_n_0,
      O => s_count
    );
\s_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_count_reg(0),
      O => \s_count[0]_i_3_n_0\
    );
\s_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[0]_i_2_n_7\,
      Q => s_count_reg(0),
      R => s_count
    );
\s_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_count_reg[0]_i_2_n_0\,
      CO(2) => \s_count_reg[0]_i_2_n_1\,
      CO(1) => \s_count_reg[0]_i_2_n_2\,
      CO(0) => \s_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \s_count_reg[0]_i_2_n_4\,
      O(2) => \s_count_reg[0]_i_2_n_5\,
      O(1) => \s_count_reg[0]_i_2_n_6\,
      O(0) => \s_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => s_count_reg(3 downto 1),
      S(0) => \s_count[0]_i_3_n_0\
    );
\s_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[8]_i_1_n_5\,
      Q => s_count_reg(10),
      R => s_count
    );
\s_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[8]_i_1_n_4\,
      Q => s_count_reg(11),
      R => s_count
    );
\s_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[12]_i_1_n_7\,
      Q => s_count_reg(12),
      R => s_count
    );
\s_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_count_reg[8]_i_1_n_0\,
      CO(3) => \s_count_reg[12]_i_1_n_0\,
      CO(2) => \s_count_reg[12]_i_1_n_1\,
      CO(1) => \s_count_reg[12]_i_1_n_2\,
      CO(0) => \s_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_count_reg[12]_i_1_n_4\,
      O(2) => \s_count_reg[12]_i_1_n_5\,
      O(1) => \s_count_reg[12]_i_1_n_6\,
      O(0) => \s_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => s_count_reg(15 downto 12)
    );
\s_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[12]_i_1_n_6\,
      Q => s_count_reg(13),
      R => s_count
    );
\s_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[12]_i_1_n_5\,
      Q => s_count_reg(14),
      R => s_count
    );
\s_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[12]_i_1_n_4\,
      Q => s_count_reg(15),
      R => s_count
    );
\s_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[16]_i_1_n_7\,
      Q => s_count_reg(16),
      R => s_count
    );
\s_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_count_reg[12]_i_1_n_0\,
      CO(3) => \s_count_reg[16]_i_1_n_0\,
      CO(2) => \s_count_reg[16]_i_1_n_1\,
      CO(1) => \s_count_reg[16]_i_1_n_2\,
      CO(0) => \s_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_count_reg[16]_i_1_n_4\,
      O(2) => \s_count_reg[16]_i_1_n_5\,
      O(1) => \s_count_reg[16]_i_1_n_6\,
      O(0) => \s_count_reg[16]_i_1_n_7\,
      S(3 downto 0) => s_count_reg(19 downto 16)
    );
\s_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[16]_i_1_n_6\,
      Q => s_count_reg(17),
      R => s_count
    );
\s_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[16]_i_1_n_5\,
      Q => s_count_reg(18),
      R => s_count
    );
\s_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[16]_i_1_n_4\,
      Q => s_count_reg(19),
      R => s_count
    );
\s_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[0]_i_2_n_6\,
      Q => s_count_reg(1),
      R => s_count
    );
\s_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[20]_i_1_n_7\,
      Q => s_count_reg(20),
      R => s_count
    );
\s_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_count_reg[16]_i_1_n_0\,
      CO(3) => \s_count_reg[20]_i_1_n_0\,
      CO(2) => \s_count_reg[20]_i_1_n_1\,
      CO(1) => \s_count_reg[20]_i_1_n_2\,
      CO(0) => \s_count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_count_reg[20]_i_1_n_4\,
      O(2) => \s_count_reg[20]_i_1_n_5\,
      O(1) => \s_count_reg[20]_i_1_n_6\,
      O(0) => \s_count_reg[20]_i_1_n_7\,
      S(3 downto 0) => s_count_reg(23 downto 20)
    );
\s_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[20]_i_1_n_6\,
      Q => s_count_reg(21),
      R => s_count
    );
\s_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[20]_i_1_n_5\,
      Q => s_count_reg(22),
      R => s_count
    );
\s_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[20]_i_1_n_4\,
      Q => s_count_reg(23),
      R => s_count
    );
\s_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[24]_i_1_n_7\,
      Q => s_count_reg(24),
      R => s_count
    );
\s_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_count_reg[20]_i_1_n_0\,
      CO(3) => \s_count_reg[24]_i_1_n_0\,
      CO(2) => \s_count_reg[24]_i_1_n_1\,
      CO(1) => \s_count_reg[24]_i_1_n_2\,
      CO(0) => \s_count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_count_reg[24]_i_1_n_4\,
      O(2) => \s_count_reg[24]_i_1_n_5\,
      O(1) => \s_count_reg[24]_i_1_n_6\,
      O(0) => \s_count_reg[24]_i_1_n_7\,
      S(3 downto 0) => s_count_reg(27 downto 24)
    );
\s_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[24]_i_1_n_6\,
      Q => s_count_reg(25),
      R => s_count
    );
\s_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[24]_i_1_n_5\,
      Q => s_count_reg(26),
      R => s_count
    );
\s_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[24]_i_1_n_4\,
      Q => s_count_reg(27),
      R => s_count
    );
\s_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[28]_i_1_n_7\,
      Q => s_count_reg(28),
      R => s_count
    );
\s_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_count_reg[24]_i_1_n_0\,
      CO(3) => \NLW_s_count_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \s_count_reg[28]_i_1_n_1\,
      CO(1) => \s_count_reg[28]_i_1_n_2\,
      CO(0) => \s_count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_count_reg[28]_i_1_n_4\,
      O(2) => \s_count_reg[28]_i_1_n_5\,
      O(1) => \s_count_reg[28]_i_1_n_6\,
      O(0) => \s_count_reg[28]_i_1_n_7\,
      S(3 downto 0) => s_count_reg(31 downto 28)
    );
\s_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[28]_i_1_n_6\,
      Q => s_count_reg(29),
      R => s_count
    );
\s_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[0]_i_2_n_5\,
      Q => s_count_reg(2),
      R => s_count
    );
\s_count_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[28]_i_1_n_5\,
      Q => s_count_reg(30),
      R => s_count
    );
\s_count_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[28]_i_1_n_4\,
      Q => s_count_reg(31),
      R => s_count
    );
\s_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[0]_i_2_n_4\,
      Q => s_count_reg(3),
      R => s_count
    );
\s_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[4]_i_1_n_7\,
      Q => s_count_reg(4),
      R => s_count
    );
\s_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_count_reg[0]_i_2_n_0\,
      CO(3) => \s_count_reg[4]_i_1_n_0\,
      CO(2) => \s_count_reg[4]_i_1_n_1\,
      CO(1) => \s_count_reg[4]_i_1_n_2\,
      CO(0) => \s_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_count_reg[4]_i_1_n_4\,
      O(2) => \s_count_reg[4]_i_1_n_5\,
      O(1) => \s_count_reg[4]_i_1_n_6\,
      O(0) => \s_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => s_count_reg(7 downto 4)
    );
\s_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[4]_i_1_n_6\,
      Q => s_count_reg(5),
      R => s_count
    );
\s_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[4]_i_1_n_5\,
      Q => s_count_reg(6),
      R => s_count
    );
\s_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[4]_i_1_n_4\,
      Q => s_count_reg(7),
      R => s_count
    );
\s_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[8]_i_1_n_7\,
      Q => s_count_reg(8),
      R => s_count
    );
\s_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_count_reg[4]_i_1_n_0\,
      CO(3) => \s_count_reg[8]_i_1_n_0\,
      CO(2) => \s_count_reg[8]_i_1_n_1\,
      CO(1) => \s_count_reg[8]_i_1_n_2\,
      CO(0) => \s_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_count_reg[8]_i_1_n_4\,
      O(2) => \s_count_reg[8]_i_1_n_5\,
      O(1) => \s_count_reg[8]_i_1_n_6\,
      O(0) => \s_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => s_count_reg(11 downto 8)
    );
\s_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => s_state_reg_n_0,
      D => \s_count_reg[8]_i_1_n_6\,
      Q => s_count_reg(9),
      R => s_count
    );
\s_fpu_op_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => fpu_op_i(0),
      Q => \s_fpu_op_i_reg_n_0_[0]\,
      R => '0'
    );
\s_fpu_op_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => fpu_op_i(1),
      Q => \s_fpu_op_i_reg_n_0_[1]\,
      R => '0'
    );
\s_fpu_op_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => fpu_op_i(2),
      Q => \s_fpu_op_i_reg_n_0_[2]\,
      R => '0'
    );
s_ine_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => i_postnorm_addsub_n_42,
      Q => s_ine_o,
      R => '0'
    );
\s_opa_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(0),
      Q => \s_opa_i_reg_n_0_[0]\,
      R => '0'
    );
\s_opa_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(10),
      Q => pre_norm_div_dvdnd(37),
      R => '0'
    );
\s_opa_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(11),
      Q => pre_norm_div_dvdnd(38),
      R => '0'
    );
\s_opa_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(12),
      Q => pre_norm_div_dvdnd(39),
      R => '0'
    );
\s_opa_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(13),
      Q => pre_norm_div_dvdnd(40),
      R => '0'
    );
\s_opa_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(14),
      Q => pre_norm_div_dvdnd(41),
      R => '0'
    );
\s_opa_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(15),
      Q => pre_norm_div_dvdnd(42),
      R => '0'
    );
\s_opa_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(16),
      Q => pre_norm_div_dvdnd(43),
      R => '0'
    );
\s_opa_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(17),
      Q => pre_norm_div_dvdnd(44),
      R => '0'
    );
\s_opa_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(18),
      Q => pre_norm_div_dvdnd(45),
      R => '0'
    );
\s_opa_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(19),
      Q => pre_norm_div_dvdnd(46),
      R => '0'
    );
\s_opa_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(1),
      Q => pre_norm_div_dvdnd(28),
      R => '0'
    );
\s_opa_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(20),
      Q => pre_norm_div_dvdnd(47),
      R => '0'
    );
\s_opa_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(21),
      Q => pre_norm_div_dvdnd(48),
      R => '0'
    );
\s_opa_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(22),
      Q => pre_norm_div_dvdnd(49),
      R => '0'
    );
\s_opa_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(23),
      Q => \s_opa_i_reg_n_0_[23]\,
      R => '0'
    );
\s_opa_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(24),
      Q => \s_opa_i_reg_n_0_[24]\,
      R => '0'
    );
\s_opa_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(25),
      Q => \s_opa_i_reg_n_0_[25]\,
      R => '0'
    );
\s_opa_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(26),
      Q => \s_opa_i_reg_n_0_[26]\,
      R => '0'
    );
\s_opa_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(27),
      Q => \s_opa_i_reg_n_0_[27]\,
      R => '0'
    );
\s_opa_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(28),
      Q => \s_opa_i_reg_n_0_[28]\,
      R => '0'
    );
\s_opa_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(29),
      Q => \s_opa_i_reg_n_0_[29]\,
      R => '0'
    );
\s_opa_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(2),
      Q => pre_norm_div_dvdnd(29),
      R => '0'
    );
\s_opa_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(30),
      Q => \s_opa_i_reg_n_0_[30]\,
      R => '0'
    );
\s_opa_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(31),
      Q => signa_i,
      R => '0'
    );
\s_opa_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(3),
      Q => pre_norm_div_dvdnd(30),
      R => '0'
    );
\s_opa_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(4),
      Q => pre_norm_div_dvdnd(31),
      R => '0'
    );
\s_opa_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(5),
      Q => pre_norm_div_dvdnd(32),
      R => '0'
    );
\s_opa_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(6),
      Q => pre_norm_div_dvdnd(33),
      R => '0'
    );
\s_opa_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(7),
      Q => pre_norm_div_dvdnd(34),
      R => '0'
    );
\s_opa_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(8),
      Q => pre_norm_div_dvdnd(35),
      R => '0'
    );
\s_opa_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opa_i(9),
      Q => pre_norm_div_dvdnd(36),
      R => '0'
    );
\s_opb_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(0),
      Q => \s_opb_i_reg_n_0_[0]\,
      R => '0'
    );
\s_opb_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(10),
      Q => pre_norm_div_dvsor(11),
      R => '0'
    );
\s_opb_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(11),
      Q => pre_norm_div_dvsor(12),
      R => '0'
    );
\s_opb_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(12),
      Q => pre_norm_div_dvsor(13),
      R => '0'
    );
\s_opb_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(13),
      Q => pre_norm_div_dvsor(14),
      R => '0'
    );
\s_opb_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(14),
      Q => pre_norm_div_dvsor(15),
      R => '0'
    );
\s_opb_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(15),
      Q => pre_norm_div_dvsor(16),
      R => '0'
    );
\s_opb_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(16),
      Q => pre_norm_div_dvsor(17),
      R => '0'
    );
\s_opb_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(17),
      Q => pre_norm_div_dvsor(18),
      R => '0'
    );
\s_opb_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(18),
      Q => pre_norm_div_dvsor(19),
      R => '0'
    );
\s_opb_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(19),
      Q => pre_norm_div_dvsor(20),
      R => '0'
    );
\s_opb_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(1),
      Q => pre_norm_div_dvsor(2),
      R => '0'
    );
\s_opb_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(20),
      Q => pre_norm_div_dvsor(21),
      R => '0'
    );
\s_opb_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(21),
      Q => pre_norm_div_dvsor(22),
      R => '0'
    );
\s_opb_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(22),
      Q => pre_norm_div_dvsor(23),
      R => '0'
    );
\s_opb_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(23),
      Q => \s_opb_i_reg_n_0_[23]\,
      R => '0'
    );
\s_opb_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(24),
      Q => \s_opb_i_reg_n_0_[24]\,
      R => '0'
    );
\s_opb_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(25),
      Q => \s_opb_i_reg_n_0_[25]\,
      R => '0'
    );
\s_opb_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(26),
      Q => \s_opb_i_reg_n_0_[26]\,
      R => '0'
    );
\s_opb_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(27),
      Q => \s_opb_i_reg_n_0_[27]\,
      R => '0'
    );
\s_opb_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(28),
      Q => \s_opb_i_reg_n_0_[28]\,
      R => '0'
    );
\s_opb_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(29),
      Q => \s_opb_i_reg_n_0_[29]\,
      R => '0'
    );
\s_opb_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(2),
      Q => pre_norm_div_dvsor(3),
      R => '0'
    );
\s_opb_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(30),
      Q => \s_opb_i_reg_n_0_[30]\,
      R => '0'
    );
\s_opb_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(31),
      Q => signb_i,
      R => '0'
    );
\s_opb_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(3),
      Q => pre_norm_div_dvsor(4),
      R => '0'
    );
\s_opb_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(4),
      Q => pre_norm_div_dvsor(5),
      R => '0'
    );
\s_opb_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(5),
      Q => pre_norm_div_dvsor(6),
      R => '0'
    );
\s_opb_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(6),
      Q => pre_norm_div_dvsor(7),
      R => '0'
    );
\s_opb_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(7),
      Q => pre_norm_div_dvsor(8),
      R => '0'
    );
\s_opb_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(8),
      Q => pre_norm_div_dvsor(9),
      R => '0'
    );
\s_opb_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => opb_i(9),
      Q => pre_norm_div_dvsor(10),
      R => '0'
    );
\s_output1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \s_output1_reg_n_0_[0]\,
      R => '0'
    );
\s_output1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(10),
      Q => \s_output1_reg_n_0_[10]\,
      R => '0'
    );
\s_output1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(11),
      Q => \s_output1_reg_n_0_[11]\,
      R => '0'
    );
\s_output1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(12),
      Q => \s_output1_reg_n_0_[12]\,
      R => '0'
    );
\s_output1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(13),
      Q => \s_output1_reg_n_0_[13]\,
      R => '0'
    );
\s_output1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(14),
      Q => \s_output1_reg_n_0_[14]\,
      R => '0'
    );
\s_output1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(15),
      Q => \s_output1_reg_n_0_[15]\,
      R => '0'
    );
\s_output1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(16),
      Q => \s_output1_reg_n_0_[16]\,
      R => '0'
    );
\s_output1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(17),
      Q => \s_output1_reg_n_0_[17]\,
      R => '0'
    );
\s_output1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(18),
      Q => \s_output1_reg_n_0_[18]\,
      R => '0'
    );
\s_output1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(19),
      Q => \s_output1_reg_n_0_[19]\,
      R => '0'
    );
\s_output1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \s_output1_reg_n_0_[1]\,
      R => '0'
    );
\s_output1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(20),
      Q => \s_output1_reg_n_0_[20]\,
      R => '0'
    );
\s_output1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(21),
      Q => \s_output1_reg_n_0_[21]\,
      R => '0'
    );
\s_output1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(22),
      Q => \s_output1_reg_n_0_[22]\,
      R => '0'
    );
\s_output1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(23),
      Q => p_0_in(0),
      R => '0'
    );
\s_output1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(24),
      Q => p_0_in(1),
      R => '0'
    );
\s_output1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(25),
      Q => p_0_in(2),
      R => '0'
    );
\s_output1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(26),
      Q => p_0_in(3),
      R => '0'
    );
\s_output1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(27),
      Q => p_0_in(4),
      R => '0'
    );
\s_output1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(28),
      Q => p_0_in(5),
      R => '0'
    );
\s_output1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(29),
      Q => p_0_in(6),
      R => '0'
    );
\s_output1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \s_output1_reg_n_0_[2]\,
      R => '0'
    );
\s_output1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(30),
      Q => p_0_in(7),
      R => '0'
    );
\s_output1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(31),
      Q => \s_output1_reg_n_0_[31]\,
      R => '0'
    );
\s_output1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \s_output1_reg_n_0_[3]\,
      R => '0'
    );
\s_output1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \s_output1_reg_n_0_[4]\,
      R => '0'
    );
\s_output1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => \s_output1_reg_n_0_[5]\,
      R => '0'
    );
\s_output1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => \s_output1_reg_n_0_[6]\,
      R => '0'
    );
\s_output1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => \s_output1_reg_n_0_[7]\,
      R => '0'
    );
\s_output1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(8),
      Q => \s_output1_reg_n_0_[8]\,
      R => '0'
    );
\s_output1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \p_0_in__0\(9),
      Q => \s_output1_reg_n_0_[9]\,
      R => '0'
    );
\s_rmode_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmode_i(0),
      Q => \s_rmode_i_reg_n_0_[0]\,
      R => '0'
    );
\s_rmode_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => rmode_i(1),
      Q => \s_rmode_i_reg_n_0_[1]\,
      R => '0'
    );
s_start_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => start_i,
      Q => s_start_i_reg_n_0,
      R => '0'
    );
\s_state_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => s_start_i_reg_n_0,
      I1 => ready_o_i_2_n_0,
      I2 => s_state_reg_n_0,
      O => \s_state_i_1__0_n_0\
    );
s_state_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => \s_state_i_1__0_n_0\,
      Q => s_state_reg_n_0,
      R => '0'
    );
snan_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => snan_o_i_2_n_0,
      I1 => snan_o_i_3_n_0,
      I2 => snan_o_i_4_n_0,
      I3 => snan_o_i_5_n_0,
      I4 => snan_o_i_6_n_0,
      I5 => snan_o_i_7_n_0,
      O => p_6_in
    );
snan_o_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pre_norm_div_dvsor(2),
      I1 => pre_norm_div_dvsor(23),
      I2 => pre_norm_div_dvsor(22),
      I3 => pre_norm_div_dvsor(21),
      O => snan_o_i_10_n_0
    );
snan_o_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pre_norm_div_dvsor(12),
      I1 => pre_norm_div_dvsor(11),
      I2 => pre_norm_div_dvsor(20),
      I3 => pre_norm_div_dvsor(18),
      O => snan_o_i_11_n_0
    );
snan_o_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pre_norm_div_dvsor(13),
      I1 => pre_norm_div_dvsor(10),
      I2 => pre_norm_div_dvsor(19),
      I3 => pre_norm_div_dvsor(17),
      O => snan_o_i_12_n_0
    );
snan_o_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \s_opa_i_reg_n_0_[30]\,
      I1 => \s_opa_i_reg_n_0_[29]\,
      I2 => \s_opa_i_reg_n_0_[27]\,
      I3 => \s_opa_i_reg_n_0_[24]\,
      O => snan_o_i_13_n_0
    );
snan_o_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pre_norm_div_dvdnd(37),
      I1 => pre_norm_div_dvdnd(36),
      I2 => pre_norm_div_dvdnd(35),
      I3 => pre_norm_div_dvdnd(32),
      O => snan_o_i_14_n_0
    );
snan_o_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pre_norm_div_dvdnd(46),
      I1 => pre_norm_div_dvdnd(44),
      I2 => pre_norm_div_dvdnd(42),
      I3 => pre_norm_div_dvdnd(40),
      O => snan_o_i_15_n_0
    );
snan_o_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pre_norm_div_dvdnd(31),
      I1 => pre_norm_div_dvdnd(47),
      I2 => pre_norm_div_dvdnd(28),
      I3 => pre_norm_div_dvdnd(45),
      O => snan_o_i_16_n_0
    );
snan_o_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => pre_norm_div_dvdnd(34),
      I1 => pre_norm_div_dvdnd(38),
      I2 => \s_opa_i_reg_n_0_[0]\,
      I3 => pre_norm_div_dvdnd(39),
      O => snan_o_i_17_n_0
    );
snan_o_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \s_opb_i_reg_n_0_[23]\,
      I1 => \s_opb_i_reg_n_0_[30]\,
      I2 => \s_opb_i_reg_n_0_[25]\,
      I3 => \s_opb_i_reg_n_0_[27]\,
      I4 => snan_o_i_8_n_0,
      O => snan_o_i_2_n_0
    );
snan_o_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => pre_norm_div_dvsor(14),
      I1 => pre_norm_div_dvsor(16),
      I2 => pre_norm_div_dvsor(8),
      I3 => pre_norm_div_dvsor(4),
      I4 => snan_o_i_9_n_0,
      O => snan_o_i_3_n_0
    );
snan_o_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => snan_o_i_10_n_0,
      I1 => snan_o_i_11_n_0,
      I2 => snan_o_i_12_n_0,
      I3 => pre_norm_div_dvsor(15),
      I4 => pre_norm_div_dvsor(5),
      I5 => pre_norm_div_dvsor(6),
      O => snan_o_i_4_n_0
    );
snan_o_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \s_opa_i_reg_n_0_[23]\,
      I1 => \s_opa_i_reg_n_0_[28]\,
      I2 => \s_opa_i_reg_n_0_[25]\,
      I3 => \s_opa_i_reg_n_0_[26]\,
      I4 => snan_o_i_13_n_0,
      O => snan_o_i_5_n_0
    );
snan_o_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => pre_norm_div_dvdnd(48),
      I1 => pre_norm_div_dvdnd(49),
      I2 => pre_norm_div_dvdnd(43),
      I3 => pre_norm_div_dvdnd(29),
      I4 => snan_o_i_14_n_0,
      O => snan_o_i_6_n_0
    );
snan_o_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => snan_o_i_15_n_0,
      I1 => snan_o_i_16_n_0,
      I2 => snan_o_i_17_n_0,
      I3 => pre_norm_div_dvdnd(33),
      I4 => pre_norm_div_dvdnd(30),
      I5 => pre_norm_div_dvdnd(41),
      O => snan_o_i_7_n_0
    );
snan_o_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \s_opb_i_reg_n_0_[28]\,
      I1 => \s_opb_i_reg_n_0_[29]\,
      I2 => \s_opb_i_reg_n_0_[26]\,
      I3 => \s_opb_i_reg_n_0_[24]\,
      O => snan_o_i_8_n_0
    );
snan_o_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \s_opb_i_reg_n_0_[0]\,
      I1 => pre_norm_div_dvsor(7),
      I2 => pre_norm_div_dvsor(9),
      I3 => pre_norm_div_dvsor(3),
      O => snan_o_i_9_n_0
    );
snan_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => p_6_in,
      Q => snan_o,
      R => '0'
    );
underflow_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => s_ine_o,
      I1 => underflow_o_i_2_n_0,
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      I4 => p_0_in(7),
      I5 => p_0_in(6),
      O => s_underflow_o
    );
underflow_o_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(4),
      I3 => p_0_in(5),
      O => underflow_o_i_2_n_0
    );
underflow_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_underflow_o,
      Q => underflow_o,
      R => '0'
    );
zero_o_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zero_o_i_2_n_0,
      O => s_zero_o
    );
zero_o_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => qnan_o_i_3_n_0,
      I1 => \s_output1_reg_n_0_[21]\,
      I2 => \s_output1_reg_n_0_[22]\,
      I3 => zero_o_i_3_n_0,
      I4 => qnan_o_i_2_n_0,
      O => zero_o_i_2_n_0
    );
zero_o_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => underflow_o_i_2_n_0,
      O => zero_o_i_3_n_0
    );
zero_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i,
      CE => '1',
      D => s_zero_o,
      Q => zero_o,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_0_0 is
  port (
    clk_i : in STD_LOGIC;
    opa_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    opb_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    fpu_op_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rmode_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    start_i : in STD_LOGIC;
    ready_o : out STD_LOGIC;
    ine_o : out STD_LOGIC;
    overflow_o : out STD_LOGIC;
    underflow_o : out STD_LOGIC;
    div_zero_o : out STD_LOGIC;
    inf_o : out STD_LOGIC;
    zero_o : out STD_LOGIC;
    qnan_o : out STD_LOGIC;
    snan_o : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of fpu_design_fpu_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fpu_design_fpu_0_0 : entity is "fpu_design_fpu_0_0,fpu,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of fpu_design_fpu_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of fpu_design_fpu_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of fpu_design_fpu_0_0 : entity is "fpu,Vivado 2020.1";
end fpu_design_fpu_0_0;

architecture STRUCTURE of fpu_design_fpu_0_0 is
begin
inst: entity work.fpu_design_fpu_0_0_fpu
     port map (
      clk_i => clk_i,
      div_zero_o => div_zero_o,
      fpu_op_i(2 downto 0) => fpu_op_i(2 downto 0),
      ine_o => ine_o,
      inf_o => inf_o,
      opa_i(31 downto 0) => opa_i(31 downto 0),
      opb_i(31 downto 0) => opb_i(31 downto 0),
      output_o(31 downto 0) => output_o(31 downto 0),
      overflow_o => overflow_o,
      qnan_o => qnan_o,
      ready_o => ready_o,
      rmode_i(1 downto 0) => rmode_i(1 downto 0),
      snan_o => snan_o,
      start_i => start_i,
      underflow_o => underflow_o,
      zero_o => zero_o
    );
end STRUCTURE;
