// Seed: 823173479
`define pp_5 0
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    input id_4
);
  logic id_5;
  logic id_6;
  assign id_5 = id_2;
  logic id_7 = 1'h0;
  always @(posedge id_4) id_5 = id_7;
endmodule
