digraph "CFG for '_Z11gaussjordanPfS_ii' function" {
	label="CFG for '_Z11gaussjordanPfS_ii' function";

	Node0x4acc760 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %19, %20\l  %22 = icmp sge i32 %13, %2\l  %23 = icmp sge i32 %21, %2\l  %24 = select i1 %22, i1 true, i1 %23\l  %25 = icmp eq i32 %13, %3\l  %26 = select i1 %24, i1 true, i1 %25\l  br i1 %26, label %53, label %27\l|{<s0>T|<s1>F}}"];
	Node0x4acc760:s0 -> Node0x4ad0310;
	Node0x4acc760:s1 -> Node0x4ad03a0;
	Node0x4ad03a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%27:\l27:                                               \l  %28 = mul nsw i32 %3, %2\l  %29 = add nsw i32 %21, %28\l  %30 = sext i32 %29 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %1, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %33 = mul nsw i32 %13, %2\l  %34 = add nsw i32 %33, %3\l  %35 = sext i32 %34 to i64\l  %36 = getelementptr inbounds float, float addrspace(1)* %0, i64 %35\l  %37 = load float, float addrspace(1)* %36, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %38 = fmul contract float %32, %37\l  %39 = add nsw i32 %33, %21\l  %40 = sext i32 %39 to i64\l  %41 = getelementptr inbounds float, float addrspace(1)* %1, i64 %40\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %43 = fsub contract float %42, %38\l  store float %43, float addrspace(1)* %41, align 4, !tbaa !7\l  %44 = icmp eq i32 %21, %3\l  br i1 %44, label %53, label %45\l|{<s0>T|<s1>F}}"];
	Node0x4ad03a0:s0 -> Node0x4ad0310;
	Node0x4ad03a0:s1 -> Node0x4ad17c0;
	Node0x4ad17c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%45:\l45:                                               \l  %46 = getelementptr inbounds float, float addrspace(1)* %0, i64 %30\l  %47 = load float, float addrspace(1)* %46, align 4, !tbaa !7\l  %48 = load float, float addrspace(1)* %36, align 4, !tbaa !7\l  %49 = fmul contract float %47, %48\l  %50 = getelementptr inbounds float, float addrspace(1)* %0, i64 %40\l  %51 = load float, float addrspace(1)* %50, align 4, !tbaa !7\l  %52 = fsub contract float %51, %49\l  store float %52, float addrspace(1)* %50, align 4, !tbaa !7\l  br label %53\l}"];
	Node0x4ad17c0 -> Node0x4ad0310;
	Node0x4ad0310 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%53:\l53:                                               \l  ret void\l}"];
}
