FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 22;
0"NC";
%"XC7S50FGGA484"
"4","(-5900,4250)","0","kvm_matrix_lib","I1";
;
VALUE"XC7S50FGGA484"
CDS_LMAN_SYM_OUTLINE"-125,1250,725,-125"
CDS_LIB"kvm_matrix_lib";
"A21"0;
"M16"0;
"L21"0;
"L20"0;
"J22"0;
"J21"0;
"K22"0;
"L22"0;
"H21"0;
"H20"0;
"G22"0;
"G21"0;
"G20"0;
"H19"0;
"L19"0;
"L18"0;
"J20"0;
"J19"0;
"K19"0;
"K18"0;
"K17"0;
"L16"0;
"M18"0;
"M17"0;
"L15"0;
"M15"0;
"F20"0;
"F19"0;
"F22"0;
"F21"0;
"D22"0;
"E22"0;
"C22"0;
"D21"0;
"C20"0;
"D20"0;
"B22"0;
"B21"0;
"J15"0;
"K15"0;
"J16"0;
"K16"0;
"G16"0;
"H16"0;
"H18"0;
"J17"0;
"G17"0;
"H17"0;
"F18"0;
"F17"0;
END.
