digraph "CFG for 'hex_digits' function" {
	label="CFG for 'hex_digits' function";

	Node0x1afc860 [shape=record,label="{%1:\l  %2 = alloca i1, align 1\l  %3 = alloca i8*, align 8\l  %4 = alloca i32, align 4\l  %5 = alloca i32, align 4\l  store i8* %0, i8** %3, align 8, !tbaa !213\l  call void @llvm.dbg.declare(metadata i8** %3, metadata !210, metadata\l... !DIExpression()), !dbg !217\l  %6 = bitcast i32* %4 to i8*, !dbg !218\l  call void @llvm.lifetime.start.p0i8(i64 4, i8* %6) #11, !dbg !218\l  call void @llvm.dbg.declare(metadata i32* %4, metadata !211, metadata\l... !DIExpression()), !dbg !219\l  store i32 0, i32* %4, align 4, !dbg !219, !tbaa !220\l  br label %7, !dbg !218\l}"];
	Node0x1afc860 -> Node0x1afc940;
	Node0x1afc940 [shape=record,label="{%7:\l\l  %8 = load i32, i32* %4, align 4, !dbg !222, !tbaa !220\l  %9 = zext i32 %8 to i64, !dbg !222\l  %10 = load i64, i64* @digest_hex_bytes, align 8, !dbg !224, !tbaa !225\l  %11 = icmp ult i64 %9, %10, !dbg !227\l  br i1 %11, label %13, label %12, !dbg !228\l|{<s0>T|<s1>F}}"];
	Node0x1afc940:s0 -> Node0x1afc9e0;
	Node0x1afc940:s1 -> Node0x1afc990;
	Node0x1afc990 [shape=record,label="{%12:\l\l  store i32 2, i32* %5, align 4\l  br label %32, !dbg !228\l}"];
	Node0x1afc990 -> Node0x1afcb20;
	Node0x1afc9e0 [shape=record,label="{%13:\l\l  %14 = call i16** @__ctype_b_loc() #12, !dbg !229\l  %15 = load i16*, i16** %14, align 8, !dbg !229, !tbaa !213\l  %16 = load i8*, i8** %3, align 8, !dbg !229, !tbaa !213\l  %17 = load i8, i8* %16, align 1, !dbg !229, !tbaa !232\l  %18 = zext i8 %17 to i32, !dbg !229\l  %19 = sext i32 %18 to i64, !dbg !229\l  %20 = getelementptr inbounds i16, i16* %15, i64 %19, !dbg !229\l  %21 = load i16, i16* %20, align 2, !dbg !229, !tbaa !233\l  %22 = zext i16 %21 to i32, !dbg !229\l  %23 = and i32 %22, 4096, !dbg !229\l  %24 = icmp ne i32 %23, 0, !dbg !229\l  br i1 %24, label %26, label %25, !dbg !235\l|{<s0>T|<s1>F}}"];
	Node0x1afc9e0:s0 -> Node0x1afca80;
	Node0x1afc9e0:s1 -> Node0x1afca30;
	Node0x1afca30 [shape=record,label="{%25:\l\l  store i1 false, i1* %2, align 1, !dbg !236\l  store i32 1, i32* %5, align 4\l  br label %32, !dbg !236\l}"];
	Node0x1afca30 -> Node0x1afcb20;
	Node0x1afca80 [shape=record,label="{%26:\l\l  %27 = load i8*, i8** %3, align 8, !dbg !237, !tbaa !213\l  %28 = getelementptr inbounds i8, i8* %27, i32 1, !dbg !237\l  store i8* %28, i8** %3, align 8, !dbg !237, !tbaa !213\l  br label %29, !dbg !238\l}"];
	Node0x1afca80 -> Node0x1afcad0;
	Node0x1afcad0 [shape=record,label="{%29:\l\l  %30 = load i32, i32* %4, align 4, !dbg !239, !tbaa !220\l  %31 = add i32 %30, 1, !dbg !239\l  store i32 %31, i32* %4, align 4, !dbg !239, !tbaa !220\l  br label %7, !dbg !240, !llvm.loop !241\l}"];
	Node0x1afcad0 -> Node0x1afc940;
	Node0x1afcb20 [shape=record,label="{%32:\l\l  %33 = bitcast i32* %4 to i8*, !dbg !240\l  call void @llvm.lifetime.end.p0i8(i64 4, i8* %33) #11, !dbg !240\l  %34 = load i32, i32* %5, align 4\l  switch i32 %34, label %42 [\l    i32 2, label %35\l    i32 1, label %40\l  ]\l|{<s0>def|<s1>2|<s2>1}}"];
	Node0x1afcb20:s0 -> Node0x1afcc10;
	Node0x1afcb20:s1 -> Node0x1afcb70;
	Node0x1afcb20:s2 -> Node0x1afcbc0;
	Node0x1afcb70 [shape=record,label="{%35:\l\l  %36 = load i8*, i8** %3, align 8, !dbg !243, !tbaa !213\l  %37 = load i8, i8* %36, align 1, !dbg !244, !tbaa !232\l  %38 = zext i8 %37 to i32, !dbg !244\l  %39 = icmp eq i32 %38, 0, !dbg !245\l  store i1 %39, i1* %2, align 1, !dbg !246\l  br label %40, !dbg !246\l}"];
	Node0x1afcb70 -> Node0x1afcbc0;
	Node0x1afcbc0 [shape=record,label="{%40:\l\l  %41 = load i1, i1* %2, align 1, !dbg !247\l  ret i1 %41, !dbg !247\l}"];
	Node0x1afcc10 [shape=record,label="{%42:\l\l  unreachable\l}"];
}
