// Seed: 2290977795
module module_0 (
    output id_0,
    input wor id_1,
    output id_2,
    inout logic id_3,
    input logic id_4
);
  assign id_0 = 1;
  type_10(
      1 == id_2, 1
  );
  logic id_5;
  type_0 id_6 (
      .id_0(id_1),
      .id_1(id_1[1])
  );
endmodule
