@INPROCEEDINGS{7968937,
  author={S. {Dutta} and S. {Kundu} and L. {Wen} and G. {Jamieson} and K. {Croes} and A. {Gupta} and J. {Bömmels} and C. J. {Wilson} and C. {Adelmann} and Z. {Tőkei}},
  booktitle={2017 IEEE International Interconnect Technology Conference (IITC)}, 
  title={Ruthenium interconnects with 58 nm2 cross-section area using a metal-spacer process}, 
  year={2017},
  volume={},
  number={},
  pages={1-3},
  doi={10.1109/IITC-AMC.2017.7968937}}

@INPROCEEDINGS{8605857,
  author={S. {Leslie} and N. {Isaac} and N. {Helene} and J. {Reiprich} and J. {Pezoldt} and H. O. {Jacobs}},
  booktitle={2018 IEEE 13th Nanotechnology Materials and Devices Conference (NMDC)}, 
  title={Self Aligning Growth of Nanoparticle-Based Interconnects}, 
  year={2018},
  volume={},
  number={},
  pages={1-4},
  doi={10.1109/NMDC.2018.8605857}}

@ARTICLE{8387522,
  author={N. K. {Macha} and M. A. {Iqbal} and M. {Rahman}},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={New 3-D CMOS Fabric With Stacked Horizontal Nanowires}, 
  year={2019},
  volume={38},
  number={9},
  pages={1625-1634},
  doi={10.1109/TCAD.2018.2848588}}

@INPROCEEDINGS{5510748,
  author={V. {Jousseaume} and V. T. {Renard}},
  booktitle={2010 IEEE International Interconnect Technology Conference}, 
  title={Cu - based catalysts can make CMOS compatible Si nanowires: Toward reconfigurable interconnects}, 
  year={2010},
  volume={},
  number={},
  pages={1-3},
  abstract={CMOS compatible nanowires provide an interesting opportunity to integrate logic functions in interconnects levels. We report here the development of a method to grow silicon nanowire using back-end-of-line compatible copper-based catalysts. Our approach is based on oxidation of copper prior to growth and allows reducing silicon nanowire synthesis temperature below 450°C, a Back-end-of-line compatible temperature range. New functionalities permitted by silicon nanowires may therefore be added to interconnection levels.},
  keywords={CMOS integrated circuits;copper;integrated circuit interconnections;nanowires;silicon;CMOS compatible nanowires;reconfigurable interconnects;logic functions;silicon nanowire synthesis;interconnection levels;Cu;Nanowires;Silicon;Temperature distribution;Gold;Logic functions;Copper;III-V semiconductor materials;Fabrication;Semiconductor diodes;Chemical vapor deposition},
  doi={10.1109/IITC.2010.5510748},
  ISSN={2380-6338},
  month={June},}

@ARTICLE{8423678,
  author={H. {Zandevakili} and A. {Mahani}},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
  title={A New ASIC Structure With Self-Repair Capability Using Field-Programmable Nanowire Interconnect Architecture}, 
  year={2018},
  volume={26},
  number={11},
  pages={2268-2278},
  doi={10.1109/TVLSI.2018.2856083}}