#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12b664330 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12b6775d0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x12b6aebe0 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x130050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12b6b7e60_0 .net "in", 31 0, o0x130050010;  0 drivers
v0x12b6c1570_0 .var "out", 31 0;
S_0x12b6ad970 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1300500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b6c1630_0 .net "clk", 0 0, o0x1300500d0;  0 drivers
o0x130050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12b6c16d0_0 .net "data_address", 31 0, o0x130050100;  0 drivers
o0x130050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b6c1780_0 .net "data_read", 0 0, o0x130050130;  0 drivers
v0x12b6c1830_0 .var "data_readdata", 31 0;
o0x130050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b6c18e0_0 .net "data_write", 0 0, o0x130050190;  0 drivers
o0x1300501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12b6c19c0_0 .net "data_writedata", 31 0, o0x1300501c0;  0 drivers
S_0x12b6abe70 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x130050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b6c1b00_0 .net "clk", 0 0, o0x130050310;  0 drivers
v0x12b6c1bb0_0 .var "curr_addr", 31 0;
o0x130050370 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b6c1c60_0 .net "enable", 0 0, o0x130050370;  0 drivers
o0x1300503a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12b6c1d10_0 .net "next_addr", 31 0, o0x1300503a0;  0 drivers
o0x1300503d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b6c1dc0_0 .net "reset", 0 0, o0x1300503d0;  0 drivers
E_0x12b692d00 .event posedge, v0x12b6c1b00_0;
S_0x12b698850 .scope module, "xori_tb" "xori_tb" 7 1;
 .timescale 0 0;
v0x12b6ce830_0 .net "active", 0 0, L_0x12b6d7120;  1 drivers
v0x12b6ce8e0_0 .var "clk", 0 0;
v0x12b6ce9f0_0 .var "clk_enable", 0 0;
v0x12b6cea80_0 .net "data_address", 31 0, v0x12b6cc810_0;  1 drivers
v0x12b6ceb10_0 .net "data_read", 0 0, L_0x12b6d6760;  1 drivers
v0x12b6ceba0_0 .var "data_readdata", 31 0;
v0x12b6cec30_0 .net "data_write", 0 0, L_0x12b6d61f0;  1 drivers
v0x12b6cecc0_0 .net "data_writedata", 31 0, v0x12b6c5620_0;  1 drivers
v0x12b6ced90_0 .net "instr_address", 31 0, L_0x12b6d7250;  1 drivers
v0x12b6ceea0_0 .var "instr_readdata", 31 0;
v0x12b6cef30_0 .net "register_v0", 31 0, L_0x12b6d4aa0;  1 drivers
v0x12b6cf000_0 .var "reset", 0 0;
S_0x12b6c1f20 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x12b698850;
 .timescale 0 0;
v0x12b6c20f0_0 .var "ex_imm", 31 0;
v0x12b6c21b0_0 .var "expected", 31 0;
v0x12b6c2260_0 .var "i", 4 0;
v0x12b6c2320_0 .var "imm", 15 0;
v0x12b6c23d0_0 .var "imm_instr", 31 0;
v0x12b6c24c0_0 .var "opcode", 5 0;
v0x12b6c2570_0 .var "rs", 4 0;
v0x12b6c2620_0 .var "rt", 4 0;
v0x12b6c26d0_0 .var "test", 31 0;
v0x12b6c27e0_0 .var "test_imm", 15 0;
E_0x12b6ac3b0 .event posedge, v0x12b6c5930_0;
S_0x12b6c2890 .scope module, "dut" "mips_cpu_harvard" 7 136, 8 1 0, S_0x12b698850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12b6cfc60 .functor OR 1, L_0x12b6cf910, L_0x12b6cfb20, C4<0>, C4<0>;
L_0x12b6cfd50 .functor BUFZ 1, L_0x12b6cf400, C4<0>, C4<0>, C4<0>;
L_0x12b6d0180 .functor AND 1, L_0x12b6cf400, L_0x12b6d02d0, C4<1>, C4<1>;
L_0x12b6d0450 .functor OR 1, L_0x12b6d0180, L_0x12b6d01f0, C4<0>, C4<0>;
L_0x12b6d0580 .functor OR 1, L_0x12b6d0450, L_0x12b6d0000, C4<0>, C4<0>;
L_0x12b6d06a0 .functor OR 1, L_0x12b6d0580, L_0x12b6d1940, C4<0>, C4<0>;
L_0x12b6d0750 .functor OR 1, L_0x12b6d06a0, L_0x12b6d13d0, C4<0>, C4<0>;
L_0x12b6d12e0 .functor AND 1, L_0x12b6d0df0, L_0x12b6d0f10, C4<1>, C4<1>;
L_0x12b6d13d0 .functor OR 1, L_0x12b6d0b90, L_0x12b6d12e0, C4<0>, C4<0>;
L_0x12b6d1940 .functor AND 1, L_0x12b6d10c0, L_0x12b6d15f0, C4<1>, C4<1>;
L_0x12b6d1ea0 .functor OR 1, L_0x12b6d17e0, L_0x12b6d1b10, C4<0>, C4<0>;
L_0x12b6cff20 .functor OR 1, L_0x12b6d2290, L_0x12b6d2540, C4<0>, C4<0>;
L_0x12b6d2870 .functor AND 1, L_0x12b6d1d60, L_0x12b6cff20, C4<1>, C4<1>;
L_0x12b6d2a70 .functor OR 1, L_0x12b6d2700, L_0x12b6d2bb0, C4<0>, C4<0>;
L_0x12b6d2f00 .functor OR 1, L_0x12b6d2a70, L_0x12b6d2de0, C4<0>, C4<0>;
L_0x12b6d2960 .functor AND 1, L_0x12b6cf400, L_0x12b6d2f00, C4<1>, C4<1>;
L_0x12b6d2c90 .functor AND 1, L_0x12b6cf400, L_0x12b6d30f0, C4<1>, C4<1>;
L_0x12b6d2fb0 .functor AND 1, L_0x12b6cf400, L_0x12b6d11c0, C4<1>, C4<1>;
L_0x12b6d3bb0 .functor AND 1, v0x12b6cc6f0_0, v0x12b6ce530_0, C4<1>, C4<1>;
L_0x12b6d3c20 .functor AND 1, L_0x12b6d3bb0, L_0x12b6d0750, C4<1>, C4<1>;
L_0x12b6d3d50 .functor OR 1, L_0x12b6d13d0, L_0x12b6d1940, C4<0>, C4<0>;
L_0x12b6d4b10 .functor BUFZ 32, L_0x12b6d4700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b6d4c00 .functor BUFZ 32, L_0x12b6d49b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b6d5b70 .functor AND 1, v0x12b6ce9f0_0, L_0x12b6d2960, C4<1>, C4<1>;
L_0x12b6d5be0 .functor AND 1, L_0x12b6d5b70, v0x12b6cc6f0_0, C4<1>, C4<1>;
L_0x12b6d4420 .functor AND 1, L_0x12b6d5be0, L_0x12b6d5dc0, C4<1>, C4<1>;
L_0x12b6d60a0 .functor AND 1, v0x12b6cc6f0_0, v0x12b6ce530_0, C4<1>, C4<1>;
L_0x12b6d61f0 .functor AND 1, L_0x12b6d60a0, L_0x12b6d0920, C4<1>, C4<1>;
L_0x12b6d5e60 .functor OR 1, L_0x12b6d62a0, L_0x12b6d6340, C4<0>, C4<0>;
L_0x12b6d66f0 .functor AND 1, L_0x12b6d5e60, L_0x12b6d5f50, C4<1>, C4<1>;
L_0x12b6d6760 .functor OR 1, L_0x12b6d0000, L_0x12b6d66f0, C4<0>, C4<0>;
L_0x12b6d7120 .functor BUFZ 1, v0x12b6cc6f0_0, C4<0>, C4<0>, C4<0>;
L_0x12b6d7250 .functor BUFZ 32, v0x12b6cc780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b6c79c0_0 .net *"_ivl_100", 31 0, L_0x12b6d1550;  1 drivers
L_0x1300884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b6c7a50_0 .net *"_ivl_103", 25 0, L_0x1300884d8;  1 drivers
L_0x130088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b6c7ae0_0 .net/2u *"_ivl_104", 31 0, L_0x130088520;  1 drivers
v0x12b6c7b70_0 .net *"_ivl_106", 0 0, L_0x12b6d10c0;  1 drivers
v0x12b6c7c00_0 .net *"_ivl_109", 5 0, L_0x12b6d1740;  1 drivers
L_0x130088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12b6c7ca0_0 .net/2u *"_ivl_110", 5 0, L_0x130088568;  1 drivers
v0x12b6c7d50_0 .net *"_ivl_112", 0 0, L_0x12b6d15f0;  1 drivers
v0x12b6c7df0_0 .net *"_ivl_116", 31 0, L_0x12b6d1a70;  1 drivers
L_0x1300885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b6c7ea0_0 .net *"_ivl_119", 25 0, L_0x1300885b0;  1 drivers
L_0x1300880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12b6c7fb0_0 .net/2u *"_ivl_12", 5 0, L_0x1300880a0;  1 drivers
L_0x1300885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12b6c8060_0 .net/2u *"_ivl_120", 31 0, L_0x1300885f8;  1 drivers
v0x12b6c8110_0 .net *"_ivl_122", 0 0, L_0x12b6d17e0;  1 drivers
v0x12b6c81b0_0 .net *"_ivl_124", 31 0, L_0x12b6d1c80;  1 drivers
L_0x130088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b6c8260_0 .net *"_ivl_127", 25 0, L_0x130088640;  1 drivers
L_0x130088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12b6c8310_0 .net/2u *"_ivl_128", 31 0, L_0x130088688;  1 drivers
v0x12b6c83c0_0 .net *"_ivl_130", 0 0, L_0x12b6d1b10;  1 drivers
v0x12b6c8460_0 .net *"_ivl_134", 31 0, L_0x12b6d1ff0;  1 drivers
L_0x1300886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b6c85f0_0 .net *"_ivl_137", 25 0, L_0x1300886d0;  1 drivers
L_0x130088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b6c8680_0 .net/2u *"_ivl_138", 31 0, L_0x130088718;  1 drivers
v0x12b6c8730_0 .net *"_ivl_140", 0 0, L_0x12b6d1d60;  1 drivers
v0x12b6c87d0_0 .net *"_ivl_143", 5 0, L_0x12b6d23a0;  1 drivers
L_0x130088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12b6c8880_0 .net/2u *"_ivl_144", 5 0, L_0x130088760;  1 drivers
v0x12b6c8930_0 .net *"_ivl_146", 0 0, L_0x12b6d2290;  1 drivers
v0x12b6c89d0_0 .net *"_ivl_149", 5 0, L_0x12b6d2660;  1 drivers
L_0x1300887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x12b6c8a80_0 .net/2u *"_ivl_150", 5 0, L_0x1300887a8;  1 drivers
v0x12b6c8b30_0 .net *"_ivl_152", 0 0, L_0x12b6d2540;  1 drivers
v0x12b6c8bd0_0 .net *"_ivl_155", 0 0, L_0x12b6cff20;  1 drivers
v0x12b6c8c70_0 .net *"_ivl_159", 1 0, L_0x12b6d29d0;  1 drivers
L_0x1300880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12b6c8d20_0 .net/2u *"_ivl_16", 5 0, L_0x1300880e8;  1 drivers
L_0x1300887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x12b6c8dd0_0 .net/2u *"_ivl_160", 1 0, L_0x1300887f0;  1 drivers
v0x12b6c8e80_0 .net *"_ivl_162", 0 0, L_0x12b6d2700;  1 drivers
L_0x130088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x12b6c8f20_0 .net/2u *"_ivl_164", 5 0, L_0x130088838;  1 drivers
v0x12b6c8fd0_0 .net *"_ivl_166", 0 0, L_0x12b6d2bb0;  1 drivers
v0x12b6c8500_0 .net *"_ivl_169", 0 0, L_0x12b6d2a70;  1 drivers
L_0x130088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x12b6c9260_0 .net/2u *"_ivl_170", 5 0, L_0x130088880;  1 drivers
v0x12b6c92f0_0 .net *"_ivl_172", 0 0, L_0x12b6d2de0;  1 drivers
v0x12b6c9380_0 .net *"_ivl_175", 0 0, L_0x12b6d2f00;  1 drivers
L_0x1300888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x12b6c9410_0 .net/2u *"_ivl_178", 5 0, L_0x1300888c8;  1 drivers
v0x12b6c94b0_0 .net *"_ivl_180", 0 0, L_0x12b6d30f0;  1 drivers
L_0x130088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x12b6c9550_0 .net/2u *"_ivl_184", 5 0, L_0x130088910;  1 drivers
v0x12b6c9600_0 .net *"_ivl_186", 0 0, L_0x12b6d11c0;  1 drivers
L_0x130088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x12b6c96a0_0 .net/2u *"_ivl_194", 4 0, L_0x130088958;  1 drivers
v0x12b6c9750_0 .net *"_ivl_197", 4 0, L_0x12b6d37e0;  1 drivers
v0x12b6c9800_0 .net *"_ivl_199", 4 0, L_0x12b6d3670;  1 drivers
v0x12b6c98b0_0 .net *"_ivl_20", 31 0, L_0x12b6cf770;  1 drivers
v0x12b6c9960_0 .net *"_ivl_200", 4 0, L_0x12b6d3710;  1 drivers
v0x12b6c9a10_0 .net *"_ivl_205", 0 0, L_0x12b6d3bb0;  1 drivers
v0x12b6c9ab0_0 .net *"_ivl_209", 0 0, L_0x12b6d3d50;  1 drivers
L_0x1300889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12b6c9b50_0 .net/2u *"_ivl_210", 31 0, L_0x1300889a0;  1 drivers
v0x12b6c9c00_0 .net *"_ivl_212", 31 0, L_0x12b6d2d40;  1 drivers
v0x12b6c9cb0_0 .net *"_ivl_214", 31 0, L_0x12b6d3880;  1 drivers
v0x12b6c9d60_0 .net *"_ivl_216", 31 0, L_0x12b6d40f0;  1 drivers
v0x12b6c9e10_0 .net *"_ivl_218", 31 0, L_0x12b6d3fb0;  1 drivers
v0x12b6c9ec0_0 .net *"_ivl_227", 0 0, L_0x12b6d5b70;  1 drivers
v0x12b6c9f60_0 .net *"_ivl_229", 0 0, L_0x12b6d5be0;  1 drivers
L_0x130088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b6ca000_0 .net *"_ivl_23", 25 0, L_0x130088130;  1 drivers
v0x12b6ca0b0_0 .net *"_ivl_230", 31 0, L_0x12b6d5d20;  1 drivers
L_0x130088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b6ca160_0 .net *"_ivl_233", 30 0, L_0x130088ac0;  1 drivers
L_0x130088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12b6ca210_0 .net/2u *"_ivl_234", 31 0, L_0x130088b08;  1 drivers
v0x12b6ca2c0_0 .net *"_ivl_236", 0 0, L_0x12b6d5dc0;  1 drivers
L_0x130088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12b6ca360_0 .net/2u *"_ivl_24", 31 0, L_0x130088178;  1 drivers
v0x12b6ca410_0 .net *"_ivl_241", 0 0, L_0x12b6d60a0;  1 drivers
L_0x130088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x12b6ca4b0_0 .net/2u *"_ivl_244", 5 0, L_0x130088b50;  1 drivers
L_0x130088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x12b6ca560_0 .net/2u *"_ivl_248", 5 0, L_0x130088b98;  1 drivers
v0x12b6ca610_0 .net *"_ivl_255", 0 0, L_0x12b6d5f50;  1 drivers
v0x12b6c9070_0 .net *"_ivl_257", 0 0, L_0x12b6d66f0;  1 drivers
v0x12b6c9110_0 .net *"_ivl_26", 0 0, L_0x12b6cf910;  1 drivers
v0x12b6c91b0_0 .net *"_ivl_261", 15 0, L_0x12b6d6b90;  1 drivers
v0x12b6ca6a0_0 .net *"_ivl_262", 17 0, L_0x12b6d6420;  1 drivers
L_0x130088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b6ca750_0 .net *"_ivl_265", 1 0, L_0x130088c28;  1 drivers
v0x12b6ca800_0 .net *"_ivl_268", 15 0, L_0x12b6d6e40;  1 drivers
L_0x130088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b6ca8b0_0 .net *"_ivl_270", 1 0, L_0x130088c70;  1 drivers
v0x12b6ca960_0 .net *"_ivl_273", 0 0, L_0x12b6d6d70;  1 drivers
L_0x130088cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x12b6caa10_0 .net/2u *"_ivl_274", 13 0, L_0x130088cb8;  1 drivers
L_0x130088d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b6caac0_0 .net/2u *"_ivl_276", 13 0, L_0x130088d00;  1 drivers
v0x12b6cab70_0 .net *"_ivl_278", 13 0, L_0x12b6d6ee0;  1 drivers
v0x12b6cac20_0 .net *"_ivl_28", 31 0, L_0x12b6cfa30;  1 drivers
L_0x1300881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b6cacd0_0 .net *"_ivl_31", 25 0, L_0x1300881c0;  1 drivers
L_0x130088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12b6cad80_0 .net/2u *"_ivl_32", 31 0, L_0x130088208;  1 drivers
v0x12b6cae30_0 .net *"_ivl_34", 0 0, L_0x12b6cfb20;  1 drivers
v0x12b6caed0_0 .net *"_ivl_4", 31 0, L_0x12b6cf2d0;  1 drivers
v0x12b6caf80_0 .net *"_ivl_41", 2 0, L_0x12b6cfe00;  1 drivers
L_0x130088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x12b6cb030_0 .net/2u *"_ivl_42", 2 0, L_0x130088250;  1 drivers
v0x12b6cb0e0_0 .net *"_ivl_47", 2 0, L_0x12b6d00e0;  1 drivers
L_0x130088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x12b6cb190_0 .net/2u *"_ivl_48", 2 0, L_0x130088298;  1 drivers
v0x12b6cb240_0 .net *"_ivl_53", 0 0, L_0x12b6d02d0;  1 drivers
v0x12b6cb2e0_0 .net *"_ivl_55", 0 0, L_0x12b6d0180;  1 drivers
v0x12b6cb380_0 .net *"_ivl_57", 0 0, L_0x12b6d0450;  1 drivers
v0x12b6cb420_0 .net *"_ivl_59", 0 0, L_0x12b6d0580;  1 drivers
v0x12b6cb4c0_0 .net *"_ivl_61", 0 0, L_0x12b6d06a0;  1 drivers
v0x12b6cb560_0 .net *"_ivl_65", 2 0, L_0x12b6d0860;  1 drivers
L_0x1300882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x12b6cb610_0 .net/2u *"_ivl_66", 2 0, L_0x1300882e0;  1 drivers
L_0x130088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b6cb6c0_0 .net *"_ivl_7", 25 0, L_0x130088010;  1 drivers
v0x12b6cb770_0 .net *"_ivl_70", 31 0, L_0x12b6d0af0;  1 drivers
L_0x130088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b6cb820_0 .net *"_ivl_73", 25 0, L_0x130088328;  1 drivers
L_0x130088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12b6cb8d0_0 .net/2u *"_ivl_74", 31 0, L_0x130088370;  1 drivers
v0x12b6cb980_0 .net *"_ivl_76", 0 0, L_0x12b6d0b90;  1 drivers
v0x12b6cba20_0 .net *"_ivl_78", 31 0, L_0x12b6d0d50;  1 drivers
L_0x130088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b6cbad0_0 .net/2u *"_ivl_8", 31 0, L_0x130088058;  1 drivers
L_0x1300883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b6cbb80_0 .net *"_ivl_81", 25 0, L_0x1300883b8;  1 drivers
L_0x130088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12b6cbc30_0 .net/2u *"_ivl_82", 31 0, L_0x130088400;  1 drivers
v0x12b6cbce0_0 .net *"_ivl_84", 0 0, L_0x12b6d0df0;  1 drivers
v0x12b6cbd80_0 .net *"_ivl_87", 0 0, L_0x12b6d0cb0;  1 drivers
v0x12b6cbe30_0 .net *"_ivl_88", 31 0, L_0x12b6d0fc0;  1 drivers
L_0x130088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b6cbee0_0 .net *"_ivl_91", 30 0, L_0x130088448;  1 drivers
L_0x130088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12b6cbf90_0 .net/2u *"_ivl_92", 31 0, L_0x130088490;  1 drivers
v0x12b6cc040_0 .net *"_ivl_94", 0 0, L_0x12b6d0f10;  1 drivers
v0x12b6cc0e0_0 .net *"_ivl_97", 0 0, L_0x12b6d12e0;  1 drivers
v0x12b6cc180_0 .net "active", 0 0, L_0x12b6d7120;  alias, 1 drivers
v0x12b6cc220_0 .net "alu_op1", 31 0, L_0x12b6d4b10;  1 drivers
v0x12b6cc2c0_0 .net "alu_op2", 31 0, L_0x12b6d4c00;  1 drivers
v0x12b6cc360_0 .net "alui_instr", 0 0, L_0x12b6d01f0;  1 drivers
v0x12b6cc400_0 .net "b_flag", 0 0, v0x12b6c34e0_0;  1 drivers
v0x12b6cc4b0_0 .net "b_imm", 17 0, L_0x12b6d6c50;  1 drivers
v0x12b6cc540_0 .net "b_offset", 31 0, L_0x12b6d7040;  1 drivers
v0x12b6cc5d0_0 .net "clk", 0 0, v0x12b6ce8e0_0;  1 drivers
v0x12b6cc660_0 .net "clk_enable", 0 0, v0x12b6ce9f0_0;  1 drivers
v0x12b6cc6f0_0 .var "cpu_active", 0 0;
v0x12b6cc780_0 .var "curr_addr", 31 0;
v0x12b6cc810_0 .var "data_address", 31 0;
v0x12b6cc8b0_0 .net "data_read", 0 0, L_0x12b6d6760;  alias, 1 drivers
v0x12b6cc950_0 .net "data_readdata", 31 0, v0x12b6ceba0_0;  1 drivers
v0x12b6cca30_0 .net "data_write", 0 0, L_0x12b6d61f0;  alias, 1 drivers
v0x12b6ccad0_0 .net "data_writedata", 31 0, v0x12b6c5620_0;  alias, 1 drivers
v0x12b6ccb70_0 .var "delay_slot", 31 0;
v0x12b6ccc10_0 .net "effective_addr", 31 0, v0x12b6c38a0_0;  1 drivers
v0x12b6cccb0_0 .net "funct_code", 5 0, L_0x12b6cf230;  1 drivers
v0x12b6ccd60_0 .net "hi_out", 31 0, v0x12b6c59e0_0;  1 drivers
v0x12b6cce20_0 .net "hl_reg_enable", 0 0, L_0x12b6d4420;  1 drivers
v0x12b6ccef0_0 .net "instr_address", 31 0, L_0x12b6d7250;  alias, 1 drivers
v0x12b6ccf90_0 .net "instr_opcode", 5 0, L_0x12b6cf110;  1 drivers
v0x12b6cd030_0 .net "instr_readdata", 31 0, v0x12b6ceea0_0;  1 drivers
v0x12b6cd100_0 .net "j_imm", 0 0, L_0x12b6d1ea0;  1 drivers
v0x12b6cd1a0_0 .net "j_reg", 0 0, L_0x12b6d2870;  1 drivers
v0x12b6cd240_0 .net "link_const", 0 0, L_0x12b6d13d0;  1 drivers
v0x12b6cd2e0_0 .net "link_reg", 0 0, L_0x12b6d1940;  1 drivers
v0x12b6cd380_0 .net "lo_out", 31 0, v0x12b6c6110_0;  1 drivers
v0x12b6cd420_0 .net "load_data", 31 0, v0x12b6c4990_0;  1 drivers
v0x12b6cd4d0_0 .net "load_instr", 0 0, L_0x12b6d0000;  1 drivers
v0x12b6cd560_0 .net "lw", 0 0, L_0x12b6cf520;  1 drivers
v0x12b6cd600_0 .net "mfhi", 0 0, L_0x12b6d2c90;  1 drivers
v0x12b6cd6a0_0 .net "mflo", 0 0, L_0x12b6d2fb0;  1 drivers
v0x12b6cd740_0 .net "movefrom", 0 0, L_0x12b6cfc60;  1 drivers
v0x12b6cd7e0_0 .net "muldiv", 0 0, L_0x12b6d2960;  1 drivers
v0x12b6cd880_0 .var "next_delay_slot", 31 0;
v0x12b6cd930_0 .net "partial_store", 0 0, L_0x12b6d5e60;  1 drivers
v0x12b6cd9d0_0 .net "r_format", 0 0, L_0x12b6cf400;  1 drivers
v0x12b6cda70_0 .net "reg_a_read_data", 31 0, L_0x12b6d4700;  1 drivers
v0x12b6cdb30_0 .net "reg_a_read_index", 4 0, L_0x12b6d3590;  1 drivers
v0x12b6cdbe0_0 .net "reg_b_read_data", 31 0, L_0x12b6d49b0;  1 drivers
v0x12b6cdc70_0 .net "reg_b_read_index", 4 0, L_0x12b6d31d0;  1 drivers
v0x12b6cdd30_0 .net "reg_dst", 0 0, L_0x12b6cfd50;  1 drivers
v0x12b6cddc0_0 .net "reg_write", 0 0, L_0x12b6d0750;  1 drivers
v0x12b6cde60_0 .net "reg_write_data", 31 0, L_0x12b6d4380;  1 drivers
v0x12b6cdf20_0 .net "reg_write_enable", 0 0, L_0x12b6d3c20;  1 drivers
v0x12b6cdfd0_0 .net "reg_write_index", 4 0, L_0x12b6d3a50;  1 drivers
v0x12b6ce080_0 .net "register_v0", 31 0, L_0x12b6d4aa0;  alias, 1 drivers
v0x12b6ce130_0 .net "reset", 0 0, v0x12b6cf000_0;  1 drivers
v0x12b6ce1c0_0 .net "result", 31 0, v0x12b6c3cf0_0;  1 drivers
v0x12b6ce270_0 .net "result_hi", 31 0, v0x12b6c3690_0;  1 drivers
v0x12b6ce340_0 .net "result_lo", 31 0, v0x12b6c37f0_0;  1 drivers
v0x12b6ce410_0 .net "sb", 0 0, L_0x12b6d62a0;  1 drivers
v0x12b6ce4a0_0 .net "sh", 0 0, L_0x12b6d6340;  1 drivers
v0x12b6ce530_0 .var "state", 0 0;
v0x12b6ce5d0_0 .net "store_instr", 0 0, L_0x12b6d0920;  1 drivers
v0x12b6ce670_0 .net "sw", 0 0, L_0x12b6cf690;  1 drivers
E_0x12b6c2460/0 .event edge, v0x12b6c34e0_0, v0x12b6ccb70_0, v0x12b6cc540_0, v0x12b6cd100_0;
E_0x12b6c2460/1 .event edge, v0x12b6c3740_0, v0x12b6cd1a0_0, v0x12b6c6dd0_0;
E_0x12b6c2460 .event/or E_0x12b6c2460/0, E_0x12b6c2460/1;
E_0x12b6c2c20 .event edge, v0x12b6c5300_0, v0x12b6c38a0_0;
L_0x12b6cf110 .part v0x12b6ceea0_0, 26, 6;
L_0x12b6cf230 .part v0x12b6ceea0_0, 0, 6;
L_0x12b6cf2d0 .concat [ 6 26 0 0], L_0x12b6cf110, L_0x130088010;
L_0x12b6cf400 .cmp/eq 32, L_0x12b6cf2d0, L_0x130088058;
L_0x12b6cf520 .cmp/eq 6, L_0x12b6cf110, L_0x1300880a0;
L_0x12b6cf690 .cmp/eq 6, L_0x12b6cf110, L_0x1300880e8;
L_0x12b6cf770 .concat [ 6 26 0 0], L_0x12b6cf110, L_0x130088130;
L_0x12b6cf910 .cmp/eq 32, L_0x12b6cf770, L_0x130088178;
L_0x12b6cfa30 .concat [ 6 26 0 0], L_0x12b6cf110, L_0x1300881c0;
L_0x12b6cfb20 .cmp/eq 32, L_0x12b6cfa30, L_0x130088208;
L_0x12b6cfe00 .part L_0x12b6cf110, 3, 3;
L_0x12b6d0000 .cmp/eq 3, L_0x12b6cfe00, L_0x130088250;
L_0x12b6d00e0 .part L_0x12b6cf110, 3, 3;
L_0x12b6d01f0 .cmp/eq 3, L_0x12b6d00e0, L_0x130088298;
L_0x12b6d02d0 .reduce/nor L_0x12b6d2960;
L_0x12b6d0860 .part L_0x12b6cf110, 3, 3;
L_0x12b6d0920 .cmp/eq 3, L_0x12b6d0860, L_0x1300882e0;
L_0x12b6d0af0 .concat [ 6 26 0 0], L_0x12b6cf110, L_0x130088328;
L_0x12b6d0b90 .cmp/eq 32, L_0x12b6d0af0, L_0x130088370;
L_0x12b6d0d50 .concat [ 6 26 0 0], L_0x12b6cf110, L_0x1300883b8;
L_0x12b6d0df0 .cmp/eq 32, L_0x12b6d0d50, L_0x130088400;
L_0x12b6d0cb0 .part v0x12b6ceea0_0, 20, 1;
L_0x12b6d0fc0 .concat [ 1 31 0 0], L_0x12b6d0cb0, L_0x130088448;
L_0x12b6d0f10 .cmp/eq 32, L_0x12b6d0fc0, L_0x130088490;
L_0x12b6d1550 .concat [ 6 26 0 0], L_0x12b6cf110, L_0x1300884d8;
L_0x12b6d10c0 .cmp/eq 32, L_0x12b6d1550, L_0x130088520;
L_0x12b6d1740 .part v0x12b6ceea0_0, 0, 6;
L_0x12b6d15f0 .cmp/eq 6, L_0x12b6d1740, L_0x130088568;
L_0x12b6d1a70 .concat [ 6 26 0 0], L_0x12b6cf110, L_0x1300885b0;
L_0x12b6d17e0 .cmp/eq 32, L_0x12b6d1a70, L_0x1300885f8;
L_0x12b6d1c80 .concat [ 6 26 0 0], L_0x12b6cf110, L_0x130088640;
L_0x12b6d1b10 .cmp/eq 32, L_0x12b6d1c80, L_0x130088688;
L_0x12b6d1ff0 .concat [ 6 26 0 0], L_0x12b6cf110, L_0x1300886d0;
L_0x12b6d1d60 .cmp/eq 32, L_0x12b6d1ff0, L_0x130088718;
L_0x12b6d23a0 .part v0x12b6ceea0_0, 0, 6;
L_0x12b6d2290 .cmp/eq 6, L_0x12b6d23a0, L_0x130088760;
L_0x12b6d2660 .part v0x12b6ceea0_0, 0, 6;
L_0x12b6d2540 .cmp/eq 6, L_0x12b6d2660, L_0x1300887a8;
L_0x12b6d29d0 .part L_0x12b6cf230, 3, 2;
L_0x12b6d2700 .cmp/eq 2, L_0x12b6d29d0, L_0x1300887f0;
L_0x12b6d2bb0 .cmp/eq 6, L_0x12b6cf230, L_0x130088838;
L_0x12b6d2de0 .cmp/eq 6, L_0x12b6cf230, L_0x130088880;
L_0x12b6d30f0 .cmp/eq 6, L_0x12b6cf230, L_0x1300888c8;
L_0x12b6d11c0 .cmp/eq 6, L_0x12b6cf230, L_0x130088910;
L_0x12b6d3590 .part v0x12b6ceea0_0, 21, 5;
L_0x12b6d31d0 .part v0x12b6ceea0_0, 16, 5;
L_0x12b6d37e0 .part v0x12b6ceea0_0, 11, 5;
L_0x12b6d3670 .part v0x12b6ceea0_0, 16, 5;
L_0x12b6d3710 .functor MUXZ 5, L_0x12b6d3670, L_0x12b6d37e0, L_0x12b6cfd50, C4<>;
L_0x12b6d3a50 .functor MUXZ 5, L_0x12b6d3710, L_0x130088958, L_0x12b6d13d0, C4<>;
L_0x12b6d2d40 .arith/sum 32, v0x12b6ccb70_0, L_0x1300889a0;
L_0x12b6d3880 .functor MUXZ 32, v0x12b6c3cf0_0, v0x12b6c4990_0, L_0x12b6d0000, C4<>;
L_0x12b6d40f0 .functor MUXZ 32, L_0x12b6d3880, v0x12b6c6110_0, L_0x12b6d2fb0, C4<>;
L_0x12b6d3fb0 .functor MUXZ 32, L_0x12b6d40f0, v0x12b6c59e0_0, L_0x12b6d2c90, C4<>;
L_0x12b6d4380 .functor MUXZ 32, L_0x12b6d3fb0, L_0x12b6d2d40, L_0x12b6d3d50, C4<>;
L_0x12b6d5d20 .concat [ 1 31 0 0], v0x12b6ce530_0, L_0x130088ac0;
L_0x12b6d5dc0 .cmp/eq 32, L_0x12b6d5d20, L_0x130088b08;
L_0x12b6d62a0 .cmp/eq 6, L_0x12b6cf110, L_0x130088b50;
L_0x12b6d6340 .cmp/eq 6, L_0x12b6cf110, L_0x130088b98;
L_0x12b6d5f50 .reduce/nor v0x12b6ce530_0;
L_0x12b6d6b90 .part v0x12b6ceea0_0, 0, 16;
L_0x12b6d6420 .concat [ 16 2 0 0], L_0x12b6d6b90, L_0x130088c28;
L_0x12b6d6e40 .part L_0x12b6d6420, 0, 16;
L_0x12b6d6c50 .concat [ 2 16 0 0], L_0x130088c70, L_0x12b6d6e40;
L_0x12b6d6d70 .part L_0x12b6d6c50, 17, 1;
L_0x12b6d6ee0 .functor MUXZ 14, L_0x130088d00, L_0x130088cb8, L_0x12b6d6d70, C4<>;
L_0x12b6d7040 .concat [ 18 14 0 0], L_0x12b6d6c50, L_0x12b6d6ee0;
S_0x12b6c2c50 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x12b6c2890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x12b6c2fb0_0 .net *"_ivl_10", 15 0, L_0x12b6d5500;  1 drivers
L_0x130088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b6c3070_0 .net/2u *"_ivl_14", 15 0, L_0x130088a78;  1 drivers
v0x12b6c3120_0 .net *"_ivl_17", 15 0, L_0x12b6d5640;  1 drivers
v0x12b6c31e0_0 .net *"_ivl_5", 0 0, L_0x12b6d4e50;  1 drivers
v0x12b6c3290_0 .net *"_ivl_6", 15 0, L_0x12b6d2440;  1 drivers
v0x12b6c3380_0 .net *"_ivl_9", 15 0, L_0x12b6d5200;  1 drivers
v0x12b6c3430_0 .net "addr_rt", 4 0, L_0x12b6d58b0;  1 drivers
v0x12b6c34e0_0 .var "b_flag", 0 0;
v0x12b6c3580_0 .net "funct", 5 0, L_0x12b6d3e40;  1 drivers
v0x12b6c3690_0 .var "hi", 31 0;
v0x12b6c3740_0 .net "instructionword", 31 0, v0x12b6ceea0_0;  alias, 1 drivers
v0x12b6c37f0_0 .var "lo", 31 0;
v0x12b6c38a0_0 .var "memaddroffset", 31 0;
v0x12b6c3950_0 .var "multresult", 63 0;
v0x12b6c3a00_0 .net "op1", 31 0, L_0x12b6d4b10;  alias, 1 drivers
v0x12b6c3ab0_0 .net "op2", 31 0, L_0x12b6d4c00;  alias, 1 drivers
v0x12b6c3b60_0 .net "opcode", 5 0, L_0x12b6d4db0;  1 drivers
v0x12b6c3cf0_0 .var "result", 31 0;
v0x12b6c3d80_0 .net "shamt", 4 0, L_0x12b6d5810;  1 drivers
v0x12b6c3e30_0 .net/s "sign_op1", 31 0, L_0x12b6d4b10;  alias, 1 drivers
v0x12b6c3ef0_0 .net/s "sign_op2", 31 0, L_0x12b6d4c00;  alias, 1 drivers
v0x12b6c3f80_0 .net "simmediatedata", 31 0, L_0x12b6d55a0;  1 drivers
v0x12b6c4010_0 .net "simmediatedatas", 31 0, L_0x12b6d55a0;  alias, 1 drivers
v0x12b6c40a0_0 .net "uimmediatedata", 31 0, L_0x12b6d56e0;  1 drivers
v0x12b6c4130_0 .net "unsign_op1", 31 0, L_0x12b6d4b10;  alias, 1 drivers
v0x12b6c4200_0 .net "unsign_op2", 31 0, L_0x12b6d4c00;  alias, 1 drivers
v0x12b6c42e0_0 .var "unsigned_result", 31 0;
E_0x12b6c2f20/0 .event edge, v0x12b6c3b60_0, v0x12b6c3580_0, v0x12b6c3ab0_0, v0x12b6c3d80_0;
E_0x12b6c2f20/1 .event edge, v0x12b6c3a00_0, v0x12b6c3950_0, v0x12b6c3430_0, v0x12b6c3f80_0;
E_0x12b6c2f20/2 .event edge, v0x12b6c40a0_0, v0x12b6c42e0_0;
E_0x12b6c2f20 .event/or E_0x12b6c2f20/0, E_0x12b6c2f20/1, E_0x12b6c2f20/2;
L_0x12b6d4db0 .part v0x12b6ceea0_0, 26, 6;
L_0x12b6d3e40 .part v0x12b6ceea0_0, 0, 6;
L_0x12b6d4e50 .part v0x12b6ceea0_0, 15, 1;
LS_0x12b6d2440_0_0 .concat [ 1 1 1 1], L_0x12b6d4e50, L_0x12b6d4e50, L_0x12b6d4e50, L_0x12b6d4e50;
LS_0x12b6d2440_0_4 .concat [ 1 1 1 1], L_0x12b6d4e50, L_0x12b6d4e50, L_0x12b6d4e50, L_0x12b6d4e50;
LS_0x12b6d2440_0_8 .concat [ 1 1 1 1], L_0x12b6d4e50, L_0x12b6d4e50, L_0x12b6d4e50, L_0x12b6d4e50;
LS_0x12b6d2440_0_12 .concat [ 1 1 1 1], L_0x12b6d4e50, L_0x12b6d4e50, L_0x12b6d4e50, L_0x12b6d4e50;
L_0x12b6d2440 .concat [ 4 4 4 4], LS_0x12b6d2440_0_0, LS_0x12b6d2440_0_4, LS_0x12b6d2440_0_8, LS_0x12b6d2440_0_12;
L_0x12b6d5200 .part v0x12b6ceea0_0, 0, 16;
L_0x12b6d5500 .concat [ 16 0 0 0], L_0x12b6d5200;
L_0x12b6d55a0 .concat [ 16 16 0 0], L_0x12b6d5500, L_0x12b6d2440;
L_0x12b6d5640 .part v0x12b6ceea0_0, 0, 16;
L_0x12b6d56e0 .concat [ 16 16 0 0], L_0x12b6d5640, L_0x130088a78;
L_0x12b6d5810 .part v0x12b6ceea0_0, 6, 5;
L_0x12b6d58b0 .part v0x12b6ceea0_0, 16, 5;
S_0x12b6c4430 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x12b6c2890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x12b6c46d0_0 .net "address", 31 0, v0x12b6c38a0_0;  alias, 1 drivers
v0x12b6c4780_0 .net "datafromMem", 31 0, v0x12b6ceba0_0;  alias, 1 drivers
v0x12b6c4820_0 .net "instr_word", 31 0, v0x12b6ceea0_0;  alias, 1 drivers
v0x12b6c48f0_0 .net "opcode", 5 0, L_0x12b6d59b0;  1 drivers
v0x12b6c4990_0 .var "out_transformed", 31 0;
v0x12b6c4a80_0 .net "regword", 31 0, L_0x12b6d49b0;  alias, 1 drivers
v0x12b6c4b30_0 .net "whichbyte", 1 0, L_0x12b6d5a50;  1 drivers
E_0x12b6c4670/0 .event edge, v0x12b6c48f0_0, v0x12b6c4780_0, v0x12b6c4b30_0, v0x12b6c3740_0;
E_0x12b6c4670/1 .event edge, v0x12b6c4a80_0;
E_0x12b6c4670 .event/or E_0x12b6c4670/0, E_0x12b6c4670/1;
L_0x12b6d59b0 .part v0x12b6ceea0_0, 26, 6;
L_0x12b6d5a50 .part v0x12b6c38a0_0, 0, 2;
S_0x12b6c4c60 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x12b6c2890;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x12b6c4f00_0 .net *"_ivl_1", 1 0, L_0x12b6d6950;  1 drivers
L_0x130088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12b6c4fc0_0 .net *"_ivl_5", 0 0, L_0x130088be0;  1 drivers
v0x12b6c5070_0 .net "bytenum", 2 0, L_0x12b6d6600;  1 drivers
v0x12b6c5130_0 .net "dataword", 31 0, v0x12b6ceba0_0;  alias, 1 drivers
v0x12b6c51f0_0 .net "eff_addr", 31 0, v0x12b6c38a0_0;  alias, 1 drivers
v0x12b6c5300_0 .net "opcode", 5 0, L_0x12b6cf110;  alias, 1 drivers
v0x12b6c5390_0 .net "regbyte", 7 0, L_0x12b6d6a30;  1 drivers
v0x12b6c5440_0 .net "reghalfword", 15 0, L_0x12b6d6ad0;  1 drivers
v0x12b6c54f0_0 .net "regword", 31 0, L_0x12b6d49b0;  alias, 1 drivers
v0x12b6c5620_0 .var "storedata", 31 0;
E_0x12b6c4ea0/0 .event edge, v0x12b6c5300_0, v0x12b6c4a80_0, v0x12b6c5070_0, v0x12b6c5390_0;
E_0x12b6c4ea0/1 .event edge, v0x12b6c4780_0, v0x12b6c5440_0;
E_0x12b6c4ea0 .event/or E_0x12b6c4ea0/0, E_0x12b6c4ea0/1;
L_0x12b6d6950 .part v0x12b6c38a0_0, 0, 2;
L_0x12b6d6600 .concat [ 2 1 0 0], L_0x12b6d6950, L_0x130088be0;
L_0x12b6d6a30 .part L_0x12b6d49b0, 0, 8;
L_0x12b6d6ad0 .part L_0x12b6d49b0, 0, 16;
S_0x12b6c56f0 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x12b6c2890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12b6c5930_0 .net "clk", 0 0, v0x12b6ce8e0_0;  alias, 1 drivers
v0x12b6c59e0_0 .var "data", 31 0;
v0x12b6c5a90_0 .net "data_in", 31 0, v0x12b6c3690_0;  alias, 1 drivers
v0x12b6c5b60_0 .net "data_out", 31 0, v0x12b6c59e0_0;  alias, 1 drivers
v0x12b6c5c00_0 .net "enable", 0 0, L_0x12b6d4420;  alias, 1 drivers
v0x12b6c5ce0_0 .net "reset", 0 0, v0x12b6cf000_0;  alias, 1 drivers
S_0x12b6c5e00 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x12b6c2890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12b6c6080_0 .net "clk", 0 0, v0x12b6ce8e0_0;  alias, 1 drivers
v0x12b6c6110_0 .var "data", 31 0;
v0x12b6c61a0_0 .net "data_in", 31 0, v0x12b6c37f0_0;  alias, 1 drivers
v0x12b6c6270_0 .net "data_out", 31 0, v0x12b6c6110_0;  alias, 1 drivers
v0x12b6c6310_0 .net "enable", 0 0, L_0x12b6d4420;  alias, 1 drivers
v0x12b6c63e0_0 .net "reset", 0 0, v0x12b6cf000_0;  alias, 1 drivers
S_0x12b6c64f0 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x12b6c2890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12b6d4700 .functor BUFZ 32, L_0x12b6d4290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b6d49b0 .functor BUFZ 32, L_0x12b6d47f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b6c7180_2 .array/port v0x12b6c7180, 2;
L_0x12b6d4aa0 .functor BUFZ 32, v0x12b6c7180_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b6c6820_0 .net *"_ivl_0", 31 0, L_0x12b6d4290;  1 drivers
v0x12b6c68e0_0 .net *"_ivl_10", 6 0, L_0x12b6d4890;  1 drivers
L_0x130088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b6c6980_0 .net *"_ivl_13", 1 0, L_0x130088a30;  1 drivers
v0x12b6c6a20_0 .net *"_ivl_2", 6 0, L_0x12b6d45e0;  1 drivers
L_0x1300889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b6c6ad0_0 .net *"_ivl_5", 1 0, L_0x1300889e8;  1 drivers
v0x12b6c6bc0_0 .net *"_ivl_8", 31 0, L_0x12b6d47f0;  1 drivers
v0x12b6c6c70_0 .net "r_clk", 0 0, v0x12b6ce8e0_0;  alias, 1 drivers
v0x12b6c6d40_0 .net "r_clk_enable", 0 0, v0x12b6ce9f0_0;  alias, 1 drivers
v0x12b6c6dd0_0 .net "read_data1", 31 0, L_0x12b6d4700;  alias, 1 drivers
v0x12b6c6ee0_0 .net "read_data2", 31 0, L_0x12b6d49b0;  alias, 1 drivers
v0x12b6c6f70_0 .net "read_reg1", 4 0, L_0x12b6d3590;  alias, 1 drivers
v0x12b6c7020_0 .net "read_reg2", 4 0, L_0x12b6d31d0;  alias, 1 drivers
v0x12b6c70d0_0 .net "register_v0", 31 0, L_0x12b6d4aa0;  alias, 1 drivers
v0x12b6c7180 .array "registers", 0 31, 31 0;
v0x12b6c7520_0 .net "reset", 0 0, v0x12b6cf000_0;  alias, 1 drivers
v0x12b6c75f0_0 .net "write_control", 0 0, L_0x12b6d3c20;  alias, 1 drivers
v0x12b6c7680_0 .net "write_data", 31 0, L_0x12b6d4380;  alias, 1 drivers
v0x12b6c7810_0 .net "write_reg", 4 0, L_0x12b6d3a50;  alias, 1 drivers
L_0x12b6d4290 .array/port v0x12b6c7180, L_0x12b6d45e0;
L_0x12b6d45e0 .concat [ 5 2 0 0], L_0x12b6d3590, L_0x1300889e8;
L_0x12b6d47f0 .array/port v0x12b6c7180, L_0x12b6d4890;
L_0x12b6d4890 .concat [ 5 2 0 0], L_0x12b6d31d0, L_0x130088a30;
    .scope S_0x12b6abe70;
T_0 ;
    %wait E_0x12b692d00;
    %load/vec4 v0x12b6c1dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12b6c1bb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12b6c1c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x12b6c1d10_0;
    %assign/vec4 v0x12b6c1bb0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12b6c64f0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12b6c7180, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x12b6c64f0;
T_2 ;
    %wait E_0x12b6ac3b0;
    %load/vec4 v0x12b6c7520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12b6c6d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x12b6c75f0_0;
    %load/vec4 v0x12b6c7810_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x12b6c7680_0;
    %load/vec4 v0x12b6c7810_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b6c7180, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12b6c2c50;
T_3 ;
    %wait E_0x12b6c2f20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6c34e0_0, 0, 1;
    %load/vec4 v0x12b6c3b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.0 ;
    %load/vec4 v0x12b6c3580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %jmp T_3.46;
T_3.25 ;
    %load/vec4 v0x12b6c3ef0_0;
    %ix/getv 4, v0x12b6c3d80_0;
    %shiftl 4;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.46;
T_3.26 ;
    %load/vec4 v0x12b6c3ef0_0;
    %ix/getv 4, v0x12b6c3d80_0;
    %shiftr 4;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.46;
T_3.27 ;
    %load/vec4 v0x12b6c3ef0_0;
    %ix/getv 4, v0x12b6c3d80_0;
    %shiftr/s 4;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.46;
T_3.28 ;
    %load/vec4 v0x12b6c3ef0_0;
    %load/vec4 v0x12b6c4130_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.46;
T_3.29 ;
    %load/vec4 v0x12b6c3ef0_0;
    %load/vec4 v0x12b6c4130_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.46;
T_3.30 ;
    %load/vec4 v0x12b6c3ef0_0;
    %load/vec4 v0x12b6c4130_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.46;
T_3.31 ;
    %load/vec4 v0x12b6c3e30_0;
    %pad/s 64;
    %load/vec4 v0x12b6c3ef0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x12b6c3950_0, 0, 64;
    %load/vec4 v0x12b6c3950_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12b6c3690_0, 0, 32;
    %load/vec4 v0x12b6c3950_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12b6c37f0_0, 0, 32;
    %jmp T_3.46;
T_3.32 ;
    %load/vec4 v0x12b6c4130_0;
    %pad/u 64;
    %load/vec4 v0x12b6c4200_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x12b6c3950_0, 0, 64;
    %load/vec4 v0x12b6c3950_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12b6c3690_0, 0, 32;
    %load/vec4 v0x12b6c3950_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12b6c37f0_0, 0, 32;
    %jmp T_3.46;
T_3.33 ;
    %load/vec4 v0x12b6c3e30_0;
    %load/vec4 v0x12b6c3ef0_0;
    %mod/s;
    %store/vec4 v0x12b6c3690_0, 0, 32;
    %load/vec4 v0x12b6c3e30_0;
    %load/vec4 v0x12b6c3ef0_0;
    %div/s;
    %store/vec4 v0x12b6c37f0_0, 0, 32;
    %jmp T_3.46;
T_3.34 ;
    %load/vec4 v0x12b6c4130_0;
    %load/vec4 v0x12b6c4200_0;
    %mod;
    %store/vec4 v0x12b6c3690_0, 0, 32;
    %load/vec4 v0x12b6c4130_0;
    %load/vec4 v0x12b6c4200_0;
    %div;
    %store/vec4 v0x12b6c37f0_0, 0, 32;
    %jmp T_3.46;
T_3.35 ;
    %load/vec4 v0x12b6c3a00_0;
    %store/vec4 v0x12b6c3690_0, 0, 32;
    %jmp T_3.46;
T_3.36 ;
    %load/vec4 v0x12b6c3a00_0;
    %store/vec4 v0x12b6c37f0_0, 0, 32;
    %jmp T_3.46;
T_3.37 ;
    %load/vec4 v0x12b6c3e30_0;
    %load/vec4 v0x12b6c3ef0_0;
    %add;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.46;
T_3.38 ;
    %load/vec4 v0x12b6c4130_0;
    %load/vec4 v0x12b6c4200_0;
    %add;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.46;
T_3.39 ;
    %load/vec4 v0x12b6c4130_0;
    %load/vec4 v0x12b6c4200_0;
    %sub;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.46;
T_3.40 ;
    %load/vec4 v0x12b6c4130_0;
    %load/vec4 v0x12b6c4200_0;
    %and;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.46;
T_3.41 ;
    %load/vec4 v0x12b6c4130_0;
    %load/vec4 v0x12b6c4200_0;
    %or;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.46;
T_3.42 ;
    %load/vec4 v0x12b6c4130_0;
    %load/vec4 v0x12b6c4200_0;
    %xor;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.46;
T_3.43 ;
    %load/vec4 v0x12b6c4130_0;
    %load/vec4 v0x12b6c4200_0;
    %or;
    %inv;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.46;
T_3.44 ;
    %load/vec4 v0x12b6c3e30_0;
    %load/vec4 v0x12b6c3ef0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.46;
T_3.45 ;
    %load/vec4 v0x12b6c4130_0;
    %load/vec4 v0x12b6c4200_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.50, 8;
T_3.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.50, 8;
 ; End of false expr.
    %blend;
T_3.50;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.46;
T_3.46 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.1 ;
    %load/vec4 v0x12b6c3430_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %jmp T_3.55;
T_3.51 ;
    %load/vec4 v0x12b6c3e30_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b6c34e0_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6c34e0_0, 0, 1;
T_3.57 ;
    %jmp T_3.55;
T_3.52 ;
    %load/vec4 v0x12b6c3e30_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b6c34e0_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6c34e0_0, 0, 1;
T_3.59 ;
    %jmp T_3.55;
T_3.53 ;
    %load/vec4 v0x12b6c3e30_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b6c34e0_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6c34e0_0, 0, 1;
T_3.61 ;
    %jmp T_3.55;
T_3.54 ;
    %load/vec4 v0x12b6c3e30_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b6c34e0_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6c34e0_0, 0, 1;
T_3.63 ;
    %jmp T_3.55;
T_3.55 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.2 ;
    %load/vec4 v0x12b6c3e30_0;
    %load/vec4 v0x12b6c3ef0_0;
    %cmp/e;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b6c34e0_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6c34e0_0, 0, 1;
T_3.65 ;
    %jmp T_3.24;
T_3.3 ;
    %load/vec4 v0x12b6c3e30_0;
    %load/vec4 v0x12b6c3ab0_0;
    %cmp/ne;
    %jmp/0xz  T_3.66, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b6c34e0_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6c34e0_0, 0, 1;
T_3.67 ;
    %jmp T_3.24;
T_3.4 ;
    %load/vec4 v0x12b6c3e30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b6c34e0_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6c34e0_0, 0, 1;
T_3.69 ;
    %jmp T_3.24;
T_3.5 ;
    %load/vec4 v0x12b6c3e30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.70, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b6c34e0_0, 0, 1;
    %jmp T_3.71;
T_3.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6c34e0_0, 0, 1;
T_3.71 ;
    %jmp T_3.24;
T_3.6 ;
    %load/vec4 v0x12b6c3e30_0;
    %load/vec4 v0x12b6c3f80_0;
    %add;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.24;
T_3.7 ;
    %load/vec4 v0x12b6c4130_0;
    %load/vec4 v0x12b6c3f80_0;
    %add;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.24;
T_3.8 ;
    %load/vec4 v0x12b6c3e30_0;
    %load/vec4 v0x12b6c3f80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.24;
T_3.9 ;
    %load/vec4 v0x12b6c4130_0;
    %load/vec4 v0x12b6c4010_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.74, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.75, 8;
T_3.74 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.75, 8;
 ; End of false expr.
    %blend;
T_3.75;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.24;
T_3.10 ;
    %load/vec4 v0x12b6c4130_0;
    %load/vec4 v0x12b6c40a0_0;
    %and;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.24;
T_3.11 ;
    %load/vec4 v0x12b6c4130_0;
    %load/vec4 v0x12b6c40a0_0;
    %or;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.24;
T_3.12 ;
    %load/vec4 v0x12b6c4130_0;
    %load/vec4 v0x12b6c40a0_0;
    %xor;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x12b6c40a0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b6c42e0_0, 0, 32;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x12b6c3e30_0;
    %load/vec4 v0x12b6c3f80_0;
    %add;
    %store/vec4 v0x12b6c38a0_0, 0, 32;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x12b6c3e30_0;
    %load/vec4 v0x12b6c3f80_0;
    %add;
    %store/vec4 v0x12b6c38a0_0, 0, 32;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x12b6c3e30_0;
    %load/vec4 v0x12b6c3f80_0;
    %add;
    %store/vec4 v0x12b6c38a0_0, 0, 32;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x12b6c3e30_0;
    %load/vec4 v0x12b6c3f80_0;
    %add;
    %store/vec4 v0x12b6c38a0_0, 0, 32;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x12b6c3e30_0;
    %load/vec4 v0x12b6c3f80_0;
    %add;
    %store/vec4 v0x12b6c38a0_0, 0, 32;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x12b6c3e30_0;
    %load/vec4 v0x12b6c3f80_0;
    %add;
    %store/vec4 v0x12b6c38a0_0, 0, 32;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x12b6c3e30_0;
    %load/vec4 v0x12b6c3f80_0;
    %add;
    %store/vec4 v0x12b6c38a0_0, 0, 32;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x12b6c3e30_0;
    %load/vec4 v0x12b6c3f80_0;
    %add;
    %store/vec4 v0x12b6c38a0_0, 0, 32;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x12b6c3e30_0;
    %load/vec4 v0x12b6c3f80_0;
    %add;
    %store/vec4 v0x12b6c38a0_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0x12b6c3e30_0;
    %load/vec4 v0x12b6c3f80_0;
    %add;
    %store/vec4 v0x12b6c38a0_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %load/vec4 v0x12b6c42e0_0;
    %store/vec4 v0x12b6c3cf0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12b6c4430;
T_4 ;
    %wait E_0x12b6c4670;
    %load/vec4 v0x12b6c48f0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x12b6c4b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x12b6c4b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x12b6c4b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x12b6c4b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x12b6c4820_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x12b6c4b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x12b6c4a80_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x12b6c4a80_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x12b6c4a80_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x12b6c4b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c4a80_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c4a80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x12b6c4780_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12b6c4a80_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c4990_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12b6c5e00;
T_5 ;
    %wait E_0x12b6ac3b0;
    %load/vec4 v0x12b6c63e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b6c6110_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12b6c6310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12b6c61a0_0;
    %assign/vec4 v0x12b6c6110_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12b6c56f0;
T_6 ;
    %wait E_0x12b6ac3b0;
    %load/vec4 v0x12b6c5ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b6c59e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12b6c5c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x12b6c5a90_0;
    %assign/vec4 v0x12b6c59e0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12b6c4c60;
T_7 ;
    %wait E_0x12b6c4ea0;
    %load/vec4 v0x12b6c5300_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12b6c54f0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b6c5620_0, 4, 8;
    %load/vec4 v0x12b6c54f0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b6c5620_0, 4, 8;
    %load/vec4 v0x12b6c54f0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b6c5620_0, 4, 8;
    %load/vec4 v0x12b6c54f0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b6c5620_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x12b6c5300_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x12b6c5070_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x12b6c5390_0;
    %load/vec4 v0x12b6c5130_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c5620_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x12b6c5130_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12b6c5390_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c5130_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x12b6c5620_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x12b6c5130_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12b6c5390_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c5130_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c5620_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x12b6c5130_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x12b6c5390_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c5620_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x12b6c5300_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x12b6c5070_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x12b6c5440_0;
    %load/vec4 v0x12b6c5130_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c5620_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x12b6c5130_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12b6c5440_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c5620_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12b6c2890;
T_8 ;
    %wait E_0x12b6c2c20;
    %load/vec4 v0x12b6ccf90_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x12b6ccc10_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12b6cc810_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12b6c2890;
T_9 ;
    %wait E_0x12b6c2460;
    %load/vec4 v0x12b6cc400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12b6ccb70_0;
    %load/vec4 v0x12b6cc540_0;
    %add;
    %store/vec4 v0x12b6cd880_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x12b6cd100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x12b6ccb70_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12b6cd030_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12b6cd880_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x12b6cd1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x12b6cda70_0;
    %store/vec4 v0x12b6cd880_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x12b6ccb70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x12b6cd880_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x12b6c2890;
T_10 ;
    %wait E_0x12b6ac3b0;
    %load/vec4 v0x12b6cc660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12b6ce130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12b6cc780_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x12b6ccb70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12b6cc6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b6ce530_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x12b6cc6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x12b6ce530_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12b6ce530_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x12b6ce530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b6ce530_0, 0;
    %load/vec4 v0x12b6ccb70_0;
    %assign/vec4 v0x12b6cc780_0, 0;
    %load/vec4 v0x12b6cd880_0;
    %assign/vec4 v0x12b6ccb70_0, 0;
    %load/vec4 v0x12b6cc780_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b6cc6f0_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12b698850;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6ce8e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12b6ce8e0_0;
    %inv;
    %store/vec4 v0x12b6ce8e0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x12b698850;
T_12 ;
    %fork t_1, S_0x12b6c1f20;
    %jmp t_0;
    .scope S_0x12b6c1f20;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b6cf000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b6ce9f0_0, 0, 1;
    %wait E_0x12b6ac3b0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b6cf000_0, 0, 1;
    %wait E_0x12b6ac3b0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12b6c2260_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x12b6ceba0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x12b6c24c0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12b6c2570_0, 0, 5;
    %load/vec4 v0x12b6c2260_0;
    %store/vec4 v0x12b6c2620_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12b6c2320_0, 0, 16;
    %load/vec4 v0x12b6c24c0_0;
    %load/vec4 v0x12b6c2570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c2620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c2320_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c23d0_0, 0, 32;
    %load/vec4 v0x12b6c23d0_0;
    %store/vec4 v0x12b6ceea0_0, 0, 32;
    %load/vec4 v0x12b6ceba0_0;
    %load/vec4 v0x12b6c2260_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x12b6ceba0_0, 0, 32;
    %wait E_0x12b6ac3b0;
    %delay 2, 0;
    %load/vec4 v0x12b6cec30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x12b6ceb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x12b6c2260_0;
    %addi 1, 0, 5;
    %store/vec4 v0x12b6c2260_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12b6c2260_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x12b6c24c0_0, 0, 6;
    %load/vec4 v0x12b6c2260_0;
    %store/vec4 v0x12b6c2570_0, 0, 5;
    %load/vec4 v0x12b6c2260_0;
    %addi 15, 0, 5;
    %store/vec4 v0x12b6c2620_0, 0, 5;
    %load/vec4 v0x12b6c2260_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x12b6c2320_0, 0, 16;
    %load/vec4 v0x12b6c24c0_0;
    %load/vec4 v0x12b6c2570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c2620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c2320_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c23d0_0, 0, 32;
    %load/vec4 v0x12b6c23d0_0;
    %store/vec4 v0x12b6ceea0_0, 0, 32;
    %wait E_0x12b6ac3b0;
    %delay 2, 0;
    %load/vec4 v0x12b6c2260_0;
    %addi 1, 0, 5;
    %store/vec4 v0x12b6c2260_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12b6c2260_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x12b6c26d0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x12b6c24c0_0, 0, 6;
    %load/vec4 v0x12b6c2260_0;
    %addi 15, 0, 5;
    %store/vec4 v0x12b6c2570_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12b6c2620_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12b6c2320_0, 0, 16;
    %load/vec4 v0x12b6c24c0_0;
    %load/vec4 v0x12b6c2570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c2620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b6c2320_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c23d0_0, 0, 32;
    %load/vec4 v0x12b6c23d0_0;
    %store/vec4 v0x12b6ceea0_0, 0, 32;
    %wait E_0x12b6ac3b0;
    %delay 2, 0;
    %load/vec4 v0x12b6c2260_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x12b6c27e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12b6c27e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b6c20f0_0, 0, 32;
    %vpi_call/w 7 127 "$display", "%b", v0x12b6c20f0_0 {0 0 0};
    %load/vec4 v0x12b6c26d0_0;
    %load/vec4 v0x12b6c2260_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x12b6c26d0_0, 0, 32;
    %load/vec4 v0x12b6c26d0_0;
    %load/vec4 v0x12b6c20f0_0;
    %xor;
    %store/vec4 v0x12b6c21b0_0, 0, 32;
    %load/vec4 v0x12b6cef30_0;
    %load/vec4 v0x12b6c21b0_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 7 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x12b6c21b0_0, v0x12b6cef30_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x12b6c2260_0;
    %addi 1, 0, 5;
    %store/vec4 v0x12b6c2260_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12b698850;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/xori_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
