5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (static1.vcd) 2 -o (static1.cdd) 2 -v (static1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 static1.v 1 17 1
2 1 0 6 200023 1 41004 0 0 1 16 0 0
2 2 0 6 19001c 1 61004 0 0 1 16 0 0
2 3 0 6 120015 1 1004 0 0 1 16 0 0
2 4 0 6 b000e 1 21004 0 0 1 16 0 0
2 5 6 6 b0015 1 1044 3 4 1 18 0 1 1 0 0 0
2 6 6 6 b001c 1 1044 2 5 1 18 0 1 1 0 0 0
2 7 6 6 b0023 1 1044 1 6 1 18 0 1 1 0 0 0
2 8 1 6 70007 0 1410 0 0 1 1 a
2 9 35 6 70023 2 6 7 8
1 a 1 3 60009 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 4 70009 1 0 0 0 1 17 0 1 0 0 0 0
4 9 6 7 f 9 9 9
3 1 main.$u0 "main.$u0" 0 static1.v 0 15 1
