Analysis & Synthesis Status : Successful - Mon Oct 05 19:35:38 2020
Quartus II Version : 8.1 Build 163 10/28/2008 SJ Web Edition
Revision Name : sr_latch
Top-level Entity Name : sr_latch
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 5
    Dedicated logic registers : 0
Total registers : 0
Total pins : 5
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
