Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1b8bd39790a345629db8c1cda2b91569 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot System_sim_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.System_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "System_sim_time_synth.sdf", for root module "System_sim/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "System_sim_time_synth.sdf", for root module "System_sim/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.SlowClock
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.REG_3_BIT
Compiling module xil_defaultlib.REG_4_BIT
Compiling module xil_defaultlib.REG_4_BIT_0
Compiling module xil_defaultlib.REG_4_BIT_1
Compiling module xil_defaultlib.REG_4_BIT_2
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.NanoProcessor
Compiling module xil_defaultlib.System
Compiling architecture behavioral of entity xil_defaultlib.system_sim
Built simulation snapshot System_sim_time_synth
