

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Sun Dec  4 03:43:12 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    2|  4291635|    3|  4291636|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- L_svd_calc_off_c  |  1839276|  1839276|        19|          6|          1|  306544|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 1
  Pipeline-0: II = 6, D = 19, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (p_Val2_5 == 3)
	22  / (p_Val2_5 == 1) | (p_Val2_5 == 2)
	23  / (p_Val2_5 != 1 & p_Val2_5 != 2 & p_Val2_5 != 3)
3 --> 
	23  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	3  / true
22 --> 
	23  / (p_Val2_5 == 1) | (p_Val2_5 == 2)
23 --> 
* FSM state operations: 

 <State 1>: 7.46ns
ST_1: tmp_28 [1/1] 4.38ns
_ifconv:5  %tmp_28 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_1: p_Val2_s [1/1] 0.00ns
_ifconv:6  %p_Val2_s = bitcast float %tmp_28 to i32

ST_1: p_Result_s [1/1] 0.00ns
_ifconv:7  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

ST_1: loc_V [1/1] 0.00ns
_ifconv:8  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_1: loc_V_1 [1/1] 0.00ns
_ifconv:9  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_1: tmp_i_i_i_cast1 [1/1] 0.00ns
_ifconv:12  %tmp_i_i_i_cast1 = zext i8 %loc_V to i9

ST_1: sh_assign [1/1] 1.72ns
_ifconv:13  %sh_assign = add i9 -127, %tmp_i_i_i_cast1

ST_1: isNeg [1/1] 0.00ns
_ifconv:14  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_1: tmp_17_i_i [1/1] 1.72ns
_ifconv:15  %tmp_17_i_i = sub i8 127, %loc_V

ST_1: tmp_17_i_i_cast [1/1] 0.00ns
_ifconv:16  %tmp_17_i_i_cast = sext i8 %tmp_17_i_i to i9

ST_1: sh_assign_1 [1/1] 1.37ns
_ifconv:17  %sh_assign_1 = select i1 %isNeg, i9 %tmp_17_i_i_cast, i9 %sh_assign


 <State 2>: 8.47ns
ST_2: empty [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: empty_10 [1/1] 0.00ns
_ifconv:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_37 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_in_V), !map !224

ST_2: stg_38 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_out_V), !map !230

ST_2: stg_39 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_2: p_Result_1 [1/1] 0.00ns
_ifconv:10  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_2: tmp_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:11  %tmp_i_i = zext i24 %p_Result_1 to i78

ST_2: sh_assign_1_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:18  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_2: sh_assign_1_cast_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:19  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_2: tmp_18_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:20  %tmp_18_i_i = zext i32 %sh_assign_1_cast to i78

ST_2: tmp_19_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:21  %tmp_19_i_i = lshr i24 %p_Result_1, %sh_assign_1_cast_cast

ST_2: tmp_21_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:22  %tmp_21_i_i = shl i78 %tmp_i_i, %tmp_18_i_i

ST_2: tmp [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:23  %tmp = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_19_i_i, i32 23)

ST_2: tmp_s [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:24  %tmp_s = zext i1 %tmp to i32

ST_2: tmp_7 [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:25  %tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_21_i_i, i32 23, i32 54)

ST_2: p_Val2_3 [1/1] 2.78ns (out node of the LUT)
_ifconv:26  %p_Val2_3 = select i1 %isNeg, i32 %tmp_s, i32 %tmp_7

ST_2: p_Val2_8_i_i [1/1] 2.44ns
_ifconv:27  %p_Val2_8_i_i = sub i32 0, %p_Val2_3

ST_2: p_Val2_5 [1/1] 1.37ns
_ifconv:28  %p_Val2_5 = select i1 %p_Result_s, i32 %p_Val2_8_i_i, i32 %p_Val2_3

ST_2: stg_53 [1/1] 1.88ns
_ifconv:29  switch i32 %p_Val2_5, label %._crit_edge [
    i32 1, label %0
    i32 2, label %1
    i32 3, label %.preheader.i
  ]

ST_2: stg_54 [2/2] 0.00ns
:0  call fastcc void @dut_update_off_diag_r(float* %strm_in_V, float* %strm_out_V)

ST_2: stg_55 [2/2] 0.00ns
:0  call fastcc void @dut_calc_svd(float* %strm_in_V, float* %strm_out_V)


 <State 3>: 2.33ns
ST_3: indvar_flatten [1/1] 0.00ns
.preheader.i:0  %indvar_flatten = phi i19 [ %indvar_flatten_next, %.preheader ], [ 0, %_ifconv ]

ST_3: exitcond_flatten [1/1] 2.33ns
.preheader.i:1  %exitcond_flatten = icmp eq i19 %indvar_flatten, -217744

ST_3: indvar_flatten_next [1/1] 2.08ns
.preheader.i:2  %indvar_flatten_next = add i19 %indvar_flatten, 1

ST_3: stg_59 [1/1] 0.00ns
.preheader.i:3  br i1 %exitcond_flatten, label %._crit_edge, label %.preheader


 <State 4>: 4.38ns
ST_4: tmp_29 [1/1] 4.38ns
.preheader:5  %tmp_29 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 5>: 4.38ns
ST_5: tmp_30 [1/1] 4.38ns
.preheader:6  %tmp_30 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 6>: 4.38ns
ST_6: tmp_31 [1/1] 4.38ns
.preheader:7  %tmp_31 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 7>: 4.38ns
ST_7: tmp_32 [1/1] 4.38ns
.preheader:8  %tmp_32 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 8>: 4.38ns
ST_8: tmp_33 [1/1] 4.38ns
.preheader:9  %tmp_33 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 9>: 5.70ns
ST_9: tmp_34 [1/1] 4.38ns
.preheader:10  %tmp_34 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_9: tmp_i_i_12 [4/4] 5.70ns
.preheader:11  %tmp_i_i_12 = fmul float %tmp_29, %tmp_33


 <State 10>: 5.70ns
ST_10: tmp_i_i_12 [3/4] 5.70ns
.preheader:11  %tmp_i_i_12 = fmul float %tmp_29, %tmp_33

ST_10: tmp_3_i_i [4/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_31, %tmp_34


 <State 11>: 5.70ns
ST_11: tmp_i_i_12 [2/4] 5.70ns
.preheader:11  %tmp_i_i_12 = fmul float %tmp_29, %tmp_33

ST_11: tmp_3_i_i [3/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_31, %tmp_34

ST_11: tmp_i10_i [4/4] 5.70ns
.preheader:14  %tmp_i10_i = fmul float %tmp_30, %tmp_33


 <State 12>: 5.70ns
ST_12: tmp_i_i_12 [1/4] 5.70ns
.preheader:11  %tmp_i_i_12 = fmul float %tmp_29, %tmp_33

ST_12: tmp_3_i_i [2/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_31, %tmp_34

ST_12: tmp_i10_i [3/4] 5.70ns
.preheader:14  %tmp_i10_i = fmul float %tmp_30, %tmp_33

ST_12: tmp_3_i11_i [4/4] 5.70ns
.preheader:15  %tmp_3_i11_i = fmul float %tmp_32, %tmp_34


 <State 13>: 5.70ns
ST_13: tmp_3_i_i [1/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_31, %tmp_34

ST_13: tmp_i10_i [2/4] 5.70ns
.preheader:14  %tmp_i10_i = fmul float %tmp_30, %tmp_33

ST_13: tmp_3_i11_i [3/4] 5.70ns
.preheader:15  %tmp_3_i11_i = fmul float %tmp_32, %tmp_34


 <State 14>: 7.26ns
ST_14: tmp_26 [5/5] 7.26ns
.preheader:13  %tmp_26 = fadd float %tmp_i_i_12, %tmp_3_i_i

ST_14: tmp_i10_i [1/4] 5.70ns
.preheader:14  %tmp_i10_i = fmul float %tmp_30, %tmp_33

ST_14: tmp_3_i11_i [2/4] 5.70ns
.preheader:15  %tmp_3_i11_i = fmul float %tmp_32, %tmp_34


 <State 15>: 7.26ns
ST_15: tmp_26 [4/5] 7.26ns
.preheader:13  %tmp_26 = fadd float %tmp_i_i_12, %tmp_3_i_i

ST_15: tmp_3_i11_i [1/4] 5.70ns
.preheader:15  %tmp_3_i11_i = fmul float %tmp_32, %tmp_34


 <State 16>: 7.26ns
ST_16: tmp_26 [3/5] 7.26ns
.preheader:13  %tmp_26 = fadd float %tmp_i_i_12, %tmp_3_i_i

ST_16: tmp_27 [5/5] 7.26ns
.preheader:16  %tmp_27 = fadd float %tmp_i10_i, %tmp_3_i11_i


 <State 17>: 7.26ns
ST_17: tmp_26 [2/5] 7.26ns
.preheader:13  %tmp_26 = fadd float %tmp_i_i_12, %tmp_3_i_i

ST_17: tmp_27 [4/5] 7.26ns
.preheader:16  %tmp_27 = fadd float %tmp_i10_i, %tmp_3_i11_i


 <State 18>: 7.26ns
ST_18: tmp_26 [1/5] 7.26ns
.preheader:13  %tmp_26 = fadd float %tmp_i_i_12, %tmp_3_i_i

ST_18: tmp_27 [3/5] 7.26ns
.preheader:16  %tmp_27 = fadd float %tmp_i10_i, %tmp_3_i11_i


 <State 19>: 7.26ns
ST_19: tmp_27 [2/5] 7.26ns
.preheader:16  %tmp_27 = fadd float %tmp_i10_i, %tmp_3_i11_i

ST_19: stg_91 [1/1] 4.38ns
.preheader:17  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_26)


 <State 20>: 7.26ns
ST_20: tmp_27 [1/5] 7.26ns
.preheader:16  %tmp_27 = fadd float %tmp_i10_i, %tmp_3_i11_i


 <State 21>: 4.38ns
ST_21: stg_93 [1/1] 0.00ns
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_svd_calc_off_c_str)

ST_21: empty_11 [1/1] 0.00ns
.preheader:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 306544, i64 306544, i64 306544)

ST_21: stg_95 [1/1] 0.00ns
.preheader:2  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1805) nounwind

ST_21: tmp_32_i [1/1] 0.00ns
.preheader:3  %tmp_32_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1805)

ST_21: stg_97 [1/1] 0.00ns
.preheader:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_21: stg_98 [1/1] 4.38ns
.preheader:18  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_27)

ST_21: empty_13 [1/1] 0.00ns
.preheader:19  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1805, i32 %tmp_32_i)

ST_21: stg_100 [1/1] 0.00ns
.preheader:20  br label %.preheader.i


 <State 22>: 0.00ns
ST_22: stg_101 [1/2] 0.00ns
:0  call fastcc void @dut_update_off_diag_r(float* %strm_in_V, float* %strm_out_V)

ST_22: stg_102 [1/1] 0.00ns
:1  br label %._crit_edge

ST_22: stg_103 [1/2] 0.00ns
:0  call fastcc void @dut_calc_svd(float* %strm_in_V, float* %strm_out_V)

ST_22: stg_104 [1/1] 0.00ns
:1  br label %._crit_edge


 <State 23>: 0.00ns
ST_23: stg_105 [1/1] 0.00ns
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_28                (read             ) [ 000000000000000000000000]
p_Val2_s              (bitcast          ) [ 000000000000000000000000]
p_Result_s            (bitselect        ) [ 001000000000000000000000]
loc_V                 (partselect       ) [ 000000000000000000000000]
loc_V_1               (trunc            ) [ 001000000000000000000000]
tmp_i_i_i_cast1       (zext             ) [ 000000000000000000000000]
sh_assign             (add              ) [ 000000000000000000000000]
isNeg                 (bitselect        ) [ 001000000000000000000000]
tmp_17_i_i            (sub              ) [ 000000000000000000000000]
tmp_17_i_i_cast       (sext             ) [ 000000000000000000000000]
sh_assign_1           (select           ) [ 001000000000000000000000]
empty                 (specinterface    ) [ 000000000000000000000000]
empty_10              (specinterface    ) [ 000000000000000000000000]
stg_37                (specbitsmap      ) [ 000000000000000000000000]
stg_38                (specbitsmap      ) [ 000000000000000000000000]
stg_39                (spectopmodule    ) [ 000000000000000000000000]
p_Result_1            (bitconcatenate   ) [ 000000000000000000000000]
tmp_i_i               (zext             ) [ 000000000000000000000000]
sh_assign_1_cast      (sext             ) [ 000000000000000000000000]
sh_assign_1_cast_cast (sext             ) [ 000000000000000000000000]
tmp_18_i_i            (zext             ) [ 000000000000000000000000]
tmp_19_i_i            (lshr             ) [ 000000000000000000000000]
tmp_21_i_i            (shl              ) [ 000000000000000000000000]
tmp                   (bitselect        ) [ 000000000000000000000000]
tmp_s                 (zext             ) [ 000000000000000000000000]
tmp_7                 (partselect       ) [ 000000000000000000000000]
p_Val2_3              (select           ) [ 000000000000000000000000]
p_Val2_8_i_i          (sub              ) [ 000000000000000000000000]
p_Val2_5              (select           ) [ 001111111111111111111110]
stg_53                (switch           ) [ 001111111111111111111100]
indvar_flatten        (phi              ) [ 000100000000000000000000]
exitcond_flatten      (icmp             ) [ 000111111111111111111100]
indvar_flatten_next   (add              ) [ 001111111111111111111100]
stg_59                (br               ) [ 000000000000000000000000]
tmp_29                (read             ) [ 000111111111100000000000]
tmp_30                (read             ) [ 000111111111111000000000]
tmp_31                (read             ) [ 000111111111110000000000]
tmp_32                (read             ) [ 000111111111111100000000]
tmp_33                (read             ) [ 000111111111111000000000]
tmp_34                (read             ) [ 000111111011111100000000]
tmp_i_i_12            (fmul             ) [ 000111111000011111100000]
tmp_3_i_i             (fmul             ) [ 000111101000001111100000]
tmp_i10_i             (fmul             ) [ 000111111000000111111000]
tmp_3_i11_i           (fmul             ) [ 000011111000000011111000]
tmp_26                (fadd             ) [ 000000010000000000010000]
stg_91                (write            ) [ 000000000000000000000000]
tmp_27                (fadd             ) [ 000100000000000000000100]
stg_93                (specloopname     ) [ 000000000000000000000000]
empty_11              (speclooptripcount) [ 000000000000000000000000]
stg_95                (specloopname     ) [ 000000000000000000000000]
tmp_32_i              (specregionbegin  ) [ 000000000000000000000000]
stg_97                (specpipeline     ) [ 000000000000000000000000]
stg_98                (write            ) [ 000000000000000000000000]
empty_13              (specregionend    ) [ 000000000000000000000000]
stg_100               (br               ) [ 001111111111111111111100]
stg_101               (call             ) [ 000000000000000000000000]
stg_102               (br               ) [ 000000000000000000000000]
stg_103               (call             ) [ 000000000000000000000000]
stg_104               (br               ) [ 000000000000000000000000]
stg_105               (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i78.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_update_off_diag_r"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_calc_svd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_svd_calc_off_c_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="grp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_28/1 tmp_29/4 tmp_30/5 tmp_31/6 tmp_32/7 tmp_33/8 tmp_34/9 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="1"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_91/19 stg_98/21 "/>
</bind>
</comp>

<comp id="101" class="1005" name="indvar_flatten_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="19" slack="1"/>
<pin id="103" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="indvar_flatten_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="19" slack="0"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="1" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_dut_calc_svd_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_55/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_dut_update_off_diag_r_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_54/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="2"/>
<pin id="130" dir="0" index="1" bw="32" slack="1"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_26/14 tmp_27/16 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="4"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_12/9 tmp_3_i_i/10 tmp_i10_i/11 tmp_3_i11_i/12 "/>
</bind>
</comp>

<comp id="136" class="1005" name="reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 tmp_27 "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_Val2_s_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_Result_s_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="6" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="loc_V_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="0" index="3" bw="6" slack="0"/>
<pin id="158" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="loc_V_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_i_i_i_cast1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sh_assign_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="0"/>
<pin id="174" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="isNeg_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="9" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_17_i_i_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17_i_i/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_17_i_i_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17_i_i_cast/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sh_assign_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="0"/>
<pin id="198" dir="0" index="2" bw="9" slack="0"/>
<pin id="199" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_Result_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="24" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="23" slack="1"/>
<pin id="207" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_i_i_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="24" slack="0"/>
<pin id="212" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sh_assign_1_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sh_assign_1_cast_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="1"/>
<pin id="219" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast_cast/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_18_i_i_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="0"/>
<pin id="222" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_i_i/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_19_i_i_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="24" slack="0"/>
<pin id="226" dir="0" index="1" bw="9" slack="0"/>
<pin id="227" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_19_i_i/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_21_i_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="24" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_21_i_i/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="24" slack="0"/>
<pin id="239" dir="0" index="2" bw="6" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_s_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_7_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="78" slack="0"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="0" index="3" bw="7" slack="0"/>
<pin id="253" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_Val2_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_Val2_8_i_i_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_8_i_i/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_Val2_5_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="32" slack="0"/>
<pin id="275" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="exitcond_flatten_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="19" slack="0"/>
<pin id="280" dir="0" index="1" bw="19" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="indvar_flatten_next_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="19" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/3 "/>
</bind>
</comp>

<comp id="290" class="1005" name="p_Result_s_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="295" class="1005" name="loc_V_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="23" slack="1"/>
<pin id="297" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="isNeg_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="305" class="1005" name="sh_assign_1_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="1"/>
<pin id="307" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="p_Val2_5_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="315" class="1005" name="exitcond_flatten_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="319" class="1005" name="indvar_flatten_next_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="19" slack="0"/>
<pin id="321" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="324" class="1005" name="tmp_29_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="5"/>
<pin id="326" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_30_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="6"/>
<pin id="331" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="334" class="1005" name="tmp_31_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="4"/>
<pin id="336" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_32_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="5"/>
<pin id="341" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_33_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="349" class="1005" name="tmp_34_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_i_i_12_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="2"/>
<pin id="356" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_i_12 "/>
</bind>
</comp>

<comp id="359" class="1005" name="tmp_3_i_i_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i_i "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_i10_i_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="2"/>
<pin id="366" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i10_i "/>
</bind>
</comp>

<comp id="369" class="1005" name="tmp_3_i11_i_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i11_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="66" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="60" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="117"><net_src comp="58" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="56" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="139"><net_src comp="128" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="144"><net_src comp="88" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="141" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="166"><net_src comp="141" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="153" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="171" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="153" pin="4"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="177" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="171" pin="2"/><net_sink comp="195" pin=2"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="223"><net_src comp="214" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="203" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="217" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="210" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="220" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="224" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="230" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="263"><net_src comp="244" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="248" pin="4"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="258" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="265" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="258" pin="3"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="105" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="62" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="105" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="145" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="298"><net_src comp="163" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="303"><net_src comp="177" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="308"><net_src comp="195" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="314"><net_src comp="271" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="278" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="284" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="327"><net_src comp="88" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="332"><net_src comp="88" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="337"><net_src comp="88" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="342"><net_src comp="88" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="347"><net_src comp="88" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="352"><net_src comp="88" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="357"><net_src comp="132" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="362"><net_src comp="132" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="367"><net_src comp="132" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="372"><net_src comp="132" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="128" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V | {2 19 21 22 }
 - Input state : 
	Port: dut : strm_in_V | {1 2 4 5 6 7 8 9 22 }
  - Chain level:
	State 1
		p_Result_s : 1
		loc_V : 1
		loc_V_1 : 1
		tmp_i_i_i_cast1 : 2
		sh_assign : 3
		isNeg : 4
		tmp_17_i_i : 2
		tmp_17_i_i_cast : 3
		sh_assign_1 : 5
	State 2
		tmp_i_i : 1
		tmp_18_i_i : 1
		tmp_19_i_i : 1
		tmp_21_i_i : 2
		tmp : 2
		tmp_s : 3
		tmp_7 : 3
		p_Val2_3 : 4
		p_Val2_8_i_i : 5
		p_Val2_5 : 6
		stg_53 : 7
	State 3
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_59 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		empty_13 : 1
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   |      grp_dut_calc_svd_fu_112     |    49   |  34.266 |   6527  |   8711  |
|          | grp_dut_update_off_diag_r_fu_120 |    5    |  7.756  |   1091  |   897   |
|----------|----------------------------------|---------|---------|---------|---------|
|   fadd   |            grp_fu_128            |    2    |    0    |   205   |   390   |
|----------|----------------------------------|---------|---------|---------|---------|
|   fmul   |            grp_fu_132            |    3    |    0    |   143   |   321   |
|----------|----------------------------------|---------|---------|---------|---------|
|    shl   |         tmp_21_i_i_fu_230        |    0    |    0    |    0    |    88   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        sh_assign_1_fu_195        |    0    |    0    |    0    |    9    |
|  select  |          p_Val2_3_fu_258         |    0    |    0    |    0    |    32   |
|          |          p_Val2_5_fu_271         |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|
|   lshr   |         tmp_19_i_i_fu_224        |    0    |    0    |    0    |    63   |
|----------|----------------------------------|---------|---------|---------|---------|
|    sub   |         tmp_17_i_i_fu_185        |    0    |    0    |    0    |    8    |
|          |        p_Val2_8_i_i_fu_265       |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|
|    add   |         sh_assign_fu_171         |    0    |    0    |    0    |    8    |
|          |    indvar_flatten_next_fu_284    |    0    |    0    |    0    |    19   |
|----------|----------------------------------|---------|---------|---------|---------|
|   icmp   |      exitcond_flatten_fu_278     |    0    |    0    |    0    |    7    |
|----------|----------------------------------|---------|---------|---------|---------|
|   read   |          grp_read_fu_88          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   write  |          grp_write_fu_94         |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         p_Result_s_fu_145        |    0    |    0    |    0    |    0    |
| bitselect|           isNeg_fu_177           |    0    |    0    |    0    |    0    |
|          |            tmp_fu_236            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|partselect|           loc_V_fu_153           |    0    |    0    |    0    |    0    |
|          |           tmp_7_fu_248           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   trunc  |          loc_V_1_fu_163          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |      tmp_i_i_i_cast1_fu_167      |    0    |    0    |    0    |    0    |
|   zext   |          tmp_i_i_fu_210          |    0    |    0    |    0    |    0    |
|          |         tmp_18_i_i_fu_220        |    0    |    0    |    0    |    0    |
|          |           tmp_s_fu_244           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |      tmp_17_i_i_cast_fu_191      |    0    |    0    |    0    |    0    |
|   sext   |      sh_assign_1_cast_fu_214     |    0    |    0    |    0    |    0    |
|          |   sh_assign_1_cast_cast_fu_217   |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|bitconcatenate|         p_Result_1_fu_203        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    59   |  42.022 |   7966  |  10617  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  exitcond_flatten_reg_315 |    1   |
|indvar_flatten_next_reg_319|   19   |
|   indvar_flatten_reg_101  |   19   |
|       isNeg_reg_300       |    1   |
|      loc_V_1_reg_295      |   23   |
|     p_Result_s_reg_290    |    1   |
|      p_Val2_5_reg_311     |   32   |
|          reg_136          |   32   |
|    sh_assign_1_reg_305    |    9   |
|       tmp_29_reg_324      |   32   |
|       tmp_30_reg_329      |   32   |
|       tmp_31_reg_334      |   32   |
|       tmp_32_reg_339      |   32   |
|       tmp_33_reg_344      |   32   |
|       tmp_34_reg_349      |   32   |
|    tmp_3_i11_i_reg_369    |   32   |
|     tmp_3_i_i_reg_359     |   32   |
|     tmp_i10_i_reg_364     |   32   |
|     tmp_i_i_12_reg_354    |   32   |
+---------------------------+--------+
|           Total           |   457  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_128 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_128 |  p1  |   2  |  32  |   64   ||    32   |
| grp_fu_132 |  p0  |   4  |  32  |   128  ||    32   |
| grp_fu_132 |  p1  |   2  |  32  |   64   ||    32   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   320  ||  6.284  ||   128   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   59   |   42   |  7966  |  10617 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   128  |
|  Register |    -   |    -   |   457  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   59   |   48   |  8423  |  10745 |
+-----------+--------+--------+--------+--------+
