# 100 Days RTL Design Challenge ğŸš€ğŸ›ï¸

Welcome to the **100 RTL Design Challenge** â€” a journey to master RTL (Register Transfer Level) design by coding and verifying a new RTL module **every day for 100 days**!

---

## ğŸ¯ Goal

- Build strong, practical skills in RTL design and verification.
- Gain hands-on experience writing **Verilog** code and testbenches.
- Learn synthesis, simulation, and timing analysis.
- Become proficient with industry-standard tools: **Cadence Virtuoso**, **Xilinx Vivado**, and more.
- Prepare for careers in FPGA, ASIC design, and hardware verification.

---

## ğŸ“‚ Whatâ€™s Inside

- **Daily Verilog RTL modules** covering a wide range of digital design concepts.
- Comprehensive **testbenches** to verify each design.
- **Synthesis scripts and reports** for each module (where applicable).
- Organized folders for each day/module with clear naming conventions.
- Documentation and notes explaining design decisions and challenges.

---

## âš™ï¸ Tools Used

- **Cadence Virtuoso** for analog/mixed-signal and custom layout-related RTL.
- **Xilinx Vivado** for FPGA synthesis, implementation, and simulation.
- **ModelSim / QuestaSim** for RTL simulation and waveform analysis.
- **GTKWave** for viewing waveform dumps (`.vcd` files).

---

## ğŸ”¥ Challenge Highlights

- Modules include combinational logic, sequential circuits, finite state machines, arithmetic units, memory elements, and more.
- Emphasis on good coding style, modular design, and testbench robustness.
- Focus on real-world problem solving with RTL.

---

## ğŸš€ How to Use This Repository

1. **Browse** the daily folders to explore individual RTL designs.
2. **Simulate** using the provided testbenches.
3. **Synthesize** using Vivado or Cadence scripts (where included).
4. **Modify** and extend designs to deepen your understanding.
5. **Contribute** by suggesting new module ideas or improving testbenches.

---

## ğŸ“š Learning Resources

- [Verilog Tutorial by ASIC World](http://asic-world.com/verilog/)
- [Xilinx Vivado User Guide](https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0002-vivado-design-hub.html)
- [Digital Design and Computer Architecture Book](https://www.amazon.com/Digital-Design-Computer-Architecture-Second/dp/0123944244)

---

## ğŸ™Œ Contributions & Feedback

Contributions and feedback are welcome! Feel free to open issues or pull requests to:

- Report bugs or errors
- Suggest RTL modules or testbench improvements
- Share your own solutions or optimizations

---

## Contact

Made with â¤ï¸ by Chandrakiran G  
[My LinkedIn](https://www.linkedin.com/in/chandrakiran-g-409816257/) 

---

Letâ€™s master RTL design together! ğŸš€ğŸ›ï¸
