Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a462cb3f08ac4f2fa335eebb09329204 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tlb_translation_tb_behav xil_defaultlib.tlb_translation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/MMU/Verilog_Implementation/MMU.srcs/sources_1/new/TLB_Translation.v" Line 1. Module TLB_Translation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MMU/Verilog_Implementation/MMU.srcs/sources_1/new/CAM.v" Line 1. Module CAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MMU/Verilog_Implementation/MMU.srcs/sources_1/new/RAM.v" Line 1. Module RAM(DATA_WIDTH=20,ADDR_WIDTH=6,PATH="TLB_RAM.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MMU/Verilog_Implementation/MMU.srcs/sources_1/new/TLB_Translation.v" Line 1. Module TLB_Translation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MMU/Verilog_Implementation/MMU.srcs/sources_1/new/CAM.v" Line 1. Module CAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MMU/Verilog_Implementation/MMU.srcs/sources_1/new/RAM.v" Line 1. Module RAM(DATA_WIDTH=20,ADDR_WIDTH=6,PATH="TLB_RAM.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CAM
Compiling module xil_defaultlib.RAM(DATA_WIDTH=20,ADDR_WIDTH=6,P...
Compiling module xil_defaultlib.TLB_Translation
Compiling module xil_defaultlib.tlb_translation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tlb_translation_tb_behav
