Record=SubProject|ProjectPath=LCD\LCD.PrjEmb
Record=TopLevelDocument|FileName=FPGA_Memec_Virtex4_FX12_LC_Rev1_Board.SchDoc
Record=NEXUS_CORE|ComponentDesignator=P1|BaseComponentDesignator=P1|DocumentName=FPGA_Memec_Virtex4_FX12_LC_Rev1_Board.SchDoc|LibraryReference=TSK3000A|SubProjectPath=LCD\LCD.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=MNBBJQUR|Description=TSK3000A OCD Microprocessor|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=TSK3000A|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=16|ComponentLink2Description=Embedded &Tools Guide|ComponentLink2URL=GU0111 Using the TSK3000 Embedded Tools.pdf|ComponentLink3Description=Embedded T&echnical References|ComponentLink3URL=TR0109 TSK3000 Embedded Tools Reference.pdf|ConfigurationParameters={}Option_Processor[0]{}Option_Memory[3]{}Option_MDU[0]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf#page=6|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK3000A|Memory_Configuration=Record[PERIPHERAL]{}ComponentDesignator[IO]{}Memory_Depth[0x0004]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF100000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_WB_INTERCON_PERI1]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[CODE_EXPORT]{}ExportType[1]{n}Record[NEXUS_CORE]{}ComponentDesignator[P1]{}Memory_Depth[4k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[P1_RAM]{}Memory_Depth[4k]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x01000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=10|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=FPGA_Memec_Virtex4_FX12_LC_Rev1_Board.SchDoc|LibraryReference=TSK3000A|SubProjectPath=LCD\LCD.PrjEmb|Configuration= |Description=TSK3000A OCD Microprocessor|SubPartUniqueId1=MNBBJQUR|SubPartDocPath1=FPGA_Memec_Virtex4_FX12_LC_Rev1_Board.SchDoc|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=TSK3000A|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=16|ComponentLink2Description=Embedded &Tools Guide|ComponentLink2URL=GU0111 Using the TSK3000 Embedded Tools.pdf|ComponentLink3Description=Embedded T&echnical References|ComponentLink3URL=TR0109 TSK3000 Embedded Tools Reference.pdf|ConfigurationParameters={}Option_Processor[0]{}Option_Memory[3]{}Option_MDU[0]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf#page=6|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK3000A|Memory_Configuration=Record[PERIPHERAL]{}ComponentDesignator[IO]{}Memory_Depth[0x0004]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF100000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_WB_INTERCON_PERI1]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[CODE_EXPORT]{}ExportType[1]{n}Record[NEXUS_CORE]{}ComponentDesignator[P1]{}Memory_Depth[4k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[P1_RAM]{}Memory_Depth[4k]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x01000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=10|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=Configuration|Name=XC4VFX12-10FF668C|DeviceName=XC4VFX12-10FF668C
