
Bachelor-thesis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007470  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000710  080075b0  080075b0  000175b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007cc0  08007cc0  00017cc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007cc4  08007cc4  00017cc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001dc  20000008  08007cc8  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000ec  200001e4  08007ea4  000201e4  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200002d0  08007ea4  000202d0  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
  9 .debug_info   00012126  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 0000254b  00000000  00000000  0003233a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001748  00000000  00000000  00034888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001640  00000000  00000000  00035fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00022a60  00000000  00000000  00037610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00012348  00000000  00000000  0005a070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    000de7d4  00000000  00000000  0006c3b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  0014ab8c  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00007330  00000000  00000000  0014abdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .stabstr      0000004e  00000000  00000000  00151f0c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e4 	.word	0x200001e4
 800015c:	00000000 	.word	0x00000000
 8000160:	08007598 	.word	0x08007598

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e8 	.word	0x200001e8
 800017c:	08007598 	.word	0x08007598

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b64:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b66:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b74:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4013      	ands	r3, r2
 8000b7a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b7c:	68fb      	ldr	r3, [r7, #12]
}
 8000b7e:	bf00      	nop
 8000b80:	3714      	adds	r7, #20
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
	...

08000b8c <send_start_signal>:
    printf("Fastest response time us:       %f\n", min);
    printf("Slowest response time us:       %f\n", max);
    printf("--------------------------------------------------------\n");
}

void send_start_signal(){
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TIMER_PIN_GPIO_Port, TIMER_PIN_Pin, GPIO_PIN_SET);
 8000b90:	2201      	movs	r2, #1
 8000b92:	2101      	movs	r1, #1
 8000b94:	4804      	ldr	r0, [pc, #16]	; (8000ba8 <send_start_signal+0x1c>)
 8000b96:	f001 f851 	bl	8001c3c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TIMER_PIN_GPIO_Port, TIMER_PIN_Pin, GPIO_PIN_RESET);
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2101      	movs	r1, #1
 8000b9e:	4802      	ldr	r0, [pc, #8]	; (8000ba8 <send_start_signal+0x1c>)
 8000ba0:	f001 f84c 	bl	8001c3c <HAL_GPIO_WritePin>
}
 8000ba4:	bf00      	nop
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	48000800 	.word	0x48000800

08000bac <send_stop_signal>:
void send_stop_signal(){
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RESPONSE_PIN_GPIO_Port, RESPONSE_PIN_Pin, GPIO_PIN_SET);
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	2104      	movs	r1, #4
 8000bb4:	4804      	ldr	r0, [pc, #16]	; (8000bc8 <send_stop_signal+0x1c>)
 8000bb6:	f001 f841 	bl	8001c3c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RESPONSE_PIN_GPIO_Port, RESPONSE_PIN_Pin, GPIO_PIN_RESET);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	2104      	movs	r1, #4
 8000bbe:	4802      	ldr	r0, [pc, #8]	; (8000bc8 <send_stop_signal+0x1c>)
 8000bc0:	f001 f83c 	bl	8001c3c <HAL_GPIO_WritePin>
}
 8000bc4:	bf00      	nop
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	48000800 	.word	0x48000800

08000bcc <lightsleep_test>:

void lightsleep_test(uint32_t interval_in_ms, uint32_t amount_of_loops)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
 8000bd4:	6039      	str	r1, [r7, #0]
    uint32_t run_counter = 0;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	60fb      	str	r3, [r7, #12]

    while (run_counter < amount_of_loops)
 8000bda:	e009      	b.n	8000bf0 <lightsleep_test+0x24>
    {
        // Assuming you have initialized TIMER_PIN, change the pin name accordingly
        send_start_signal();
 8000bdc:	f7ff ffd6 	bl	8000b8c <send_start_signal>

        // Delay using HAL_Delay which puts the CPU in sleep mode while waiting
        HAL_Delay(interval_in_ms);
 8000be0:	6878      	ldr	r0, [r7, #4]
 8000be2:	f000 fd6f 	bl	80016c4 <HAL_Delay>
        //HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFID);
        send_stop_signal();
 8000be6:	f7ff ffe1 	bl	8000bac <send_stop_signal>
        run_counter++;
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	3301      	adds	r3, #1
 8000bee:	60fb      	str	r3, [r7, #12]
    while (run_counter < amount_of_loops)
 8000bf0:	68fa      	ldr	r2, [r7, #12]
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	d3f1      	bcc.n	8000bdc <lightsleep_test+0x10>
    }
}
 8000bf8:	bf00      	nop
 8000bfa:	bf00      	nop
 8000bfc:	3710      	adds	r7, #16
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
	...

08000c04 <send16Bit>:
        printf("DEATH\n");
    }
}


_Bool send16Bit(uint16_t *send){
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
	if(HAL_SPI_Transmit(&hspi1, (uint8_t*)send, 2, 10) == HAL_OK){
 8000c0c:	230a      	movs	r3, #10
 8000c0e:	2202      	movs	r2, #2
 8000c10:	6879      	ldr	r1, [r7, #4]
 8000c12:	4806      	ldr	r0, [pc, #24]	; (8000c2c <send16Bit+0x28>)
 8000c14:	f002 fe6d 	bl	80038f2 <HAL_SPI_Transmit>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d101      	bne.n	8000c22 <send16Bit+0x1e>
		return true;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	e000      	b.n	8000c24 <send16Bit+0x20>
	}
	return false;
 8000c22:	2300      	movs	r3, #0

}
 8000c24:	4618      	mov	r0, r3
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	20000200 	.word	0x20000200

08000c30 <send_settings_spi>:
	if(HAL_SPI_Receive(&hspi1, (uint8_t*)readInto, 2, 10) == HAL_OK){
		return true;
	}
	return false;
}
void send_settings_spi(uint16_t sleep_time, uint16_t run_amount, uint16_t run_type){
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	80fb      	strh	r3, [r7, #6]
 8000c3a:	460b      	mov	r3, r1
 8000c3c:	80bb      	strh	r3, [r7, #4]
 8000c3e:	4613      	mov	r3, r2
 8000c40:	807b      	strh	r3, [r7, #2]

	HAL_StatusTypeDef sendSleepTimeReady = HAL_SPI_Transmit(&hspi1, (uint8_t*)SLEEP_TIME_ADDR, 1, 10);
 8000c42:	230a      	movs	r3, #10
 8000c44:	2201      	movs	r2, #1
 8000c46:	2101      	movs	r1, #1
 8000c48:	4824      	ldr	r0, [pc, #144]	; (8000cdc <send_settings_spi+0xac>)
 8000c4a:	f002 fe52 	bl	80038f2 <HAL_SPI_Transmit>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	73fb      	strb	r3, [r7, #15]
	if(sendSleepTimeReady == HAL_OK){
 8000c52:	7bfb      	ldrb	r3, [r7, #15]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d10c      	bne.n	8000c72 <send_settings_spi+0x42>
		if(!send16Bit(&sleep_time)){
 8000c58:	1dbb      	adds	r3, r7, #6
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f7ff ffd2 	bl	8000c04 <send16Bit>
 8000c60:	4603      	mov	r3, r0
 8000c62:	f083 0301 	eor.w	r3, r3, #1
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d002      	beq.n	8000c72 <send_settings_spi+0x42>
			printf("COULD NOT SEND SLEEP TIME");
 8000c6c:	481c      	ldr	r0, [pc, #112]	; (8000ce0 <send_settings_spi+0xb0>)
 8000c6e:	f004 fee7 	bl	8005a40 <iprintf>
		}
	}
	HAL_StatusTypeDef sendRunAmountReady = HAL_SPI_Transmit(&hspi1, (uint8_t*)RUN_AMOUNT_ADDR, 1, 10);
 8000c72:	230a      	movs	r3, #10
 8000c74:	2201      	movs	r2, #1
 8000c76:	2102      	movs	r1, #2
 8000c78:	4818      	ldr	r0, [pc, #96]	; (8000cdc <send_settings_spi+0xac>)
 8000c7a:	f002 fe3a 	bl	80038f2 <HAL_SPI_Transmit>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	73bb      	strb	r3, [r7, #14]
	if(sendRunAmountReady == HAL_OK){
 8000c82:	7bbb      	ldrb	r3, [r7, #14]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d10c      	bne.n	8000ca2 <send_settings_spi+0x72>
		if(!send16Bit(&run_amount)){
 8000c88:	1d3b      	adds	r3, r7, #4
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f7ff ffba 	bl	8000c04 <send16Bit>
 8000c90:	4603      	mov	r3, r0
 8000c92:	f083 0301 	eor.w	r3, r3, #1
 8000c96:	b2db      	uxtb	r3, r3
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d002      	beq.n	8000ca2 <send_settings_spi+0x72>
			printf("COULD NOT SEND RUN AMOUNT");
 8000c9c:	4811      	ldr	r0, [pc, #68]	; (8000ce4 <send_settings_spi+0xb4>)
 8000c9e:	f004 fecf 	bl	8005a40 <iprintf>
		}
	}
	HAL_StatusTypeDef sendRunTypeReady = HAL_SPI_Transmit(&hspi1, (uint8_t*)TEST_MODE_ADDR, 1, 10);
 8000ca2:	230a      	movs	r3, #10
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	2103      	movs	r1, #3
 8000ca8:	480c      	ldr	r0, [pc, #48]	; (8000cdc <send_settings_spi+0xac>)
 8000caa:	f002 fe22 	bl	80038f2 <HAL_SPI_Transmit>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	737b      	strb	r3, [r7, #13]
	if(sendRunTypeReady == HAL_OK){
 8000cb2:	7b7b      	ldrb	r3, [r7, #13]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d10c      	bne.n	8000cd2 <send_settings_spi+0xa2>
		if(!send16Bit(&run_type)){
 8000cb8:	1cbb      	adds	r3, r7, #2
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f7ff ffa2 	bl	8000c04 <send16Bit>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	f083 0301 	eor.w	r3, r3, #1
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d002      	beq.n	8000cd2 <send_settings_spi+0xa2>
			printf("COULD NOT SEND RUN TYPE");
 8000ccc:	4806      	ldr	r0, [pc, #24]	; (8000ce8 <send_settings_spi+0xb8>)
 8000cce:	f004 feb7 	bl	8005a40 <iprintf>
		}
	}

}
 8000cd2:	bf00      	nop
 8000cd4:	3710      	adds	r7, #16
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	20000200 	.word	0x20000200
 8000ce0:	080077e0 	.word	0x080077e0
 8000ce4:	080077fc 	.word	0x080077fc
 8000ce8:	08007818 	.word	0x08007818

08000cec <receive_data_SPI>:

uint16_t* receive_data_SPI(uint16_t run_amount){
 8000cec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000cf0:	b089      	sub	sp, #36	; 0x24
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	80fb      	strh	r3, [r7, #6]
 8000cf8:	466b      	mov	r3, sp
 8000cfa:	461e      	mov	r6, r3
	uint8_t bytesread[run_amount * 2];
 8000cfc:	88fb      	ldrh	r3, [r7, #6]
 8000cfe:	0059      	lsls	r1, r3, #1
 8000d00:	1e4b      	subs	r3, r1, #1
 8000d02:	617b      	str	r3, [r7, #20]
 8000d04:	460a      	mov	r2, r1
 8000d06:	2300      	movs	r3, #0
 8000d08:	4690      	mov	r8, r2
 8000d0a:	4699      	mov	r9, r3
 8000d0c:	f04f 0200 	mov.w	r2, #0
 8000d10:	f04f 0300 	mov.w	r3, #0
 8000d14:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000d18:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000d1c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000d20:	460a      	mov	r2, r1
 8000d22:	2300      	movs	r3, #0
 8000d24:	4614      	mov	r4, r2
 8000d26:	461d      	mov	r5, r3
 8000d28:	f04f 0200 	mov.w	r2, #0
 8000d2c:	f04f 0300 	mov.w	r3, #0
 8000d30:	00eb      	lsls	r3, r5, #3
 8000d32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000d36:	00e2      	lsls	r2, r4, #3
 8000d38:	460b      	mov	r3, r1
 8000d3a:	3307      	adds	r3, #7
 8000d3c:	08db      	lsrs	r3, r3, #3
 8000d3e:	00db      	lsls	r3, r3, #3
 8000d40:	ebad 0d03 	sub.w	sp, sp, r3
 8000d44:	466b      	mov	r3, sp
 8000d46:	3300      	adds	r3, #0
 8000d48:	613b      	str	r3, [r7, #16]
	uint16_t *received_data = malloc(run_amount * sizeof(uint16_t));
 8000d4a:	88fb      	ldrh	r3, [r7, #6]
 8000d4c:	005b      	lsls	r3, r3, #1
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f004 f906 	bl	8004f60 <malloc>
 8000d54:	4603      	mov	r3, r0
 8000d56:	60fb      	str	r3, [r7, #12]
	if (received_data == NULL){
		// Handle error
	}

	// Wait for the RECEIVE_READY_Pin to go high before proceeding
	while (HAL_GPIO_ReadPin(RECEIVE_READY_GPIO_Port, RECEIVE_READY_Pin) == GPIO_PIN_RESET)
 8000d58:	bf00      	nop
 8000d5a:	2140      	movs	r1, #64	; 0x40
 8000d5c:	4822      	ldr	r0, [pc, #136]	; (8000de8 <receive_data_SPI+0xfc>)
 8000d5e:	f000 ff55 	bl	8001c0c <HAL_GPIO_ReadPin>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d0f8      	beq.n	8000d5a <receive_data_SPI+0x6e>
	{
		// add timeout or yield to other tasks here if necessary
	}

	for (int i = 0; i < run_amount * 2; i += 2){
 8000d68:	2300      	movs	r3, #0
 8000d6a:	61bb      	str	r3, [r7, #24]
 8000d6c:	e00b      	b.n	8000d86 <receive_data_SPI+0x9a>
		HAL_SPI_Receive(&hspi1, &bytesread[i], 2, HAL_MAX_DELAY); // Receive two bytes of data over SPI
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	69bb      	ldr	r3, [r7, #24]
 8000d72:	18d1      	adds	r1, r2, r3
 8000d74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d78:	2202      	movs	r2, #2
 8000d7a:	481c      	ldr	r0, [pc, #112]	; (8000dec <receive_data_SPI+0x100>)
 8000d7c:	f002 ff27 	bl	8003bce <HAL_SPI_Receive>
	for (int i = 0; i < run_amount * 2; i += 2){
 8000d80:	69bb      	ldr	r3, [r7, #24]
 8000d82:	3302      	adds	r3, #2
 8000d84:	61bb      	str	r3, [r7, #24]
 8000d86:	88fb      	ldrh	r3, [r7, #6]
 8000d88:	005b      	lsls	r3, r3, #1
 8000d8a:	69ba      	ldr	r2, [r7, #24]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	dbee      	blt.n	8000d6e <receive_data_SPI+0x82>
	}

	// Process the received data and store it in received_data
	for (int i = 0; i < run_amount; i++){
 8000d90:	2300      	movs	r3, #0
 8000d92:	61fb      	str	r3, [r7, #28]
 8000d94:	e017      	b.n	8000dc6 <receive_data_SPI+0xda>
		uint16_t data = bytesread[i * 2 + 1] << 8 | bytesread[i * 2];
 8000d96:	69fb      	ldr	r3, [r7, #28]
 8000d98:	005b      	lsls	r3, r3, #1
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	693a      	ldr	r2, [r7, #16]
 8000d9e:	5cd3      	ldrb	r3, [r2, r3]
 8000da0:	021b      	lsls	r3, r3, #8
 8000da2:	b21a      	sxth	r2, r3
 8000da4:	69fb      	ldr	r3, [r7, #28]
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	6939      	ldr	r1, [r7, #16]
 8000daa:	5ccb      	ldrb	r3, [r1, r3]
 8000dac:	b21b      	sxth	r3, r3
 8000dae:	4313      	orrs	r3, r2
 8000db0:	b21b      	sxth	r3, r3
 8000db2:	817b      	strh	r3, [r7, #10]
		received_data[i] = data;
 8000db4:	69fb      	ldr	r3, [r7, #28]
 8000db6:	005b      	lsls	r3, r3, #1
 8000db8:	68fa      	ldr	r2, [r7, #12]
 8000dba:	4413      	add	r3, r2
 8000dbc:	897a      	ldrh	r2, [r7, #10]
 8000dbe:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < run_amount; i++){
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	61fb      	str	r3, [r7, #28]
 8000dc6:	88fb      	ldrh	r3, [r7, #6]
 8000dc8:	69fa      	ldr	r2, [r7, #28]
 8000dca:	429a      	cmp	r2, r3
 8000dcc:	dbe3      	blt.n	8000d96 <receive_data_SPI+0xaa>
	}

	printf("%d\n", run_amount); // Print the number of SPI transfers made
 8000dce:	88fb      	ldrh	r3, [r7, #6]
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4807      	ldr	r0, [pc, #28]	; (8000df0 <receive_data_SPI+0x104>)
 8000dd4:	f004 fe34 	bl	8005a40 <iprintf>
	return received_data;
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	46b5      	mov	sp, r6
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	3724      	adds	r7, #36	; 0x24
 8000de0:	46bd      	mov	sp, r7
 8000de2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000de6:	bf00      	nop
 8000de8:	48000400 	.word	0x48000400
 8000dec:	20000200 	.word	0x20000200
 8000df0:	08007830 	.word	0x08007830

08000df4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dfa:	f000 fbdd 	bl	80015b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dfe:	f000 f829 	bl	8000e54 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000e02:	f000 f87d 	bl	8000f00 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e06:	f000 f923 	bl	8001050 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000e0a:	f000 f897 	bl	8000f3c <MX_SPI1_Init>
  MX_TIM2_Init();
 8000e0e:	f000 f8d1 	bl	8000fb4 <MX_TIM2_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 while(!finished)
 8000e12:	e014      	b.n	8000e3e <main+0x4a>
	 {
		 send_settings_spi(1000, 10, 0);
 8000e14:	2200      	movs	r2, #0
 8000e16:	210a      	movs	r1, #10
 8000e18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e1c:	f7ff ff08 	bl	8000c30 <send_settings_spi>
		 lightsleep_test(1000, 10);
 8000e20:	210a      	movs	r1, #10
 8000e22:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e26:	f7ff fed1 	bl	8000bcc <lightsleep_test>
		 uint16_t *data = receive_data_SPI(10);
 8000e2a:	200a      	movs	r0, #10
 8000e2c:	f7ff ff5e 	bl	8000cec <receive_data_SPI>
 8000e30:	6078      	str	r0, [r7, #4]
	     // Free the allocated memory for received_data
		 free(data);
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f004 f89c 	bl	8004f70 <free>
		 finished = true;
 8000e38:	4b05      	ldr	r3, [pc, #20]	; (8000e50 <main+0x5c>)
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	701a      	strb	r2, [r3, #0]
	 while(!finished)
 8000e3e:	4b04      	ldr	r3, [pc, #16]	; (8000e50 <main+0x5c>)
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	f083 0301 	eor.w	r3, r3, #1
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d1e3      	bne.n	8000e14 <main+0x20>
 8000e4c:	e7f7      	b.n	8000e3e <main+0x4a>
 8000e4e:	bf00      	nop
 8000e50:	200002b4 	.word	0x200002b4

08000e54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b09a      	sub	sp, #104	; 0x68
 8000e58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e5a:	f107 0320 	add.w	r3, r7, #32
 8000e5e:	2248      	movs	r2, #72	; 0x48
 8000e60:	2100      	movs	r1, #0
 8000e62:	4618      	mov	r0, r3
 8000e64:	f004 f89a 	bl	8004f9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e68:	1d3b      	adds	r3, r7, #4
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	605a      	str	r2, [r3, #4]
 8000e70:	609a      	str	r2, [r3, #8]
 8000e72:	60da      	str	r2, [r3, #12]
 8000e74:	611a      	str	r2, [r3, #16]
 8000e76:	615a      	str	r2, [r3, #20]
 8000e78:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e7a:	4b20      	ldr	r3, [pc, #128]	; (8000efc <SystemClock_Config+0xa8>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000e82:	4a1e      	ldr	r2, [pc, #120]	; (8000efc <SystemClock_Config+0xa8>)
 8000e84:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e88:	6013      	str	r3, [r2, #0]
 8000e8a:	4b1c      	ldr	r3, [pc, #112]	; (8000efc <SystemClock_Config+0xa8>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000e92:	603b      	str	r3, [r7, #0]
 8000e94:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000e96:	2303      	movs	r3, #3
 8000e98:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e9e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ea0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ea6:	2340      	movs	r3, #64	; 0x40
 8000ea8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eae:	f107 0320 	add.w	r3, r7, #32
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f001 fa6e 	bl	8002394 <HAL_RCC_OscConfig>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000ebe:	f000 f961 	bl	8001184 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8000ec2:	236f      	movs	r3, #111	; 0x6f
 8000ec4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8000eda:	2300      	movs	r3, #0
 8000edc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ede:	1d3b      	adds	r3, r7, #4
 8000ee0:	2101      	movs	r1, #1
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f001 fdca 	bl	8002a7c <HAL_RCC_ClockConfig>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000eee:	f000 f949 	bl	8001184 <Error_Handler>
  }
}
 8000ef2:	bf00      	nop
 8000ef4:	3768      	adds	r7, #104	; 0x68
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	58000400 	.word	0x58000400

08000f00 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b094      	sub	sp, #80	; 0x50
 8000f04:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f06:	463b      	mov	r3, r7
 8000f08:	2250      	movs	r2, #80	; 0x50
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f004 f845 	bl	8004f9c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8000f12:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f16:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f20:	463b      	mov	r3, r7
 8000f22:	4618      	mov	r0, r3
 8000f24:	f002 f9bb 	bl	800329e <HAL_RCCEx_PeriphCLKConfig>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8000f2e:	f000 f929 	bl	8001184 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8000f32:	bf00      	nop
 8000f34:	3750      	adds	r7, #80	; 0x50
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
	...

08000f3c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000f40:	4b1a      	ldr	r3, [pc, #104]	; (8000fac <MX_SPI1_Init+0x70>)
 8000f42:	4a1b      	ldr	r2, [pc, #108]	; (8000fb0 <MX_SPI1_Init+0x74>)
 8000f44:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f46:	4b19      	ldr	r3, [pc, #100]	; (8000fac <MX_SPI1_Init+0x70>)
 8000f48:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f4c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f4e:	4b17      	ldr	r3, [pc, #92]	; (8000fac <MX_SPI1_Init+0x70>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f54:	4b15      	ldr	r3, [pc, #84]	; (8000fac <MX_SPI1_Init+0x70>)
 8000f56:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000f5a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f5c:	4b13      	ldr	r3, [pc, #76]	; (8000fac <MX_SPI1_Init+0x70>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f62:	4b12      	ldr	r3, [pc, #72]	; (8000fac <MX_SPI1_Init+0x70>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8000f68:	4b10      	ldr	r3, [pc, #64]	; (8000fac <MX_SPI1_Init+0x70>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f6e:	4b0f      	ldr	r3, [pc, #60]	; (8000fac <MX_SPI1_Init+0x70>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f74:	4b0d      	ldr	r3, [pc, #52]	; (8000fac <MX_SPI1_Init+0x70>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f7a:	4b0c      	ldr	r3, [pc, #48]	; (8000fac <MX_SPI1_Init+0x70>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f80:	4b0a      	ldr	r3, [pc, #40]	; (8000fac <MX_SPI1_Init+0x70>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000f86:	4b09      	ldr	r3, [pc, #36]	; (8000fac <MX_SPI1_Init+0x70>)
 8000f88:	2207      	movs	r2, #7
 8000f8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f8c:	4b07      	ldr	r3, [pc, #28]	; (8000fac <MX_SPI1_Init+0x70>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f92:	4b06      	ldr	r3, [pc, #24]	; (8000fac <MX_SPI1_Init+0x70>)
 8000f94:	2208      	movs	r2, #8
 8000f96:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f98:	4804      	ldr	r0, [pc, #16]	; (8000fac <MX_SPI1_Init+0x70>)
 8000f9a:	f002 fc07 	bl	80037ac <HAL_SPI_Init>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <MX_SPI1_Init+0x6c>
  {
    Error_Handler();
 8000fa4:	f000 f8ee 	bl	8001184 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000fa8:	bf00      	nop
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20000200 	.word	0x20000200
 8000fb0:	40013000 	.word	0x40013000

08000fb4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b088      	sub	sp, #32
 8000fb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fba:	f107 0310 	add.w	r3, r7, #16
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	605a      	str	r2, [r3, #4]
 8000fc4:	609a      	str	r2, [r3, #8]
 8000fc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fc8:	1d3b      	adds	r3, r7, #4
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	605a      	str	r2, [r3, #4]
 8000fd0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fd2:	4b1e      	ldr	r3, [pc, #120]	; (800104c <MX_TIM2_Init+0x98>)
 8000fd4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fd8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32-1;
 8000fda:	4b1c      	ldr	r3, [pc, #112]	; (800104c <MX_TIM2_Init+0x98>)
 8000fdc:	221f      	movs	r2, #31
 8000fde:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fe0:	4b1a      	ldr	r3, [pc, #104]	; (800104c <MX_TIM2_Init+0x98>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000fe6:	4b19      	ldr	r3, [pc, #100]	; (800104c <MX_TIM2_Init+0x98>)
 8000fe8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000fec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fee:	4b17      	ldr	r3, [pc, #92]	; (800104c <MX_TIM2_Init+0x98>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ff4:	4b15      	ldr	r3, [pc, #84]	; (800104c <MX_TIM2_Init+0x98>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ffa:	4814      	ldr	r0, [pc, #80]	; (800104c <MX_TIM2_Init+0x98>)
 8000ffc:	f003 fae6 	bl	80045cc <HAL_TIM_Base_Init>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001006:	f000 f8bd 	bl	8001184 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800100a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800100e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001010:	f107 0310 	add.w	r3, r7, #16
 8001014:	4619      	mov	r1, r3
 8001016:	480d      	ldr	r0, [pc, #52]	; (800104c <MX_TIM2_Init+0x98>)
 8001018:	f003 fb2f 	bl	800467a <HAL_TIM_ConfigClockSource>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001022:	f000 f8af 	bl	8001184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001026:	2300      	movs	r3, #0
 8001028:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800102a:	2300      	movs	r3, #0
 800102c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	4619      	mov	r1, r3
 8001032:	4806      	ldr	r0, [pc, #24]	; (800104c <MX_TIM2_Init+0x98>)
 8001034:	f003 fcea 	bl	8004a0c <HAL_TIMEx_MasterConfigSynchronization>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800103e:	f000 f8a1 	bl	8001184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001042:	bf00      	nop
 8001044:	3720      	adds	r7, #32
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	20000264 	.word	0x20000264

08001050 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b086      	sub	sp, #24
 8001054:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001056:	1d3b      	adds	r3, r7, #4
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]
 800105c:	605a      	str	r2, [r3, #4]
 800105e:	609a      	str	r2, [r3, #8]
 8001060:	60da      	str	r2, [r3, #12]
 8001062:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001064:	2004      	movs	r0, #4
 8001066:	f7ff fd77 	bl	8000b58 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800106a:	2001      	movs	r0, #1
 800106c:	f7ff fd74 	bl	8000b58 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001070:	2002      	movs	r0, #2
 8001072:	f7ff fd71 	bl	8000b58 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001076:	2008      	movs	r0, #8
 8001078:	f7ff fd6e 	bl	8000b58 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TIMER_PIN_Pin|RESPONSE_PIN_Pin, GPIO_PIN_RESET);
 800107c:	2200      	movs	r2, #0
 800107e:	2105      	movs	r1, #5
 8001080:	482d      	ldr	r0, [pc, #180]	; (8001138 <MX_GPIO_Init+0xe8>)
 8001082:	f000 fddb 	bl	8001c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|CHIP_SELECT_Pin|LD1_Pin, GPIO_PIN_RESET);
 8001086:	2200      	movs	r2, #0
 8001088:	2133      	movs	r1, #51	; 0x33
 800108a:	482c      	ldr	r0, [pc, #176]	; (800113c <MX_GPIO_Init+0xec>)
 800108c:	f000 fdd6 	bl	8001c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TIMER_PIN_Pin RESPONSE_PIN_Pin */
  GPIO_InitStruct.Pin = TIMER_PIN_Pin|RESPONSE_PIN_Pin;
 8001090:	2305      	movs	r3, #5
 8001092:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001094:	2301      	movs	r3, #1
 8001096:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001098:	2302      	movs	r3, #2
 800109a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800109c:	2300      	movs	r3, #0
 800109e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010a0:	1d3b      	adds	r3, r7, #4
 80010a2:	4619      	mov	r1, r3
 80010a4:	4824      	ldr	r0, [pc, #144]	; (8001138 <MX_GPIO_Init+0xe8>)
 80010a6:	f000 fc41 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pin : IRQ_PIN_Pin */
  GPIO_InitStruct.Pin = IRQ_PIN_Pin;
 80010aa:	2302      	movs	r3, #2
 80010ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010ae:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80010b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80010b4:	2302      	movs	r3, #2
 80010b6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(IRQ_PIN_GPIO_Port, &GPIO_InitStruct);
 80010b8:	1d3b      	adds	r3, r7, #4
 80010ba:	4619      	mov	r1, r3
 80010bc:	481e      	ldr	r0, [pc, #120]	; (8001138 <MX_GPIO_Init+0xe8>)
 80010be:	f000 fc35 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010c2:	2310      	movs	r3, #16
 80010c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010c6:	2300      	movs	r3, #0
 80010c8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ca:	2300      	movs	r3, #0
 80010cc:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010ce:	1d3b      	adds	r3, r7, #4
 80010d0:	4619      	mov	r1, r3
 80010d2:	4819      	ldr	r0, [pc, #100]	; (8001138 <MX_GPIO_Init+0xe8>)
 80010d4:	f000 fc2a 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin CHIP_SELECT_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|CHIP_SELECT_Pin|LD1_Pin;
 80010d8:	2333      	movs	r3, #51	; 0x33
 80010da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010dc:	2301      	movs	r3, #1
 80010de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e0:	2300      	movs	r3, #0
 80010e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e4:	2300      	movs	r3, #0
 80010e6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e8:	1d3b      	adds	r3, r7, #4
 80010ea:	4619      	mov	r1, r3
 80010ec:	4813      	ldr	r0, [pc, #76]	; (800113c <MX_GPIO_Init+0xec>)
 80010ee:	f000 fc1d 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 B3_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|B3_Pin;
 80010f2:	2303      	movs	r3, #3
 80010f4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010f6:	2300      	movs	r3, #0
 80010f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	4619      	mov	r1, r3
 8001102:	480f      	ldr	r0, [pc, #60]	; (8001140 <MX_GPIO_Init+0xf0>)
 8001104:	f000 fc12 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pin : RECEIVE_READY_Pin */
  GPIO_InitStruct.Pin = RECEIVE_READY_Pin;
 8001108:	2340      	movs	r3, #64	; 0x40
 800110a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800110c:	2300      	movs	r3, #0
 800110e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(RECEIVE_READY_GPIO_Port, &GPIO_InitStruct);
 8001114:	1d3b      	adds	r3, r7, #4
 8001116:	4619      	mov	r1, r3
 8001118:	4808      	ldr	r0, [pc, #32]	; (800113c <MX_GPIO_Init+0xec>)
 800111a:	f000 fc07 	bl	800192c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800111e:	2200      	movs	r2, #0
 8001120:	2100      	movs	r1, #0
 8001122:	2007      	movs	r0, #7
 8001124:	f000 fbcd 	bl	80018c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001128:	2007      	movs	r0, #7
 800112a:	f000 fbe4 	bl	80018f6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800112e:	bf00      	nop
 8001130:	3718      	adds	r7, #24
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	48000800 	.word	0x48000800
 800113c:	48000400 	.word	0x48000400
 8001140:	48000c00 	.word	0x48000c00

08001144 <HAL_GPIO_EXTI_Callback>:
	HAL_GPIO_WritePin(TIMER_PIN_GPIO_Port, TIMER_PIN_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(TIMER_PIN_GPIO_Port, TIMER_PIN_Pin, GPIO_PIN_RESET);
	HAL_PWR_EnterSTANDBYMode();
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == RESPONSE_PIN_Pin){
 800114e:	88fb      	ldrh	r3, [r7, #6]
 8001150:	2b04      	cmp	r3, #4
 8001152:	d10e      	bne.n	8001172 <HAL_GPIO_EXTI_Callback+0x2e>
		 HAL_GPIO_WritePin(RESPONSE_PIN_GPIO_Port, RESPONSE_PIN_Pin, GPIO_PIN_SET);
 8001154:	2201      	movs	r2, #1
 8001156:	2104      	movs	r1, #4
 8001158:	4808      	ldr	r0, [pc, #32]	; (800117c <HAL_GPIO_EXTI_Callback+0x38>)
 800115a:	f000 fd6f 	bl	8001c3c <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(RESPONSE_PIN_GPIO_Port, RESPONSE_PIN_Pin, GPIO_PIN_RESET);
 800115e:	2200      	movs	r2, #0
 8001160:	2104      	movs	r1, #4
 8001162:	4806      	ldr	r0, [pc, #24]	; (800117c <HAL_GPIO_EXTI_Callback+0x38>)
 8001164:	f000 fd6a 	bl	8001c3c <HAL_GPIO_WritePin>
		 captures += 1;
 8001168:	4b05      	ldr	r3, [pc, #20]	; (8001180 <HAL_GPIO_EXTI_Callback+0x3c>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	3301      	adds	r3, #1
 800116e:	4a04      	ldr	r2, [pc, #16]	; (8001180 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001170:	6013      	str	r3, [r2, #0]
	}
}
 8001172:	bf00      	nop
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	48000800 	.word	0x48000800
 8001180:	200002b0 	.word	0x200002b0

08001184 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001188:	b672      	cpsid	i
}
 800118a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800118c:	e7fe      	b.n	800118c <Error_Handler+0x8>

0800118e <LL_AHB2_GRP1_EnableClock>:
{
 800118e:	b480      	push	{r7}
 8001190:	b085      	sub	sp, #20
 8001192:	af00      	add	r7, sp, #0
 8001194:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001196:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800119a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800119c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	4313      	orrs	r3, r2
 80011a4:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80011a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	4013      	ands	r3, r2
 80011b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011b2:	68fb      	ldr	r3, [r7, #12]
}
 80011b4:	bf00      	nop
 80011b6:	3714      	adds	r7, #20
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80011c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011cc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80011ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4313      	orrs	r3, r2
 80011d6:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80011d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011dc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4013      	ands	r3, r2
 80011e2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011e4:	68fb      	ldr	r3, [r7, #12]
}
 80011e6:	bf00      	nop
 80011e8:	3714      	adds	r7, #20
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr

080011f2 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80011f2:	b480      	push	{r7}
 80011f4:	b085      	sub	sp, #20
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80011fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011fe:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001200:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	4313      	orrs	r3, r2
 8001208:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800120a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800120e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	4013      	ands	r3, r2
 8001214:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001216:	68fb      	ldr	r3, [r7, #12]
}
 8001218:	bf00      	nop
 800121a:	3714      	adds	r7, #20
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
	...

08001234 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b088      	sub	sp, #32
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123c:	f107 030c 	add.w	r3, r7, #12
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
 800124a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a0f      	ldr	r2, [pc, #60]	; (8001290 <HAL_SPI_MspInit+0x5c>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d117      	bne.n	8001286 <HAL_SPI_MspInit+0x52>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001256:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800125a:	f7ff ffca 	bl	80011f2 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800125e:	2001      	movs	r0, #1
 8001260:	f7ff ff95 	bl	800118e <LL_AHB2_GRP1_EnableClock>
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001264:	23f0      	movs	r3, #240	; 0xf0
 8001266:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001268:	2302      	movs	r3, #2
 800126a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001270:	2300      	movs	r3, #0
 8001272:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001274:	2305      	movs	r3, #5
 8001276:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001278:	f107 030c 	add.w	r3, r7, #12
 800127c:	4619      	mov	r1, r3
 800127e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001282:	f000 fb53 	bl	800192c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001286:	bf00      	nop
 8001288:	3720      	adds	r7, #32
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40013000 	.word	0x40013000

08001294 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012a4:	d102      	bne.n	80012ac <HAL_TIM_Base_MspInit+0x18>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012a6:	2001      	movs	r0, #1
 80012a8:	f7ff ff8a 	bl	80011c0 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80012ac:	bf00      	nop
 80012ae:	3708      	adds	r7, #8
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012b8:	e7fe      	b.n	80012b8 <NMI_Handler+0x4>

080012ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ba:	b480      	push	{r7}
 80012bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012be:	e7fe      	b.n	80012be <HardFault_Handler+0x4>

080012c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012c4:	e7fe      	b.n	80012c4 <MemManage_Handler+0x4>

080012c6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012c6:	b480      	push	{r7}
 80012c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012ca:	e7fe      	b.n	80012ca <BusFault_Handler+0x4>

080012cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012d0:	e7fe      	b.n	80012d0 <UsageFault_Handler+0x4>

080012d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012d2:	b480      	push	{r7}
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012d6:	bf00      	nop
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr

080012e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012e4:	bf00      	nop
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr

080012ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012ee:	b480      	push	{r7}
 80012f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012f2:	bf00      	nop
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr

080012fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001300:	f000 f9b4 	bl	800166c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001304:	bf00      	nop
 8001306:	bd80      	pop	{r7, pc}

08001308 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ_PIN_Pin);
 800130c:	2002      	movs	r0, #2
 800130e:	f000 fcad 	bl	8001c6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001312:	bf00      	nop
 8001314:	bd80      	pop	{r7, pc}

08001316 <_getpid>:
 8001316:	b480      	push	{r7}
 8001318:	af00      	add	r7, sp, #0
 800131a:	2301      	movs	r3, #1
 800131c:	4618      	mov	r0, r3
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr

08001326 <_kill>:
 8001326:	b580      	push	{r7, lr}
 8001328:	b082      	sub	sp, #8
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
 800132e:	6039      	str	r1, [r7, #0]
 8001330:	f003 fbcc 	bl	8004acc <__errno>
 8001334:	4603      	mov	r3, r0
 8001336:	2216      	movs	r2, #22
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800133e:	4618      	mov	r0, r3
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}

08001346 <_exit>:
 8001346:	b580      	push	{r7, lr}
 8001348:	b082      	sub	sp, #8
 800134a:	af00      	add	r7, sp, #0
 800134c:	6078      	str	r0, [r7, #4]
 800134e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f7ff ffe7 	bl	8001326 <_kill>
 8001358:	e7fe      	b.n	8001358 <_exit+0x12>

0800135a <_read>:
 800135a:	b580      	push	{r7, lr}
 800135c:	b086      	sub	sp, #24
 800135e:	af00      	add	r7, sp, #0
 8001360:	60f8      	str	r0, [r7, #12]
 8001362:	60b9      	str	r1, [r7, #8]
 8001364:	607a      	str	r2, [r7, #4]
 8001366:	2300      	movs	r3, #0
 8001368:	617b      	str	r3, [r7, #20]
 800136a:	e00a      	b.n	8001382 <_read+0x28>
 800136c:	f3af 8000 	nop.w
 8001370:	4601      	mov	r1, r0
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	1c5a      	adds	r2, r3, #1
 8001376:	60ba      	str	r2, [r7, #8]
 8001378:	b2ca      	uxtb	r2, r1
 800137a:	701a      	strb	r2, [r3, #0]
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	3301      	adds	r3, #1
 8001380:	617b      	str	r3, [r7, #20]
 8001382:	697a      	ldr	r2, [r7, #20]
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	429a      	cmp	r2, r3
 8001388:	dbf0      	blt.n	800136c <_read+0x12>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4618      	mov	r0, r3
 800138e:	3718      	adds	r7, #24
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <_write>:
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af00      	add	r7, sp, #0
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	607a      	str	r2, [r7, #4]
 80013a0:	2300      	movs	r3, #0
 80013a2:	617b      	str	r3, [r7, #20]
 80013a4:	e009      	b.n	80013ba <_write+0x26>
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	1c5a      	adds	r2, r3, #1
 80013aa:	60ba      	str	r2, [r7, #8]
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f3af 8000 	nop.w
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	3301      	adds	r3, #1
 80013b8:	617b      	str	r3, [r7, #20]
 80013ba:	697a      	ldr	r2, [r7, #20]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	429a      	cmp	r2, r3
 80013c0:	dbf1      	blt.n	80013a6 <_write+0x12>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4618      	mov	r0, r3
 80013c6:	3718      	adds	r7, #24
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <_close>:
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013d8:	4618      	mov	r0, r3
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <_fstat>:
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	6039      	str	r1, [r7, #0]
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013f4:	605a      	str	r2, [r3, #4]
 80013f6:	2300      	movs	r3, #0
 80013f8:	4618      	mov	r0, r3
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <_isatty>:
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	2301      	movs	r3, #1
 800140e:	4618      	mov	r0, r3
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr

0800141a <_lseek>:
 800141a:	b480      	push	{r7}
 800141c:	b085      	sub	sp, #20
 800141e:	af00      	add	r7, sp, #0
 8001420:	60f8      	str	r0, [r7, #12]
 8001422:	60b9      	str	r1, [r7, #8]
 8001424:	607a      	str	r2, [r7, #4]
 8001426:	2300      	movs	r3, #0
 8001428:	4618      	mov	r0, r3
 800142a:	3714      	adds	r7, #20
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr

08001434 <_sbrk>:
 8001434:	b580      	push	{r7, lr}
 8001436:	b086      	sub	sp, #24
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	4a14      	ldr	r2, [pc, #80]	; (8001490 <_sbrk+0x5c>)
 800143e:	4b15      	ldr	r3, [pc, #84]	; (8001494 <_sbrk+0x60>)
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	617b      	str	r3, [r7, #20]
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	613b      	str	r3, [r7, #16]
 8001448:	4b13      	ldr	r3, [pc, #76]	; (8001498 <_sbrk+0x64>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d102      	bne.n	8001456 <_sbrk+0x22>
 8001450:	4b11      	ldr	r3, [pc, #68]	; (8001498 <_sbrk+0x64>)
 8001452:	4a12      	ldr	r2, [pc, #72]	; (800149c <_sbrk+0x68>)
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	4b10      	ldr	r3, [pc, #64]	; (8001498 <_sbrk+0x64>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4413      	add	r3, r2
 800145e:	693a      	ldr	r2, [r7, #16]
 8001460:	429a      	cmp	r2, r3
 8001462:	d207      	bcs.n	8001474 <_sbrk+0x40>
 8001464:	f003 fb32 	bl	8004acc <__errno>
 8001468:	4603      	mov	r3, r0
 800146a:	220c      	movs	r2, #12
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001472:	e009      	b.n	8001488 <_sbrk+0x54>
 8001474:	4b08      	ldr	r3, [pc, #32]	; (8001498 <_sbrk+0x64>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	60fb      	str	r3, [r7, #12]
 800147a:	4b07      	ldr	r3, [pc, #28]	; (8001498 <_sbrk+0x64>)
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4413      	add	r3, r2
 8001482:	4a05      	ldr	r2, [pc, #20]	; (8001498 <_sbrk+0x64>)
 8001484:	6013      	str	r3, [r2, #0]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	4618      	mov	r0, r3
 800148a:	3718      	adds	r7, #24
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	20030000 	.word	0x20030000
 8001494:	00000400 	.word	0x00000400
 8001498:	200002b8 	.word	0x200002b8
 800149c:	200002d0 	.word	0x200002d0

080014a0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 80014a4:	4b24      	ldr	r3, [pc, #144]	; (8001538 <SystemInit+0x98>)
 80014a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014aa:	4a23      	ldr	r2, [pc, #140]	; (8001538 <SystemInit+0x98>)
 80014ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80014b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80014be:	f043 0301 	orr.w	r3, r3, #1
 80014c2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 80014c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014c8:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 80014cc:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 80014ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80014d8:	4b18      	ldr	r3, [pc, #96]	; (800153c <SystemInit+0x9c>)
 80014da:	4013      	ands	r3, r2
 80014dc:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 80014de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80014ea:	f023 0305 	bic.w	r3, r3, #5
 80014ee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80014f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80014fa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80014fe:	f023 0301 	bic.w	r3, r3, #1
 8001502:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8001506:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800150a:	4a0d      	ldr	r2, [pc, #52]	; (8001540 <SystemInit+0xa0>)
 800150c:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 800150e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001512:	4a0b      	ldr	r2, [pc, #44]	; (8001540 <SystemInit+0xa0>)
 8001514:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001516:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001520:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001524:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001526:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800152a:	2200      	movs	r2, #0
 800152c:	619a      	str	r2, [r3, #24]
}
 800152e:	bf00      	nop
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr
 8001538:	e000ed00 	.word	0xe000ed00
 800153c:	faf6fefb 	.word	0xfaf6fefb
 8001540:	22041000 	.word	0x22041000

08001544 <CopyDataInit>:
 8001544:	58d4      	ldr	r4, [r2, r3]
 8001546:	50c4      	str	r4, [r0, r3]
 8001548:	3304      	adds	r3, #4

0800154a <LoopCopyDataInit>:
 800154a:	18c4      	adds	r4, r0, r3
 800154c:	428c      	cmp	r4, r1
 800154e:	d3f9      	bcc.n	8001544 <CopyDataInit>
 8001550:	4770      	bx	lr

08001552 <FillZerobss>:
 8001552:	6003      	str	r3, [r0, #0]
 8001554:	3004      	adds	r0, #4

08001556 <LoopFillZerobss>:
 8001556:	4288      	cmp	r0, r1
 8001558:	d3fb      	bcc.n	8001552 <FillZerobss>
 800155a:	4770      	bx	lr

0800155c <Reset_Handler>:
 800155c:	480c      	ldr	r0, [pc, #48]	; (8001590 <LoopForever+0x2>)
 800155e:	4685      	mov	sp, r0
 8001560:	f7ff ff9e 	bl	80014a0 <SystemInit>
 8001564:	480b      	ldr	r0, [pc, #44]	; (8001594 <LoopForever+0x6>)
 8001566:	490c      	ldr	r1, [pc, #48]	; (8001598 <LoopForever+0xa>)
 8001568:	4a0c      	ldr	r2, [pc, #48]	; (800159c <LoopForever+0xe>)
 800156a:	2300      	movs	r3, #0
 800156c:	f7ff ffed 	bl	800154a <LoopCopyDataInit>
 8001570:	480b      	ldr	r0, [pc, #44]	; (80015a0 <LoopForever+0x12>)
 8001572:	490c      	ldr	r1, [pc, #48]	; (80015a4 <LoopForever+0x16>)
 8001574:	4a0c      	ldr	r2, [pc, #48]	; (80015a8 <LoopForever+0x1a>)
 8001576:	2300      	movs	r3, #0
 8001578:	f7ff ffe7 	bl	800154a <LoopCopyDataInit>
 800157c:	480b      	ldr	r0, [pc, #44]	; (80015ac <LoopForever+0x1e>)
 800157e:	490c      	ldr	r1, [pc, #48]	; (80015b0 <LoopForever+0x22>)
 8001580:	2300      	movs	r3, #0
 8001582:	f7ff ffe8 	bl	8001556 <LoopFillZerobss>
 8001586:	f003 fc5f 	bl	8004e48 <__libc_init_array>
 800158a:	f7ff fc33 	bl	8000df4 <main>

0800158e <LoopForever>:
 800158e:	e7fe      	b.n	800158e <LoopForever>
 8001590:	20030000 	.word	0x20030000
 8001594:	20000008 	.word	0x20000008
 8001598:	200001e4 	.word	0x200001e4
 800159c:	08007cc8 	.word	0x08007cc8
 80015a0:	20030000 	.word	0x20030000
 80015a4:	20030000 	.word	0x20030000
 80015a8:	08007ea4 	.word	0x08007ea4
 80015ac:	200001e4 	.word	0x200001e4
 80015b0:	200002d0 	.word	0x200002d0

080015b4 <ADC1_IRQHandler>:
 80015b4:	e7fe      	b.n	80015b4 <ADC1_IRQHandler>
	...

080015b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80015be:	2300      	movs	r3, #0
 80015c0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015c2:	4b0c      	ldr	r3, [pc, #48]	; (80015f4 <HAL_Init+0x3c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a0b      	ldr	r2, [pc, #44]	; (80015f4 <HAL_Init+0x3c>)
 80015c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015cc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015ce:	2003      	movs	r0, #3
 80015d0:	f000 f96c 	bl	80018ac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015d4:	2000      	movs	r0, #0
 80015d6:	f000 f80f 	bl	80015f8 <HAL_InitTick>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d002      	beq.n	80015e6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80015e0:	2301      	movs	r3, #1
 80015e2:	71fb      	strb	r3, [r7, #7]
 80015e4:	e001      	b.n	80015ea <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015e6:	f7ff fe1d 	bl	8001224 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015ea:	79fb      	ldrb	r3, [r7, #7]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3708      	adds	r7, #8
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	58004000 	.word	0x58004000

080015f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001600:	2300      	movs	r3, #0
 8001602:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8001604:	4b17      	ldr	r3, [pc, #92]	; (8001664 <HAL_InitTick+0x6c>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d024      	beq.n	8001656 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800160c:	f001 fbe2 	bl	8002dd4 <HAL_RCC_GetHCLKFreq>
 8001610:	4602      	mov	r2, r0
 8001612:	4b14      	ldr	r3, [pc, #80]	; (8001664 <HAL_InitTick+0x6c>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	4619      	mov	r1, r3
 8001618:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800161c:	fbb3 f3f1 	udiv	r3, r3, r1
 8001620:	fbb2 f3f3 	udiv	r3, r2, r3
 8001624:	4618      	mov	r0, r3
 8001626:	f000 f974 	bl	8001912 <HAL_SYSTICK_Config>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d10f      	bne.n	8001650 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2b0f      	cmp	r3, #15
 8001634:	d809      	bhi.n	800164a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001636:	2200      	movs	r2, #0
 8001638:	6879      	ldr	r1, [r7, #4]
 800163a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800163e:	f000 f940 	bl	80018c2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001642:	4a09      	ldr	r2, [pc, #36]	; (8001668 <HAL_InitTick+0x70>)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6013      	str	r3, [r2, #0]
 8001648:	e007      	b.n	800165a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	73fb      	strb	r3, [r7, #15]
 800164e:	e004      	b.n	800165a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001650:	2301      	movs	r3, #1
 8001652:	73fb      	strb	r3, [r7, #15]
 8001654:	e001      	b.n	800165a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001656:	2301      	movs	r3, #1
 8001658:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800165a:	7bfb      	ldrb	r3, [r7, #15]
}
 800165c:	4618      	mov	r0, r3
 800165e:	3710      	adds	r7, #16
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20000010 	.word	0x20000010
 8001668:	2000000c 	.word	0x2000000c

0800166c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001670:	4b06      	ldr	r3, [pc, #24]	; (800168c <HAL_IncTick+0x20>)
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	461a      	mov	r2, r3
 8001676:	4b06      	ldr	r3, [pc, #24]	; (8001690 <HAL_IncTick+0x24>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4413      	add	r3, r2
 800167c:	4a04      	ldr	r2, [pc, #16]	; (8001690 <HAL_IncTick+0x24>)
 800167e:	6013      	str	r3, [r2, #0]
}
 8001680:	bf00      	nop
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	20000010 	.word	0x20000010
 8001690:	200002bc 	.word	0x200002bc

08001694 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  return uwTick;
 8001698:	4b03      	ldr	r3, [pc, #12]	; (80016a8 <HAL_GetTick+0x14>)
 800169a:	681b      	ldr	r3, [r3, #0]
}
 800169c:	4618      	mov	r0, r3
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	200002bc 	.word	0x200002bc

080016ac <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80016b0:	4b03      	ldr	r3, [pc, #12]	; (80016c0 <HAL_GetTickPrio+0x14>)
 80016b2:	681b      	ldr	r3, [r3, #0]
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	2000000c 	.word	0x2000000c

080016c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016cc:	f7ff ffe2 	bl	8001694 <HAL_GetTick>
 80016d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80016dc:	d005      	beq.n	80016ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016de:	4b0a      	ldr	r3, [pc, #40]	; (8001708 <HAL_Delay+0x44>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	461a      	mov	r2, r3
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	4413      	add	r3, r2
 80016e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016ea:	bf00      	nop
 80016ec:	f7ff ffd2 	bl	8001694 <HAL_GetTick>
 80016f0:	4602      	mov	r2, r0
 80016f2:	68bb      	ldr	r3, [r7, #8]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	68fa      	ldr	r2, [r7, #12]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d8f7      	bhi.n	80016ec <HAL_Delay+0x28>
  {
  }
}
 80016fc:	bf00      	nop
 80016fe:	bf00      	nop
 8001700:	3710      	adds	r7, #16
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000010 	.word	0x20000010

0800170c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f003 0307 	and.w	r3, r3, #7
 800171a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800171c:	4b0c      	ldr	r3, [pc, #48]	; (8001750 <__NVIC_SetPriorityGrouping+0x44>)
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001722:	68ba      	ldr	r2, [r7, #8]
 8001724:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001728:	4013      	ands	r3, r2
 800172a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001734:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001738:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800173c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800173e:	4a04      	ldr	r2, [pc, #16]	; (8001750 <__NVIC_SetPriorityGrouping+0x44>)
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	60d3      	str	r3, [r2, #12]
}
 8001744:	bf00      	nop
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	e000ed00 	.word	0xe000ed00

08001754 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001758:	4b04      	ldr	r3, [pc, #16]	; (800176c <__NVIC_GetPriorityGrouping+0x18>)
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	0a1b      	lsrs	r3, r3, #8
 800175e:	f003 0307 	and.w	r3, r3, #7
}
 8001762:	4618      	mov	r0, r3
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800177a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177e:	2b00      	cmp	r3, #0
 8001780:	db0b      	blt.n	800179a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001782:	79fb      	ldrb	r3, [r7, #7]
 8001784:	f003 021f 	and.w	r2, r3, #31
 8001788:	4907      	ldr	r1, [pc, #28]	; (80017a8 <__NVIC_EnableIRQ+0x38>)
 800178a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178e:	095b      	lsrs	r3, r3, #5
 8001790:	2001      	movs	r0, #1
 8001792:	fa00 f202 	lsl.w	r2, r0, r2
 8001796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	e000e100 	.word	0xe000e100

080017ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	4603      	mov	r3, r0
 80017b4:	6039      	str	r1, [r7, #0]
 80017b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	db0a      	blt.n	80017d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	b2da      	uxtb	r2, r3
 80017c4:	490c      	ldr	r1, [pc, #48]	; (80017f8 <__NVIC_SetPriority+0x4c>)
 80017c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ca:	0112      	lsls	r2, r2, #4
 80017cc:	b2d2      	uxtb	r2, r2
 80017ce:	440b      	add	r3, r1
 80017d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017d4:	e00a      	b.n	80017ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	b2da      	uxtb	r2, r3
 80017da:	4908      	ldr	r1, [pc, #32]	; (80017fc <__NVIC_SetPriority+0x50>)
 80017dc:	79fb      	ldrb	r3, [r7, #7]
 80017de:	f003 030f 	and.w	r3, r3, #15
 80017e2:	3b04      	subs	r3, #4
 80017e4:	0112      	lsls	r2, r2, #4
 80017e6:	b2d2      	uxtb	r2, r2
 80017e8:	440b      	add	r3, r1
 80017ea:	761a      	strb	r2, [r3, #24]
}
 80017ec:	bf00      	nop
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	e000e100 	.word	0xe000e100
 80017fc:	e000ed00 	.word	0xe000ed00

08001800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001800:	b480      	push	{r7}
 8001802:	b089      	sub	sp, #36	; 0x24
 8001804:	af00      	add	r7, sp, #0
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	60b9      	str	r1, [r7, #8]
 800180a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f003 0307 	and.w	r3, r3, #7
 8001812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	f1c3 0307 	rsb	r3, r3, #7
 800181a:	2b04      	cmp	r3, #4
 800181c:	bf28      	it	cs
 800181e:	2304      	movcs	r3, #4
 8001820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	3304      	adds	r3, #4
 8001826:	2b06      	cmp	r3, #6
 8001828:	d902      	bls.n	8001830 <NVIC_EncodePriority+0x30>
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	3b03      	subs	r3, #3
 800182e:	e000      	b.n	8001832 <NVIC_EncodePriority+0x32>
 8001830:	2300      	movs	r3, #0
 8001832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001834:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	fa02 f303 	lsl.w	r3, r2, r3
 800183e:	43da      	mvns	r2, r3
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	401a      	ands	r2, r3
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001848:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	fa01 f303 	lsl.w	r3, r1, r3
 8001852:	43d9      	mvns	r1, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001858:	4313      	orrs	r3, r2
         );
}
 800185a:	4618      	mov	r0, r3
 800185c:	3724      	adds	r7, #36	; 0x24
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
	...

08001868 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	3b01      	subs	r3, #1
 8001874:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001878:	d301      	bcc.n	800187e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800187a:	2301      	movs	r3, #1
 800187c:	e00f      	b.n	800189e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800187e:	4a0a      	ldr	r2, [pc, #40]	; (80018a8 <SysTick_Config+0x40>)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	3b01      	subs	r3, #1
 8001884:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001886:	210f      	movs	r1, #15
 8001888:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800188c:	f7ff ff8e 	bl	80017ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001890:	4b05      	ldr	r3, [pc, #20]	; (80018a8 <SysTick_Config+0x40>)
 8001892:	2200      	movs	r2, #0
 8001894:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001896:	4b04      	ldr	r3, [pc, #16]	; (80018a8 <SysTick_Config+0x40>)
 8001898:	2207      	movs	r2, #7
 800189a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800189c:	2300      	movs	r3, #0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	e000e010 	.word	0xe000e010

080018ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018b4:	6878      	ldr	r0, [r7, #4]
 80018b6:	f7ff ff29 	bl	800170c <__NVIC_SetPriorityGrouping>
}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b086      	sub	sp, #24
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	4603      	mov	r3, r0
 80018ca:	60b9      	str	r1, [r7, #8]
 80018cc:	607a      	str	r2, [r7, #4]
 80018ce:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018d0:	f7ff ff40 	bl	8001754 <__NVIC_GetPriorityGrouping>
 80018d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	68b9      	ldr	r1, [r7, #8]
 80018da:	6978      	ldr	r0, [r7, #20]
 80018dc:	f7ff ff90 	bl	8001800 <NVIC_EncodePriority>
 80018e0:	4602      	mov	r2, r0
 80018e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018e6:	4611      	mov	r1, r2
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff ff5f 	bl	80017ac <__NVIC_SetPriority>
}
 80018ee:	bf00      	nop
 80018f0:	3718      	adds	r7, #24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b082      	sub	sp, #8
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	4603      	mov	r3, r0
 80018fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff ff33 	bl	8001770 <__NVIC_EnableIRQ>
}
 800190a:	bf00      	nop
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}

08001912 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001912:	b580      	push	{r7, lr}
 8001914:	b082      	sub	sp, #8
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f7ff ffa4 	bl	8001868 <SysTick_Config>
 8001920:	4603      	mov	r3, r0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800192c:	b480      	push	{r7}
 800192e:	b087      	sub	sp, #28
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001936:	2300      	movs	r3, #0
 8001938:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800193a:	e14c      	b.n	8001bd6 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	2101      	movs	r1, #1
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	fa01 f303 	lsl.w	r3, r1, r3
 8001948:	4013      	ands	r3, r2
 800194a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	2b00      	cmp	r3, #0
 8001950:	f000 813e 	beq.w	8001bd0 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f003 0303 	and.w	r3, r3, #3
 800195c:	2b01      	cmp	r3, #1
 800195e:	d005      	beq.n	800196c <HAL_GPIO_Init+0x40>
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f003 0303 	and.w	r3, r3, #3
 8001968:	2b02      	cmp	r3, #2
 800196a:	d130      	bne.n	80019ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	2203      	movs	r2, #3
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	43db      	mvns	r3, r3
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	4013      	ands	r3, r2
 8001982:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	68da      	ldr	r2, [r3, #12]
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	fa02 f303 	lsl.w	r3, r2, r3
 8001990:	693a      	ldr	r2, [r7, #16]
 8001992:	4313      	orrs	r3, r2
 8001994:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019a2:	2201      	movs	r2, #1
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	fa02 f303 	lsl.w	r3, r2, r3
 80019aa:	43db      	mvns	r3, r3
 80019ac:	693a      	ldr	r2, [r7, #16]
 80019ae:	4013      	ands	r3, r2
 80019b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	091b      	lsrs	r3, r3, #4
 80019b8:	f003 0201 	and.w	r2, r3, #1
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	fa02 f303 	lsl.w	r3, r2, r3
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f003 0303 	and.w	r3, r3, #3
 80019d6:	2b03      	cmp	r3, #3
 80019d8:	d017      	beq.n	8001a0a <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	68db      	ldr	r3, [r3, #12]
 80019de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	005b      	lsls	r3, r3, #1
 80019e4:	2203      	movs	r2, #3
 80019e6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ea:	43db      	mvns	r3, r3
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	4013      	ands	r3, r2
 80019f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	689a      	ldr	r2, [r3, #8]
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f003 0303 	and.w	r3, r3, #3
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d123      	bne.n	8001a5e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	08da      	lsrs	r2, r3, #3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	3208      	adds	r2, #8
 8001a1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a22:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	f003 0307 	and.w	r3, r3, #7
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	220f      	movs	r2, #15
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	43db      	mvns	r3, r3
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	4013      	ands	r3, r2
 8001a38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	691a      	ldr	r2, [r3, #16]
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	f003 0307 	and.w	r3, r3, #7
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	08da      	lsrs	r2, r3, #3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3208      	adds	r2, #8
 8001a58:	6939      	ldr	r1, [r7, #16]
 8001a5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	2203      	movs	r2, #3
 8001a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6e:	43db      	mvns	r3, r3
 8001a70:	693a      	ldr	r2, [r7, #16]
 8001a72:	4013      	ands	r3, r2
 8001a74:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f003 0203 	and.w	r2, r3, #3
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	fa02 f303 	lsl.w	r3, r2, r3
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	f000 8098 	beq.w	8001bd0 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001aa0:	4a54      	ldr	r2, [pc, #336]	; (8001bf4 <HAL_GPIO_Init+0x2c8>)
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	089b      	lsrs	r3, r3, #2
 8001aa6:	3302      	adds	r3, #2
 8001aa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	f003 0303 	and.w	r3, r3, #3
 8001ab4:	009b      	lsls	r3, r3, #2
 8001ab6:	220f      	movs	r2, #15
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	43db      	mvns	r3, r3
 8001abe:	693a      	ldr	r2, [r7, #16]
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001aca:	d019      	beq.n	8001b00 <HAL_GPIO_Init+0x1d4>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	4a4a      	ldr	r2, [pc, #296]	; (8001bf8 <HAL_GPIO_Init+0x2cc>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d013      	beq.n	8001afc <HAL_GPIO_Init+0x1d0>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	4a49      	ldr	r2, [pc, #292]	; (8001bfc <HAL_GPIO_Init+0x2d0>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d00d      	beq.n	8001af8 <HAL_GPIO_Init+0x1cc>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4a48      	ldr	r2, [pc, #288]	; (8001c00 <HAL_GPIO_Init+0x2d4>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d007      	beq.n	8001af4 <HAL_GPIO_Init+0x1c8>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	4a47      	ldr	r2, [pc, #284]	; (8001c04 <HAL_GPIO_Init+0x2d8>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d101      	bne.n	8001af0 <HAL_GPIO_Init+0x1c4>
 8001aec:	2304      	movs	r3, #4
 8001aee:	e008      	b.n	8001b02 <HAL_GPIO_Init+0x1d6>
 8001af0:	2307      	movs	r3, #7
 8001af2:	e006      	b.n	8001b02 <HAL_GPIO_Init+0x1d6>
 8001af4:	2303      	movs	r3, #3
 8001af6:	e004      	b.n	8001b02 <HAL_GPIO_Init+0x1d6>
 8001af8:	2302      	movs	r3, #2
 8001afa:	e002      	b.n	8001b02 <HAL_GPIO_Init+0x1d6>
 8001afc:	2301      	movs	r3, #1
 8001afe:	e000      	b.n	8001b02 <HAL_GPIO_Init+0x1d6>
 8001b00:	2300      	movs	r3, #0
 8001b02:	697a      	ldr	r2, [r7, #20]
 8001b04:	f002 0203 	and.w	r2, r2, #3
 8001b08:	0092      	lsls	r2, r2, #2
 8001b0a:	4093      	lsls	r3, r2
 8001b0c:	693a      	ldr	r2, [r7, #16]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b12:	4938      	ldr	r1, [pc, #224]	; (8001bf4 <HAL_GPIO_Init+0x2c8>)
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	089b      	lsrs	r3, r3, #2
 8001b18:	3302      	adds	r3, #2
 8001b1a:	693a      	ldr	r2, [r7, #16]
 8001b1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b20:	4b39      	ldr	r3, [pc, #228]	; (8001c08 <HAL_GPIO_Init+0x2dc>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d003      	beq.n	8001b44 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001b3c:	693a      	ldr	r2, [r7, #16]
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b44:	4a30      	ldr	r2, [pc, #192]	; (8001c08 <HAL_GPIO_Init+0x2dc>)
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001b4a:	4b2f      	ldr	r3, [pc, #188]	; (8001c08 <HAL_GPIO_Init+0x2dc>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	43db      	mvns	r3, r3
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	4013      	ands	r3, r2
 8001b58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d003      	beq.n	8001b6e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b6e:	4a26      	ldr	r2, [pc, #152]	; (8001c08 <HAL_GPIO_Init+0x2dc>)
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001b74:	4b24      	ldr	r3, [pc, #144]	; (8001c08 <HAL_GPIO_Init+0x2dc>)
 8001b76:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001b7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	43db      	mvns	r3, r3
 8001b80:	693a      	ldr	r2, [r7, #16]
 8001b82:	4013      	ands	r3, r2
 8001b84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d003      	beq.n	8001b9a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	4313      	orrs	r3, r2
 8001b98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b9a:	4a1b      	ldr	r2, [pc, #108]	; (8001c08 <HAL_GPIO_Init+0x2dc>)
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8001ba2:	4b19      	ldr	r3, [pc, #100]	; (8001c08 <HAL_GPIO_Init+0x2dc>)
 8001ba4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	43db      	mvns	r3, r3
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d003      	beq.n	8001bc8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001bc0:	693a      	ldr	r2, [r7, #16]
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001bc8:	4a0f      	ldr	r2, [pc, #60]	; (8001c08 <HAL_GPIO_Init+0x2dc>)
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	fa22 f303 	lsr.w	r3, r2, r3
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	f47f aeab 	bne.w	800193c <HAL_GPIO_Init+0x10>
  }
}
 8001be6:	bf00      	nop
 8001be8:	bf00      	nop
 8001bea:	371c      	adds	r7, #28
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr
 8001bf4:	40010000 	.word	0x40010000
 8001bf8:	48000400 	.word	0x48000400
 8001bfc:	48000800 	.word	0x48000800
 8001c00:	48000c00 	.word	0x48000c00
 8001c04:	48001000 	.word	0x48001000
 8001c08:	58000800 	.word	0x58000800

08001c0c <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b085      	sub	sp, #20
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	460b      	mov	r3, r1
 8001c16:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	691a      	ldr	r2, [r3, #16]
 8001c1c:	887b      	ldrh	r3, [r7, #2]
 8001c1e:	4013      	ands	r3, r2
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d002      	beq.n	8001c2a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c24:	2301      	movs	r3, #1
 8001c26:	73fb      	strb	r3, [r7, #15]
 8001c28:	e001      	b.n	8001c2e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3714      	adds	r7, #20
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	460b      	mov	r3, r1
 8001c46:	807b      	strh	r3, [r7, #2]
 8001c48:	4613      	mov	r3, r2
 8001c4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c4c:	787b      	ldrb	r3, [r7, #1]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d003      	beq.n	8001c5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c52:	887a      	ldrh	r2, [r7, #2]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c58:	e002      	b.n	8001c60 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c5a:	887a      	ldrh	r2, [r7, #2]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001c60:	bf00      	nop
 8001c62:	370c      	adds	r7, #12
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001c76:	4b08      	ldr	r3, [pc, #32]	; (8001c98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c78:	68da      	ldr	r2, [r3, #12]
 8001c7a:	88fb      	ldrh	r3, [r7, #6]
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d006      	beq.n	8001c90 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c82:	4a05      	ldr	r2, [pc, #20]	; (8001c98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c84:	88fb      	ldrh	r3, [r7, #6]
 8001c86:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c88:	88fb      	ldrh	r3, [r7, #6]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff fa5a 	bl	8001144 <HAL_GPIO_EXTI_Callback>
  }
}
 8001c90:	bf00      	nop
 8001c92:	3708      	adds	r7, #8
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	58000800 	.word	0x58000800

08001c9c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ca0:	4b05      	ldr	r3, [pc, #20]	; (8001cb8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a04      	ldr	r2, [pc, #16]	; (8001cb8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001ca6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001caa:	6013      	str	r3, [r2, #0]
}
 8001cac:	bf00      	nop
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	58000400 	.word	0x58000400

08001cbc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001cc0:	4b04      	ldr	r3, [pc, #16]	; (8001cd4 <HAL_PWREx_GetVoltageRange+0x18>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	58000400 	.word	0x58000400

08001cd8 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001cdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ce6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001cea:	d101      	bne.n	8001cf0 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001cec:	2301      	movs	r3, #1
 8001cee:	e000      	b.n	8001cf2 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001cf0:	2300      	movs	r3, #0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001d00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d0e:	6013      	str	r3, [r2, #0]
}
 8001d10:	bf00      	nop
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr

08001d1a <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001d1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d2c:	6013      	str	r3, [r2, #0]
}
 8001d2e:	bf00      	nop
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001d3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d46:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001d4a:	d101      	bne.n	8001d50 <LL_RCC_HSE_IsReady+0x18>
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e000      	b.n	8001d52 <LL_RCC_HSE_IsReady+0x1a>
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001d60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d6e:	6013      	str	r3, [r2, #0]
}
 8001d70:	bf00      	nop
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr

08001d7a <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001d7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d8c:	6013      	str	r3, [r2, #0]
}
 8001d8e:	bf00      	nop
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001d9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001da6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001daa:	d101      	bne.n	8001db0 <LL_RCC_HSI_IsReady+0x18>
 8001dac:	2301      	movs	r3, #1
 8001dae:	e000      	b.n	8001db2 <LL_RCC_HSI_IsReady+0x1a>
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001dc4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	061b      	lsls	r3, r3, #24
 8001dd2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	604b      	str	r3, [r1, #4]
}
 8001dda:	bf00      	nop
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr

08001de6 <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 8001de6:	b480      	push	{r7}
 8001de8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001dea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001df2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001df6:	f043 0301 	orr.w	r3, r3, #1
 8001dfa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8001dfe:	bf00      	nop
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr

08001e08 <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001e0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e10:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e14:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e18:	f023 0301 	bic.w	r3, r3, #1
 8001e1c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr

08001e2a <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001e2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e32:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e36:	f003 0302 	and.w	r3, r3, #2
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d101      	bne.n	8001e42 <LL_RCC_HSI48_IsReady+0x18>
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e000      	b.n	8001e44 <LL_RCC_HSI48_IsReady+0x1a>
 8001e42:	2300      	movs	r3, #0
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001e52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e5a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e5e:	f043 0301 	orr.w	r3, r3, #1
 8001e62:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001e66:	bf00      	nop
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001e74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e7c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e80:	f023 0301 	bic.w	r3, r3, #1
 8001e84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001e88:	bf00      	nop
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr

08001e92 <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 8001e92:	b480      	push	{r7}
 8001e94:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001e96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e9e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ea2:	f043 0304 	orr.w	r3, r3, #4
 8001ea6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001eaa:	bf00      	nop
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001eb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ec0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ec4:	f023 0304 	bic.w	r3, r3, #4
 8001ec8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001ecc:	bf00      	nop
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr

08001ed6 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001eda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d101      	bne.n	8001eee <LL_RCC_LSE_IsReady+0x18>
 8001eea:	2301      	movs	r3, #1
 8001eec:	e000      	b.n	8001ef0 <LL_RCC_LSE_IsReady+0x1a>
 8001eee:	2300      	movs	r3, #0
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr

08001efa <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8001efa:	b480      	push	{r7}
 8001efc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001efe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f06:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f0a:	f043 0301 	orr.w	r3, r3, #1
 8001f0e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001f12:	bf00      	nop
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001f20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f24:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f28:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f2c:	f023 0301 	bic.w	r3, r3, #1
 8001f30:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001f34:	bf00      	nop
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr

08001f3e <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8001f3e:	b480      	push	{r7}
 8001f40:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001f42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	2b02      	cmp	r3, #2
 8001f50:	d101      	bne.n	8001f56 <LL_RCC_LSI1_IsReady+0x18>
 8001f52:	2301      	movs	r3, #1
 8001f54:	e000      	b.n	8001f58 <LL_RCC_LSI1_IsReady+0x1a>
 8001f56:	2300      	movs	r3, #0
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr

08001f62 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8001f62:	b480      	push	{r7}
 8001f64:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001f66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f6e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f72:	f043 0304 	orr.w	r3, r3, #4
 8001f76:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001f7a:	bf00      	nop
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001f88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f90:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f94:	f023 0304 	bic.w	r3, r3, #4
 8001f98:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001f9c:	bf00      	nop
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr

08001fa6 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8001fa6:	b480      	push	{r7}
 8001fa8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001faa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fb2:	f003 0308 	and.w	r3, r3, #8
 8001fb6:	2b08      	cmp	r3, #8
 8001fb8:	d101      	bne.n	8001fbe <LL_RCC_LSI2_IsReady+0x18>
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e000      	b.n	8001fc0 <LL_RCC_LSI2_IsReady+0x1a>
 8001fbe:	2300      	movs	r3, #0
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr

08001fca <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	b083      	sub	sp, #12
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8001fd2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fda:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	021b      	lsls	r3, r3, #8
 8001fe2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001ffc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002006:	f043 0301 	orr.w	r3, r3, #1
 800200a:	6013      	str	r3, [r2, #0]
}
 800200c:	bf00      	nop
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr

08002016 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8002016:	b480      	push	{r7}
 8002018:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800201a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002024:	f023 0301 	bic.w	r3, r3, #1
 8002028:	6013      	str	r3, [r2, #0]
}
 800202a:	bf00      	nop
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002038:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	2b02      	cmp	r3, #2
 8002044:	d101      	bne.n	800204a <LL_RCC_MSI_IsReady+0x16>
 8002046:	2301      	movs	r3, #1
 8002048:	e000      	b.n	800204c <LL_RCC_MSI_IsReady+0x18>
 800204a:	2300      	movs	r3, #0
}
 800204c:	4618      	mov	r0, r3
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr

08002056 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8002056:	b480      	push	{r7}
 8002058:	b083      	sub	sp, #12
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800205e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002068:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4313      	orrs	r3, r2
 8002070:	600b      	str	r3, [r1, #0]
}
 8002072:	bf00      	nop
 8002074:	370c      	adds	r7, #12
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr

0800207e <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800207e:	b480      	push	{r7}
 8002080:	b083      	sub	sp, #12
 8002082:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8002084:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800208e:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2bb0      	cmp	r3, #176	; 0xb0
 8002094:	d901      	bls.n	800209a <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8002096:	23b0      	movs	r3, #176	; 0xb0
 8002098:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 800209a:	687b      	ldr	r3, [r7, #4]
}
 800209c:	4618      	mov	r0, r3
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80020b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	021b      	lsls	r3, r3, #8
 80020be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80020c2:	4313      	orrs	r3, r2
 80020c4:	604b      	str	r3, [r1, #4]
}
 80020c6:	bf00      	nop
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80020d2:	b480      	push	{r7}
 80020d4:	b083      	sub	sp, #12
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80020da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f023 0203 	bic.w	r2, r3, #3
 80020e4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	608b      	str	r3, [r1, #8]
}
 80020ee:	bf00      	nop
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr

080020fa <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80020fa:	b480      	push	{r7}
 80020fc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80020fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	f003 030c 	and.w	r3, r3, #12
}
 8002108:	4618      	mov	r0, r3
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002112:	b480      	push	{r7}
 8002114:	b083      	sub	sp, #12
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800211a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002124:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4313      	orrs	r3, r2
 800212c:	608b      	str	r3, [r1, #8]
}
 800212e:	bf00      	nop
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800213a:	b480      	push	{r7}
 800213c:	b083      	sub	sp, #12
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8002142:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002146:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800214a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800214e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4313      	orrs	r3, r2
 8002156:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800215a:	bf00      	nop
 800215c:	370c      	adds	r7, #12
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr

08002166 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8002166:	b480      	push	{r7}
 8002168:	b083      	sub	sp, #12
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800216e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002172:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002176:	f023 020f 	bic.w	r2, r3, #15
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	091b      	lsrs	r3, r3, #4
 800217e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002182:	4313      	orrs	r3, r2
 8002184:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8002188:	bf00      	nop
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800219c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	608b      	str	r3, [r1, #8]
}
 80021b0:	bf00      	nop
 80021b2:	370c      	adds	r7, #12
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80021c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80021ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	608b      	str	r3, [r1, #8]
}
 80021d8:	bf00      	nop
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80021e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr

080021fc <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002200:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002204:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002208:	011b      	lsls	r3, r3, #4
 800220a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800220e:	4618      	mov	r0, r3
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800221c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002226:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800222a:	6013      	str	r3, [r2, #0]
}
 800222c:	bf00      	nop
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr

08002236 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8002236:	b480      	push	{r7}
 8002238:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800223a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002244:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002248:	6013      	str	r3, [r2, #0]
}
 800224a:	bf00      	nop
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002258:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002262:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002266:	d101      	bne.n	800226c <LL_RCC_PLL_IsReady+0x18>
 8002268:	2301      	movs	r3, #1
 800226a:	e000      	b.n	800226e <LL_RCC_PLL_IsReady+0x1a>
 800226c:	2300      	movs	r3, #0
}
 800226e:	4618      	mov	r0, r3
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800227c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002280:	68db      	ldr	r3, [r3, #12]
 8002282:	0a1b      	lsrs	r3, r3, #8
 8002284:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002288:	4618      	mov	r0, r3
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr

08002292 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002292:	b480      	push	{r7}
 8002294:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002296:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr

080022aa <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80022aa:	b480      	push	{r7}
 80022ac:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80022ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr

080022c2 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80022c2:	b480      	push	{r7}
 80022c4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80022c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	f003 0303 	and.w	r3, r3, #3
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr

080022da <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80022da:	b480      	push	{r7}
 80022dc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80022de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022ec:	d101      	bne.n	80022f2 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80022ee:	2301      	movs	r3, #1
 80022f0:	e000      	b.n	80022f4 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr

080022fe <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80022fe:	b480      	push	{r7}
 8002300:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002302:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002306:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800230a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800230e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002312:	d101      	bne.n	8002318 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8002314:	2301      	movs	r3, #1
 8002316:	e000      	b.n	800231a <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002318:	2300      	movs	r3, #0
}
 800231a:	4618      	mov	r0, r3
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002328:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800232c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002330:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002334:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002338:	d101      	bne.n	800233e <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800233a:	2301      	movs	r3, #1
 800233c:	e000      	b.n	8002340 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800233e:	2300      	movs	r3, #0
}
 8002340:	4618      	mov	r0, r3
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr

0800234a <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800234a:	b480      	push	{r7}
 800234c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800234e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002358:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800235c:	d101      	bne.n	8002362 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800235e:	2301      	movs	r3, #1
 8002360:	e000      	b.n	8002364 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002362:	2300      	movs	r3, #0
}
 8002364:	4618      	mov	r0, r3
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr

0800236e <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800236e:	b480      	push	{r7}
 8002370:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002372:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800237c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002380:	d101      	bne.n	8002386 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002382:	2301      	movs	r3, #1
 8002384:	e000      	b.n	8002388 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002386:	2300      	movs	r3, #0
}
 8002388:	4618      	mov	r0, r3
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
	...

08002394 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002394:	b590      	push	{r4, r7, lr}
 8002396:	b08d      	sub	sp, #52	; 0x34
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d101      	bne.n	80023a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e363      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0320 	and.w	r3, r3, #32
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	f000 808d 	beq.w	80024ce <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023b4:	f7ff fea1 	bl	80020fa <LL_RCC_GetSysClkSource>
 80023b8:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023ba:	f7ff ff82 	bl	80022c2 <LL_RCC_PLL_GetMainSource>
 80023be:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80023c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d005      	beq.n	80023d2 <HAL_RCC_OscConfig+0x3e>
 80023c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023c8:	2b0c      	cmp	r3, #12
 80023ca:	d147      	bne.n	800245c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80023cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d144      	bne.n	800245c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	69db      	ldr	r3, [r3, #28]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d101      	bne.n	80023de <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e347      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80023e2:	f7ff fe4c 	bl	800207e <LL_RCC_MSI_GetRange>
 80023e6:	4603      	mov	r3, r0
 80023e8:	429c      	cmp	r4, r3
 80023ea:	d914      	bls.n	8002416 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f0:	4618      	mov	r0, r3
 80023f2:	f000 fd03 	bl	8002dfc <RCC_SetFlashLatencyFromMSIRange>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e336      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002404:	4618      	mov	r0, r3
 8002406:	f7ff fe26 	bl	8002056 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6a1b      	ldr	r3, [r3, #32]
 800240e:	4618      	mov	r0, r3
 8002410:	f7ff fe4a 	bl	80020a8 <LL_RCC_MSI_SetCalibTrimming>
 8002414:	e013      	b.n	800243e <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800241a:	4618      	mov	r0, r3
 800241c:	f7ff fe1b 	bl	8002056 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6a1b      	ldr	r3, [r3, #32]
 8002424:	4618      	mov	r0, r3
 8002426:	f7ff fe3f 	bl	80020a8 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242e:	4618      	mov	r0, r3
 8002430:	f000 fce4 	bl	8002dfc <RCC_SetFlashLatencyFromMSIRange>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d001      	beq.n	800243e <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e317      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800243e:	f000 fcc9 	bl	8002dd4 <HAL_RCC_GetHCLKFreq>
 8002442:	4603      	mov	r3, r0
 8002444:	4aa4      	ldr	r2, [pc, #656]	; (80026d8 <HAL_RCC_OscConfig+0x344>)
 8002446:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002448:	4ba4      	ldr	r3, [pc, #656]	; (80026dc <HAL_RCC_OscConfig+0x348>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4618      	mov	r0, r3
 800244e:	f7ff f8d3 	bl	80015f8 <HAL_InitTick>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d039      	beq.n	80024cc <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e308      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	69db      	ldr	r3, [r3, #28]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d01e      	beq.n	80024a2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002464:	f7ff fdc8 	bl	8001ff8 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002468:	f7ff f914 	bl	8001694 <HAL_GetTick>
 800246c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800246e:	e008      	b.n	8002482 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002470:	f7ff f910 	bl	8001694 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b02      	cmp	r3, #2
 800247c:	d901      	bls.n	8002482 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e2f5      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002482:	f7ff fdd7 	bl	8002034 <LL_RCC_MSI_IsReady>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d0f1      	beq.n	8002470 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002490:	4618      	mov	r0, r3
 8002492:	f7ff fde0 	bl	8002056 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6a1b      	ldr	r3, [r3, #32]
 800249a:	4618      	mov	r0, r3
 800249c:	f7ff fe04 	bl	80020a8 <LL_RCC_MSI_SetCalibTrimming>
 80024a0:	e015      	b.n	80024ce <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80024a2:	f7ff fdb8 	bl	8002016 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024a6:	f7ff f8f5 	bl	8001694 <HAL_GetTick>
 80024aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80024ac:	e008      	b.n	80024c0 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024ae:	f7ff f8f1 	bl	8001694 <HAL_GetTick>
 80024b2:	4602      	mov	r2, r0
 80024b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d901      	bls.n	80024c0 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e2d6      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 80024c0:	f7ff fdb8 	bl	8002034 <LL_RCC_MSI_IsReady>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d1f1      	bne.n	80024ae <HAL_RCC_OscConfig+0x11a>
 80024ca:	e000      	b.n	80024ce <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80024cc:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0301 	and.w	r3, r3, #1
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d047      	beq.n	800256a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024da:	f7ff fe0e 	bl	80020fa <LL_RCC_GetSysClkSource>
 80024de:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024e0:	f7ff feef 	bl	80022c2 <LL_RCC_PLL_GetMainSource>
 80024e4:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80024e6:	6a3b      	ldr	r3, [r7, #32]
 80024e8:	2b08      	cmp	r3, #8
 80024ea:	d005      	beq.n	80024f8 <HAL_RCC_OscConfig+0x164>
 80024ec:	6a3b      	ldr	r3, [r7, #32]
 80024ee:	2b0c      	cmp	r3, #12
 80024f0:	d108      	bne.n	8002504 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	2b03      	cmp	r3, #3
 80024f6:	d105      	bne.n	8002504 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d134      	bne.n	800256a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e2b4      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800250c:	d102      	bne.n	8002514 <HAL_RCC_OscConfig+0x180>
 800250e:	f7ff fbf5 	bl	8001cfc <LL_RCC_HSE_Enable>
 8002512:	e001      	b.n	8002518 <HAL_RCC_OscConfig+0x184>
 8002514:	f7ff fc01 	bl	8001d1a <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d012      	beq.n	8002546 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002520:	f7ff f8b8 	bl	8001694 <HAL_GetTick>
 8002524:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002526:	e008      	b.n	800253a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002528:	f7ff f8b4 	bl	8001694 <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	2b64      	cmp	r3, #100	; 0x64
 8002534:	d901      	bls.n	800253a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e299      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800253a:	f7ff fbfd 	bl	8001d38 <LL_RCC_HSE_IsReady>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d0f1      	beq.n	8002528 <HAL_RCC_OscConfig+0x194>
 8002544:	e011      	b.n	800256a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002546:	f7ff f8a5 	bl	8001694 <HAL_GetTick>
 800254a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800254c:	e008      	b.n	8002560 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800254e:	f7ff f8a1 	bl	8001694 <HAL_GetTick>
 8002552:	4602      	mov	r2, r0
 8002554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	2b64      	cmp	r3, #100	; 0x64
 800255a:	d901      	bls.n	8002560 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800255c:	2303      	movs	r3, #3
 800255e:	e286      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002560:	f7ff fbea 	bl	8001d38 <LL_RCC_HSE_IsReady>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d1f1      	bne.n	800254e <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0302 	and.w	r3, r3, #2
 8002572:	2b00      	cmp	r3, #0
 8002574:	d04c      	beq.n	8002610 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002576:	f7ff fdc0 	bl	80020fa <LL_RCC_GetSysClkSource>
 800257a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800257c:	f7ff fea1 	bl	80022c2 <LL_RCC_PLL_GetMainSource>
 8002580:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	2b04      	cmp	r3, #4
 8002586:	d005      	beq.n	8002594 <HAL_RCC_OscConfig+0x200>
 8002588:	69bb      	ldr	r3, [r7, #24]
 800258a:	2b0c      	cmp	r3, #12
 800258c:	d10e      	bne.n	80025ac <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	2b02      	cmp	r3, #2
 8002592:	d10b      	bne.n	80025ac <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d101      	bne.n	80025a0 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	e266      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	691b      	ldr	r3, [r3, #16]
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7ff fc09 	bl	8001dbc <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80025aa:	e031      	b.n	8002610 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d019      	beq.n	80025e8 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025b4:	f7ff fbd2 	bl	8001d5c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025b8:	f7ff f86c 	bl	8001694 <HAL_GetTick>
 80025bc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80025be:	e008      	b.n	80025d2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025c0:	f7ff f868 	bl	8001694 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e24d      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 80025d2:	f7ff fbe1 	bl	8001d98 <LL_RCC_HSI_IsReady>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d0f1      	beq.n	80025c0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	691b      	ldr	r3, [r3, #16]
 80025e0:	4618      	mov	r0, r3
 80025e2:	f7ff fbeb 	bl	8001dbc <LL_RCC_HSI_SetCalibTrimming>
 80025e6:	e013      	b.n	8002610 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025e8:	f7ff fbc7 	bl	8001d7a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ec:	f7ff f852 	bl	8001694 <HAL_GetTick>
 80025f0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80025f2:	e008      	b.n	8002606 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025f4:	f7ff f84e 	bl	8001694 <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d901      	bls.n	8002606 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e233      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002606:	f7ff fbc7 	bl	8001d98 <LL_RCC_HSI_IsReady>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d1f1      	bne.n	80025f4 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 0308 	and.w	r3, r3, #8
 8002618:	2b00      	cmp	r3, #0
 800261a:	d106      	bne.n	800262a <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002624:	2b00      	cmp	r3, #0
 8002626:	f000 80a3 	beq.w	8002770 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	695b      	ldr	r3, [r3, #20]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d076      	beq.n	8002720 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0310 	and.w	r3, r3, #16
 800263a:	2b00      	cmp	r3, #0
 800263c:	d046      	beq.n	80026cc <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800263e:	f7ff fc7e 	bl	8001f3e <LL_RCC_LSI1_IsReady>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d113      	bne.n	8002670 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8002648:	f7ff fc57 	bl	8001efa <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800264c:	f7ff f822 	bl	8001694 <HAL_GetTick>
 8002650:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002654:	f7ff f81e 	bl	8001694 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b02      	cmp	r3, #2
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e203      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002666:	f7ff fc6a 	bl	8001f3e <LL_RCC_LSI1_IsReady>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d0f1      	beq.n	8002654 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8002670:	f7ff fc77 	bl	8001f62 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002674:	f7ff f80e 	bl	8001694 <HAL_GetTick>
 8002678:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800267a:	e008      	b.n	800268e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800267c:	f7ff f80a 	bl	8001694 <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	2b03      	cmp	r3, #3
 8002688:	d901      	bls.n	800268e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e1ef      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800268e:	f7ff fc8a 	bl	8001fa6 <LL_RCC_LSI2_IsReady>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d0f1      	beq.n	800267c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	699b      	ldr	r3, [r3, #24]
 800269c:	4618      	mov	r0, r3
 800269e:	f7ff fc94 	bl	8001fca <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80026a2:	f7ff fc3b 	bl	8001f1c <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a6:	f7fe fff5 	bl	8001694 <HAL_GetTick>
 80026aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80026ac:	e008      	b.n	80026c0 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80026ae:	f7fe fff1 	bl	8001694 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	d901      	bls.n	80026c0 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80026bc:	2303      	movs	r3, #3
 80026be:	e1d6      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80026c0:	f7ff fc3d 	bl	8001f3e <LL_RCC_LSI1_IsReady>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d1f1      	bne.n	80026ae <HAL_RCC_OscConfig+0x31a>
 80026ca:	e051      	b.n	8002770 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80026cc:	f7ff fc15 	bl	8001efa <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026d0:	f7fe ffe0 	bl	8001694 <HAL_GetTick>
 80026d4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80026d6:	e00c      	b.n	80026f2 <HAL_RCC_OscConfig+0x35e>
 80026d8:	20000008 	.word	0x20000008
 80026dc:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80026e0:	f7fe ffd8 	bl	8001694 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d901      	bls.n	80026f2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80026ee:	2303      	movs	r3, #3
 80026f0:	e1bd      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80026f2:	f7ff fc24 	bl	8001f3e <LL_RCC_LSI1_IsReady>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d0f1      	beq.n	80026e0 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80026fc:	f7ff fc42 	bl	8001f84 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002700:	e008      	b.n	8002714 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002702:	f7fe ffc7 	bl	8001694 <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	2b03      	cmp	r3, #3
 800270e:	d901      	bls.n	8002714 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e1ac      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002714:	f7ff fc47 	bl	8001fa6 <LL_RCC_LSI2_IsReady>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d1f1      	bne.n	8002702 <HAL_RCC_OscConfig+0x36e>
 800271e:	e027      	b.n	8002770 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8002720:	f7ff fc30 	bl	8001f84 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002724:	f7fe ffb6 	bl	8001694 <HAL_GetTick>
 8002728:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800272a:	e008      	b.n	800273e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800272c:	f7fe ffb2 	bl	8001694 <HAL_GetTick>
 8002730:	4602      	mov	r2, r0
 8002732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	2b03      	cmp	r3, #3
 8002738:	d901      	bls.n	800273e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e197      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800273e:	f7ff fc32 	bl	8001fa6 <LL_RCC_LSI2_IsReady>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d1f1      	bne.n	800272c <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8002748:	f7ff fbe8 	bl	8001f1c <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800274c:	f7fe ffa2 	bl	8001694 <HAL_GetTick>
 8002750:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002752:	e008      	b.n	8002766 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002754:	f7fe ff9e 	bl	8001694 <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	2b02      	cmp	r3, #2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e183      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002766:	f7ff fbea 	bl	8001f3e <LL_RCC_LSI1_IsReady>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d1f1      	bne.n	8002754 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0304 	and.w	r3, r3, #4
 8002778:	2b00      	cmp	r3, #0
 800277a:	d05b      	beq.n	8002834 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800277c:	4ba7      	ldr	r3, [pc, #668]	; (8002a1c <HAL_RCC_OscConfig+0x688>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002784:	2b00      	cmp	r3, #0
 8002786:	d114      	bne.n	80027b2 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002788:	f7ff fa88 	bl	8001c9c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800278c:	f7fe ff82 	bl	8001694 <HAL_GetTick>
 8002790:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002792:	e008      	b.n	80027a6 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002794:	f7fe ff7e 	bl	8001694 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d901      	bls.n	80027a6 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e163      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027a6:	4b9d      	ldr	r3, [pc, #628]	; (8002a1c <HAL_RCC_OscConfig+0x688>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d0f0      	beq.n	8002794 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d102      	bne.n	80027c0 <HAL_RCC_OscConfig+0x42c>
 80027ba:	f7ff fb48 	bl	8001e4e <LL_RCC_LSE_Enable>
 80027be:	e00c      	b.n	80027da <HAL_RCC_OscConfig+0x446>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	2b05      	cmp	r3, #5
 80027c6:	d104      	bne.n	80027d2 <HAL_RCC_OscConfig+0x43e>
 80027c8:	f7ff fb63 	bl	8001e92 <LL_RCC_LSE_EnableBypass>
 80027cc:	f7ff fb3f 	bl	8001e4e <LL_RCC_LSE_Enable>
 80027d0:	e003      	b.n	80027da <HAL_RCC_OscConfig+0x446>
 80027d2:	f7ff fb4d 	bl	8001e70 <LL_RCC_LSE_Disable>
 80027d6:	f7ff fb6d 	bl	8001eb4 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d014      	beq.n	800280c <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027e2:	f7fe ff57 	bl	8001694 <HAL_GetTick>
 80027e6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80027e8:	e00a      	b.n	8002800 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ea:	f7fe ff53 	bl	8001694 <HAL_GetTick>
 80027ee:	4602      	mov	r2, r0
 80027f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d901      	bls.n	8002800 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e136      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002800:	f7ff fb69 	bl	8001ed6 <LL_RCC_LSE_IsReady>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d0ef      	beq.n	80027ea <HAL_RCC_OscConfig+0x456>
 800280a:	e013      	b.n	8002834 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800280c:	f7fe ff42 	bl	8001694 <HAL_GetTick>
 8002810:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002812:	e00a      	b.n	800282a <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002814:	f7fe ff3e 	bl	8001694 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002822:	4293      	cmp	r3, r2
 8002824:	d901      	bls.n	800282a <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e121      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800282a:	f7ff fb54 	bl	8001ed6 <LL_RCC_LSE_IsReady>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d1ef      	bne.n	8002814 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800283c:	2b00      	cmp	r3, #0
 800283e:	d02c      	beq.n	800289a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002844:	2b00      	cmp	r3, #0
 8002846:	d014      	beq.n	8002872 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002848:	f7ff facd 	bl	8001de6 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800284c:	f7fe ff22 	bl	8001694 <HAL_GetTick>
 8002850:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002852:	e008      	b.n	8002866 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002854:	f7fe ff1e 	bl	8001694 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	2b02      	cmp	r3, #2
 8002860:	d901      	bls.n	8002866 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e103      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002866:	f7ff fae0 	bl	8001e2a <LL_RCC_HSI48_IsReady>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d0f1      	beq.n	8002854 <HAL_RCC_OscConfig+0x4c0>
 8002870:	e013      	b.n	800289a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002872:	f7ff fac9 	bl	8001e08 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002876:	f7fe ff0d 	bl	8001694 <HAL_GetTick>
 800287a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800287c:	e008      	b.n	8002890 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800287e:	f7fe ff09 	bl	8001694 <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	2b02      	cmp	r3, #2
 800288a:	d901      	bls.n	8002890 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e0ee      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002890:	f7ff facb 	bl	8001e2a <LL_RCC_HSI48_IsReady>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d1f1      	bne.n	800287e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800289e:	2b00      	cmp	r3, #0
 80028a0:	f000 80e4 	beq.w	8002a6c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028a4:	f7ff fc29 	bl	80020fa <LL_RCC_GetSysClkSource>
 80028a8:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80028aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028b6:	2b02      	cmp	r3, #2
 80028b8:	f040 80b4 	bne.w	8002a24 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f003 0203 	and.w	r2, r3, #3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d123      	bne.n	8002912 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d11c      	bne.n	8002912 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	0a1b      	lsrs	r3, r3, #8
 80028dc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d114      	bne.n	8002912 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d10d      	bne.n	8002912 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002900:	429a      	cmp	r2, r3
 8002902:	d106      	bne.n	8002912 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800290e:	429a      	cmp	r2, r3
 8002910:	d05d      	beq.n	80029ce <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	2b0c      	cmp	r3, #12
 8002916:	d058      	beq.n	80029ca <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002918:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d001      	beq.n	800292a <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e0a1      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800292a:	f7ff fc84 	bl	8002236 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800292e:	f7fe feb1 	bl	8001694 <HAL_GetTick>
 8002932:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002934:	e008      	b.n	8002948 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002936:	f7fe fead 	bl	8001694 <HAL_GetTick>
 800293a:	4602      	mov	r2, r0
 800293c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	2b02      	cmp	r3, #2
 8002942:	d901      	bls.n	8002948 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e092      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002948:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d1ef      	bne.n	8002936 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002956:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800295a:	68da      	ldr	r2, [r3, #12]
 800295c:	4b30      	ldr	r3, [pc, #192]	; (8002a20 <HAL_RCC_OscConfig+0x68c>)
 800295e:	4013      	ands	r3, r2
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002968:	4311      	orrs	r1, r2
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800296e:	0212      	lsls	r2, r2, #8
 8002970:	4311      	orrs	r1, r2
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002976:	4311      	orrs	r1, r2
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800297c:	4311      	orrs	r1, r2
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002982:	430a      	orrs	r2, r1
 8002984:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002988:	4313      	orrs	r3, r2
 800298a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800298c:	f7ff fc44 	bl	8002218 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002990:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800299a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800299e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029a0:	f7fe fe78 	bl	8001694 <HAL_GetTick>
 80029a4:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029a6:	e008      	b.n	80029ba <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029a8:	f7fe fe74 	bl	8001694 <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d901      	bls.n	80029ba <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e059      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d0ef      	beq.n	80029a8 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029c8:	e050      	b.n	8002a6c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e04f      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d147      	bne.n	8002a6c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80029dc:	f7ff fc1c 	bl	8002218 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80029ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029ee:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80029f0:	f7fe fe50 	bl	8001694 <HAL_GetTick>
 80029f4:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f8:	f7fe fe4c 	bl	8001694 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e031      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d0ef      	beq.n	80029f8 <HAL_RCC_OscConfig+0x664>
 8002a18:	e028      	b.n	8002a6c <HAL_RCC_OscConfig+0x6d8>
 8002a1a:	bf00      	nop
 8002a1c:	58000400 	.word	0x58000400
 8002a20:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	2b0c      	cmp	r3, #12
 8002a28:	d01e      	beq.n	8002a68 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a2a:	f7ff fc04 	bl	8002236 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a2e:	f7fe fe31 	bl	8001694 <HAL_GetTick>
 8002a32:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a34:	e008      	b.n	8002a48 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a36:	f7fe fe2d 	bl	8001694 <HAL_GetTick>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	d901      	bls.n	8002a48 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8002a44:	2303      	movs	r3, #3
 8002a46:	e012      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1ef      	bne.n	8002a36 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002a56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a5a:	68da      	ldr	r2, [r3, #12]
 8002a5c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a60:	4b05      	ldr	r3, [pc, #20]	; (8002a78 <HAL_RCC_OscConfig+0x6e4>)
 8002a62:	4013      	ands	r3, r2
 8002a64:	60cb      	str	r3, [r1, #12]
 8002a66:	e001      	b.n	8002a6c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e000      	b.n	8002a6e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8002a6c:	2300      	movs	r3, #0
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3734      	adds	r7, #52	; 0x34
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd90      	pop	{r4, r7, pc}
 8002a76:	bf00      	nop
 8002a78:	eefefffc 	.word	0xeefefffc

08002a7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d101      	bne.n	8002a90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e12d      	b.n	8002cec <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a90:	4b98      	ldr	r3, [pc, #608]	; (8002cf4 <HAL_RCC_ClockConfig+0x278>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0307 	and.w	r3, r3, #7
 8002a98:	683a      	ldr	r2, [r7, #0]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d91b      	bls.n	8002ad6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a9e:	4b95      	ldr	r3, [pc, #596]	; (8002cf4 <HAL_RCC_ClockConfig+0x278>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f023 0207 	bic.w	r2, r3, #7
 8002aa6:	4993      	ldr	r1, [pc, #588]	; (8002cf4 <HAL_RCC_ClockConfig+0x278>)
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002aae:	f7fe fdf1 	bl	8001694 <HAL_GetTick>
 8002ab2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ab4:	e008      	b.n	8002ac8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002ab6:	f7fe fded 	bl	8001694 <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d901      	bls.n	8002ac8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e111      	b.n	8002cec <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ac8:	4b8a      	ldr	r3, [pc, #552]	; (8002cf4 <HAL_RCC_ClockConfig+0x278>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0307 	and.w	r3, r3, #7
 8002ad0:	683a      	ldr	r2, [r7, #0]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d1ef      	bne.n	8002ab6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0302 	and.w	r3, r3, #2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d016      	beq.n	8002b10 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7ff fb13 	bl	8002112 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002aec:	f7fe fdd2 	bl	8001694 <HAL_GetTick>
 8002af0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002af4:	f7fe fdce 	bl	8001694 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e0f2      	b.n	8002cec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002b06:	f7ff fbe8 	bl	80022da <LL_RCC_IsActiveFlag_HPRE>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d0f1      	beq.n	8002af4 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0320 	and.w	r3, r3, #32
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d016      	beq.n	8002b4a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	695b      	ldr	r3, [r3, #20]
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff fb0a 	bl	800213a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002b26:	f7fe fdb5 	bl	8001694 <HAL_GetTick>
 8002b2a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002b2c:	e008      	b.n	8002b40 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002b2e:	f7fe fdb1 	bl	8001694 <HAL_GetTick>
 8002b32:	4602      	mov	r2, r0
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d901      	bls.n	8002b40 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e0d5      	b.n	8002cec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002b40:	f7ff fbdd 	bl	80022fe <LL_RCC_IsActiveFlag_C2HPRE>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d0f1      	beq.n	8002b2e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d016      	beq.n	8002b84 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff fb03 	bl	8002166 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002b60:	f7fe fd98 	bl	8001694 <HAL_GetTick>
 8002b64:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002b66:	e008      	b.n	8002b7a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002b68:	f7fe fd94 	bl	8001694 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d901      	bls.n	8002b7a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002b76:	2303      	movs	r3, #3
 8002b78:	e0b8      	b.n	8002cec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002b7a:	f7ff fbd3 	bl	8002324 <LL_RCC_IsActiveFlag_SHDHPRE>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d0f1      	beq.n	8002b68 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 0304 	and.w	r3, r3, #4
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d016      	beq.n	8002bbe <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff fafd 	bl	8002194 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002b9a:	f7fe fd7b 	bl	8001694 <HAL_GetTick>
 8002b9e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002ba0:	e008      	b.n	8002bb4 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002ba2:	f7fe fd77 	bl	8001694 <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d901      	bls.n	8002bb4 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	e09b      	b.n	8002cec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002bb4:	f7ff fbc9 	bl	800234a <LL_RCC_IsActiveFlag_PPRE1>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d0f1      	beq.n	8002ba2 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0308 	and.w	r3, r3, #8
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d017      	beq.n	8002bfa <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	691b      	ldr	r3, [r3, #16]
 8002bce:	00db      	lsls	r3, r3, #3
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f7ff faf3 	bl	80021bc <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002bd6:	f7fe fd5d 	bl	8001694 <HAL_GetTick>
 8002bda:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002bdc:	e008      	b.n	8002bf0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002bde:	f7fe fd59 	bl	8001694 <HAL_GetTick>
 8002be2:	4602      	mov	r2, r0
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d901      	bls.n	8002bf0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8002bec:	2303      	movs	r3, #3
 8002bee:	e07d      	b.n	8002cec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002bf0:	f7ff fbbd 	bl	800236e <LL_RCC_IsActiveFlag_PPRE2>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d0f1      	beq.n	8002bde <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0301 	and.w	r3, r3, #1
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d043      	beq.n	8002c8e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d106      	bne.n	8002c1c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8002c0e:	f7ff f893 	bl	8001d38 <LL_RCC_HSE_IsReady>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d11e      	bne.n	8002c56 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e067      	b.n	8002cec <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	2b03      	cmp	r3, #3
 8002c22:	d106      	bne.n	8002c32 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002c24:	f7ff fb16 	bl	8002254 <LL_RCC_PLL_IsReady>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d113      	bne.n	8002c56 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e05c      	b.n	8002cec <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d106      	bne.n	8002c48 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8002c3a:	f7ff f9fb 	bl	8002034 <LL_RCC_MSI_IsReady>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d108      	bne.n	8002c56 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e051      	b.n	8002cec <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002c48:	f7ff f8a6 	bl	8001d98 <LL_RCC_HSI_IsReady>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d101      	bne.n	8002c56 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e04a      	b.n	8002cec <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7ff fa39 	bl	80020d2 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c60:	f7fe fd18 	bl	8001694 <HAL_GetTick>
 8002c64:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c66:	e00a      	b.n	8002c7e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c68:	f7fe fd14 	bl	8001694 <HAL_GetTick>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d901      	bls.n	8002c7e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e036      	b.n	8002cec <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c7e:	f7ff fa3c 	bl	80020fa <LL_RCC_GetSysClkSource>
 8002c82:	4602      	mov	r2, r0
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d1ec      	bne.n	8002c68 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c8e:	4b19      	ldr	r3, [pc, #100]	; (8002cf4 <HAL_RCC_ClockConfig+0x278>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0307 	and.w	r3, r3, #7
 8002c96:	683a      	ldr	r2, [r7, #0]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d21b      	bcs.n	8002cd4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c9c:	4b15      	ldr	r3, [pc, #84]	; (8002cf4 <HAL_RCC_ClockConfig+0x278>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f023 0207 	bic.w	r2, r3, #7
 8002ca4:	4913      	ldr	r1, [pc, #76]	; (8002cf4 <HAL_RCC_ClockConfig+0x278>)
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cac:	f7fe fcf2 	bl	8001694 <HAL_GetTick>
 8002cb0:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cb2:	e008      	b.n	8002cc6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002cb4:	f7fe fcee 	bl	8001694 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e012      	b.n	8002cec <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cc6:	4b0b      	ldr	r3, [pc, #44]	; (8002cf4 <HAL_RCC_ClockConfig+0x278>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0307 	and.w	r3, r3, #7
 8002cce:	683a      	ldr	r2, [r7, #0]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d1ef      	bne.n	8002cb4 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002cd4:	f000 f87e 	bl	8002dd4 <HAL_RCC_GetHCLKFreq>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	4a07      	ldr	r2, [pc, #28]	; (8002cf8 <HAL_RCC_ClockConfig+0x27c>)
 8002cdc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8002cde:	f7fe fce5 	bl	80016ac <HAL_GetTickPrio>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7fe fc87 	bl	80015f8 <HAL_InitTick>
 8002cea:	4603      	mov	r3, r0
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3710      	adds	r7, #16
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	58004000 	.word	0x58004000
 8002cf8:	20000008 	.word	0x20000008

08002cfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cfc:	b590      	push	{r4, r7, lr}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d02:	f7ff f9fa 	bl	80020fa <LL_RCC_GetSysClkSource>
 8002d06:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d10a      	bne.n	8002d24 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002d0e:	f7ff f9b6 	bl	800207e <LL_RCC_MSI_GetRange>
 8002d12:	4603      	mov	r3, r0
 8002d14:	091b      	lsrs	r3, r3, #4
 8002d16:	f003 030f 	and.w	r3, r3, #15
 8002d1a:	4a2b      	ldr	r2, [pc, #172]	; (8002dc8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002d1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d20:	60fb      	str	r3, [r7, #12]
 8002d22:	e04b      	b.n	8002dbc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2b04      	cmp	r3, #4
 8002d28:	d102      	bne.n	8002d30 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d2a:	4b28      	ldr	r3, [pc, #160]	; (8002dcc <HAL_RCC_GetSysClockFreq+0xd0>)
 8002d2c:	60fb      	str	r3, [r7, #12]
 8002d2e:	e045      	b.n	8002dbc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2b08      	cmp	r3, #8
 8002d34:	d10a      	bne.n	8002d4c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002d36:	f7fe ffcf 	bl	8001cd8 <LL_RCC_HSE_IsEnabledDiv2>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d102      	bne.n	8002d46 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8002d40:	4b22      	ldr	r3, [pc, #136]	; (8002dcc <HAL_RCC_GetSysClockFreq+0xd0>)
 8002d42:	60fb      	str	r3, [r7, #12]
 8002d44:	e03a      	b.n	8002dbc <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002d46:	4b22      	ldr	r3, [pc, #136]	; (8002dd0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002d48:	60fb      	str	r3, [r7, #12]
 8002d4a:	e037      	b.n	8002dbc <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002d4c:	f7ff fab9 	bl	80022c2 <LL_RCC_PLL_GetMainSource>
 8002d50:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	d003      	beq.n	8002d60 <HAL_RCC_GetSysClockFreq+0x64>
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	2b03      	cmp	r3, #3
 8002d5c:	d003      	beq.n	8002d66 <HAL_RCC_GetSysClockFreq+0x6a>
 8002d5e:	e00d      	b.n	8002d7c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002d60:	4b1a      	ldr	r3, [pc, #104]	; (8002dcc <HAL_RCC_GetSysClockFreq+0xd0>)
 8002d62:	60bb      	str	r3, [r7, #8]
        break;
 8002d64:	e015      	b.n	8002d92 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002d66:	f7fe ffb7 	bl	8001cd8 <LL_RCC_HSE_IsEnabledDiv2>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d102      	bne.n	8002d76 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002d70:	4b16      	ldr	r3, [pc, #88]	; (8002dcc <HAL_RCC_GetSysClockFreq+0xd0>)
 8002d72:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002d74:	e00d      	b.n	8002d92 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8002d76:	4b16      	ldr	r3, [pc, #88]	; (8002dd0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002d78:	60bb      	str	r3, [r7, #8]
        break;
 8002d7a:	e00a      	b.n	8002d92 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002d7c:	f7ff f97f 	bl	800207e <LL_RCC_MSI_GetRange>
 8002d80:	4603      	mov	r3, r0
 8002d82:	091b      	lsrs	r3, r3, #4
 8002d84:	f003 030f 	and.w	r3, r3, #15
 8002d88:	4a0f      	ldr	r2, [pc, #60]	; (8002dc8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002d8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d8e:	60bb      	str	r3, [r7, #8]
        break;
 8002d90:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8002d92:	f7ff fa71 	bl	8002278 <LL_RCC_PLL_GetN>
 8002d96:	4602      	mov	r2, r0
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	fb03 f402 	mul.w	r4, r3, r2
 8002d9e:	f7ff fa84 	bl	80022aa <LL_RCC_PLL_GetDivider>
 8002da2:	4603      	mov	r3, r0
 8002da4:	091b      	lsrs	r3, r3, #4
 8002da6:	3301      	adds	r3, #1
 8002da8:	fbb4 f4f3 	udiv	r4, r4, r3
 8002dac:	f7ff fa71 	bl	8002292 <LL_RCC_PLL_GetR>
 8002db0:	4603      	mov	r3, r0
 8002db2:	0f5b      	lsrs	r3, r3, #29
 8002db4:	3301      	adds	r3, #1
 8002db6:	fbb4 f3f3 	udiv	r3, r4, r3
 8002dba:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	3714      	adds	r7, #20
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd90      	pop	{r4, r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	080078a0 	.word	0x080078a0
 8002dcc:	00f42400 	.word	0x00f42400
 8002dd0:	01e84800 	.word	0x01e84800

08002dd4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dd4:	b598      	push	{r3, r4, r7, lr}
 8002dd6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002dd8:	f7ff ff90 	bl	8002cfc <HAL_RCC_GetSysClockFreq>
 8002ddc:	4604      	mov	r4, r0
 8002dde:	f7ff fa01 	bl	80021e4 <LL_RCC_GetAHBPrescaler>
 8002de2:	4603      	mov	r3, r0
 8002de4:	091b      	lsrs	r3, r3, #4
 8002de6:	f003 030f 	and.w	r3, r3, #15
 8002dea:	4a03      	ldr	r2, [pc, #12]	; (8002df8 <HAL_RCC_GetHCLKFreq+0x24>)
 8002dec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002df0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	bd98      	pop	{r3, r4, r7, pc}
 8002df8:	08007860 	.word	0x08007860

08002dfc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002dfc:	b590      	push	{r4, r7, lr}
 8002dfe:	b085      	sub	sp, #20
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2bb0      	cmp	r3, #176	; 0xb0
 8002e08:	d903      	bls.n	8002e12 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8002e0a:	4b15      	ldr	r3, [pc, #84]	; (8002e60 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e0e:	60fb      	str	r3, [r7, #12]
 8002e10:	e007      	b.n	8002e22 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	091b      	lsrs	r3, r3, #4
 8002e16:	f003 030f 	and.w	r3, r3, #15
 8002e1a:	4a11      	ldr	r2, [pc, #68]	; (8002e60 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002e1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e20:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8002e22:	f7ff f9eb 	bl	80021fc <LL_RCC_GetAHB4Prescaler>
 8002e26:	4603      	mov	r3, r0
 8002e28:	091b      	lsrs	r3, r3, #4
 8002e2a:	f003 030f 	and.w	r3, r3, #15
 8002e2e:	4a0d      	ldr	r2, [pc, #52]	; (8002e64 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8002e30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e34:	68fa      	ldr	r2, [r7, #12]
 8002e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e3a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	4a0a      	ldr	r2, [pc, #40]	; (8002e68 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8002e40:	fba2 2303 	umull	r2, r3, r2, r3
 8002e44:	0c9c      	lsrs	r4, r3, #18
 8002e46:	f7fe ff39 	bl	8001cbc <HAL_PWREx_GetVoltageRange>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	4620      	mov	r0, r4
 8002e50:	f000 f80c 	bl	8002e6c <RCC_SetFlashLatency>
 8002e54:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3714      	adds	r7, #20
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd90      	pop	{r4, r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	080078a0 	.word	0x080078a0
 8002e64:	08007860 	.word	0x08007860
 8002e68:	431bde83 	.word	0x431bde83

08002e6c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002e6c:	b590      	push	{r4, r7, lr}
 8002e6e:	b093      	sub	sp, #76	; 0x4c
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8002e76:	4b37      	ldr	r3, [pc, #220]	; (8002f54 <RCC_SetFlashLatency+0xe8>)
 8002e78:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8002e7c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e7e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8002e82:	4a35      	ldr	r2, [pc, #212]	; (8002f58 <RCC_SetFlashLatency+0xec>)
 8002e84:	f107 031c 	add.w	r3, r7, #28
 8002e88:	ca07      	ldmia	r2, {r0, r1, r2}
 8002e8a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8002e8e:	4b33      	ldr	r3, [pc, #204]	; (8002f5c <RCC_SetFlashLatency+0xf0>)
 8002e90:	f107 040c 	add.w	r4, r7, #12
 8002e94:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e96:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ea4:	d11a      	bne.n	8002edc <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	643b      	str	r3, [r7, #64]	; 0x40
 8002eaa:	e013      	b.n	8002ed4 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002eac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	3348      	adds	r3, #72	; 0x48
 8002eb2:	443b      	add	r3, r7
 8002eb4:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d807      	bhi.n	8002ece <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002ebe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	3348      	adds	r3, #72	; 0x48
 8002ec4:	443b      	add	r3, r7
 8002ec6:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002eca:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8002ecc:	e020      	b.n	8002f10 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002ece:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	643b      	str	r3, [r7, #64]	; 0x40
 8002ed4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ed6:	2b03      	cmp	r3, #3
 8002ed8:	d9e8      	bls.n	8002eac <RCC_SetFlashLatency+0x40>
 8002eda:	e019      	b.n	8002f10 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002edc:	2300      	movs	r3, #0
 8002ede:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ee0:	e013      	b.n	8002f0a <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002ee2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	3348      	adds	r3, #72	; 0x48
 8002ee8:	443b      	add	r3, r7
 8002eea:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d807      	bhi.n	8002f04 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002ef4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	3348      	adds	r3, #72	; 0x48
 8002efa:	443b      	add	r3, r7
 8002efc:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002f00:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8002f02:	e005      	b.n	8002f10 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002f04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f06:	3301      	adds	r3, #1
 8002f08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d9e8      	bls.n	8002ee2 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8002f10:	4b13      	ldr	r3, [pc, #76]	; (8002f60 <RCC_SetFlashLatency+0xf4>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f023 0207 	bic.w	r2, r3, #7
 8002f18:	4911      	ldr	r1, [pc, #68]	; (8002f60 <RCC_SetFlashLatency+0xf4>)
 8002f1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002f20:	f7fe fbb8 	bl	8001694 <HAL_GetTick>
 8002f24:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002f26:	e008      	b.n	8002f3a <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002f28:	f7fe fbb4 	bl	8001694 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d901      	bls.n	8002f3a <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e007      	b.n	8002f4a <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002f3a:	4b09      	ldr	r3, [pc, #36]	; (8002f60 <RCC_SetFlashLatency+0xf4>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0307 	and.w	r3, r3, #7
 8002f42:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d1ef      	bne.n	8002f28 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	374c      	adds	r7, #76	; 0x4c
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd90      	pop	{r4, r7, pc}
 8002f52:	bf00      	nop
 8002f54:	08007834 	.word	0x08007834
 8002f58:	08007844 	.word	0x08007844
 8002f5c:	08007850 	.word	0x08007850
 8002f60:	58004000 	.word	0x58004000

08002f64 <LL_RCC_LSE_IsEnabled>:
{
 8002f64:	b480      	push	{r7}
 8002f66:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8002f68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f70:	f003 0301 	and.w	r3, r3, #1
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d101      	bne.n	8002f7c <LL_RCC_LSE_IsEnabled+0x18>
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e000      	b.n	8002f7e <LL_RCC_LSE_IsEnabled+0x1a>
 8002f7c:	2300      	movs	r3, #0
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <LL_RCC_LSE_IsReady>:
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002f8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f94:	f003 0302 	and.w	r3, r3, #2
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d101      	bne.n	8002fa0 <LL_RCC_LSE_IsReady+0x18>
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e000      	b.n	8002fa2 <LL_RCC_LSE_IsReady+0x1a>
 8002fa0:	2300      	movs	r3, #0
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <LL_RCC_SetRFWKPClockSource>:
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8002fb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fbc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002fc0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8002fcc:	bf00      	nop
 8002fce:	370c      	adds	r7, #12
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr

08002fd8 <LL_RCC_SetSMPSClockSource>:
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b083      	sub	sp, #12
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8002fe0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe6:	f023 0203 	bic.w	r2, r3, #3
 8002fea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002ff4:	bf00      	nop
 8002ff6:	370c      	adds	r7, #12
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr

08003000 <LL_RCC_SetSMPSPrescaler>:
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8003008:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800300c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800300e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003012:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4313      	orrs	r3, r2
 800301a:	624b      	str	r3, [r1, #36]	; 0x24
}
 800301c:	bf00      	nop
 800301e:	370c      	adds	r7, #12
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr

08003028 <LL_RCC_SetUSARTClockSource>:
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8003030:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003034:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003038:	f023 0203 	bic.w	r2, r3, #3
 800303c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	4313      	orrs	r3, r2
 8003044:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003048:	bf00      	nop
 800304a:	370c      	adds	r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr

08003054 <LL_RCC_SetLPUARTClockSource>:
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800305c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003060:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003064:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003068:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	4313      	orrs	r3, r2
 8003070:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003074:	bf00      	nop
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <LL_RCC_SetI2CClockSource>:
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8003088:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800308c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	091b      	lsrs	r3, r3, #4
 8003094:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8003098:	43db      	mvns	r3, r3
 800309a:	401a      	ands	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	011b      	lsls	r3, r3, #4
 80030a0:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80030a4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80030a8:	4313      	orrs	r3, r2
 80030aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80030ae:	bf00      	nop
 80030b0:	370c      	adds	r7, #12
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr

080030ba <LL_RCC_SetLPTIMClockSource>:
{
 80030ba:	b480      	push	{r7}
 80030bc:	b083      	sub	sp, #12
 80030be:	af00      	add	r7, sp, #0
 80030c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80030c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030c6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	0c1b      	lsrs	r3, r3, #16
 80030ce:	041b      	lsls	r3, r3, #16
 80030d0:	43db      	mvns	r3, r3
 80030d2:	401a      	ands	r2, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	041b      	lsls	r3, r3, #16
 80030d8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80030dc:	4313      	orrs	r3, r2
 80030de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80030e2:	bf00      	nop
 80030e4:	370c      	adds	r7, #12
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr

080030ee <LL_RCC_SetSAIClockSource>:
{
 80030ee:	b480      	push	{r7}
 80030f0:	b083      	sub	sp, #12
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80030f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030fe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003102:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4313      	orrs	r3, r2
 800310a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800310e:	bf00      	nop
 8003110:	370c      	adds	r7, #12
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr

0800311a <LL_RCC_SetRNGClockSource>:
{
 800311a:	b480      	push	{r7}
 800311c:	b083      	sub	sp, #12
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003122:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800312a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800312e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4313      	orrs	r3, r2
 8003136:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800313a:	bf00      	nop
 800313c:	370c      	adds	r7, #12
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr

08003146 <LL_RCC_SetCLK48ClockSource>:
{
 8003146:	b480      	push	{r7}
 8003148:	b083      	sub	sp, #12
 800314a:	af00      	add	r7, sp, #0
 800314c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800314e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003152:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003156:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800315a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4313      	orrs	r3, r2
 8003162:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003166:	bf00      	nop
 8003168:	370c      	adds	r7, #12
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr

08003172 <LL_RCC_SetUSBClockSource>:
{
 8003172:	b580      	push	{r7, lr}
 8003174:	b082      	sub	sp, #8
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f7ff ffe3 	bl	8003146 <LL_RCC_SetCLK48ClockSource>
}
 8003180:	bf00      	nop
 8003182:	3708      	adds	r7, #8
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <LL_RCC_SetADCClockSource>:
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003190:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003194:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003198:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800319c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80031a8:	bf00      	nop
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <LL_RCC_SetRTCClockSource>:
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80031bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80031c8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <LL_RCC_GetRTCClockSource>:
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80031e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr

080031fa <LL_RCC_ForceBackupDomainReset>:
{
 80031fa:	b480      	push	{r7}
 80031fc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80031fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003202:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003206:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800320a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800320e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003212:	bf00      	nop
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr

0800321c <LL_RCC_ReleaseBackupDomainReset>:
{
 800321c:	b480      	push	{r7}
 800321e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003220:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003224:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003228:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800322c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003230:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003234:	bf00      	nop
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr

0800323e <LL_RCC_PLLSAI1_Enable>:
{
 800323e:	b480      	push	{r7}
 8003240:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003242:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800324c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003250:	6013      	str	r3, [r2, #0]
}
 8003252:	bf00      	nop
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <LL_RCC_PLLSAI1_Disable>:
{
 800325c:	b480      	push	{r7}
 800325e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003260:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800326a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800326e:	6013      	str	r3, [r2, #0]
}
 8003270:	bf00      	nop
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr

0800327a <LL_RCC_PLLSAI1_IsReady>:
{
 800327a:	b480      	push	{r7}
 800327c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800327e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003288:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800328c:	d101      	bne.n	8003292 <LL_RCC_PLLSAI1_IsReady+0x18>
 800328e:	2301      	movs	r3, #1
 8003290:	e000      	b.n	8003294 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr

0800329e <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800329e:	b580      	push	{r7, lr}
 80032a0:	b088      	sub	sp, #32
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80032a6:	2300      	movs	r3, #0
 80032a8:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80032aa:	2300      	movs	r3, #0
 80032ac:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d034      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032be:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80032c2:	d021      	beq.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80032c4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80032c8:	d81b      	bhi.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80032ca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80032ce:	d01d      	beq.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80032d0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80032d4:	d815      	bhi.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d00b      	beq.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x54>
 80032da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80032de:	d110      	bne.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80032e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032e4:	68db      	ldr	r3, [r3, #12]
 80032e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80032ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032ee:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80032f0:	e00d      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	3304      	adds	r3, #4
 80032f6:	4618      	mov	r0, r3
 80032f8:	f000 f947 	bl	800358a <RCCEx_PLLSAI1_ConfigNP>
 80032fc:	4603      	mov	r3, r0
 80032fe:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003300:	e005      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	77fb      	strb	r3, [r7, #31]
        break;
 8003306:	e002      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003308:	bf00      	nop
 800330a:	e000      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800330c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800330e:	7ffb      	ldrb	r3, [r7, #31]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d105      	bne.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003318:	4618      	mov	r0, r3
 800331a:	f7ff fee8 	bl	80030ee <LL_RCC_SetSAIClockSource>
 800331e:	e001      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003320:	7ffb      	ldrb	r3, [r7, #31]
 8003322:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800332c:	2b00      	cmp	r3, #0
 800332e:	d046      	beq.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8003330:	f7ff ff56 	bl	80031e0 <LL_RCC_GetRTCClockSource>
 8003334:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333a:	69ba      	ldr	r2, [r7, #24]
 800333c:	429a      	cmp	r2, r3
 800333e:	d03c      	beq.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003340:	f7fe fcac 	bl	8001c9c <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d105      	bne.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334e:	4618      	mov	r0, r3
 8003350:	f7ff ff30 	bl	80031b4 <LL_RCC_SetRTCClockSource>
 8003354:	e02e      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8003356:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800335a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800335e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8003360:	f7ff ff4b 	bl	80031fa <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8003364:	f7ff ff5a 	bl	800321c <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003372:	4313      	orrs	r3, r2
 8003374:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8003376:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8003380:	f7ff fdf0 	bl	8002f64 <LL_RCC_LSE_IsEnabled>
 8003384:	4603      	mov	r3, r0
 8003386:	2b01      	cmp	r3, #1
 8003388:	d114      	bne.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800338a:	f7fe f983 	bl	8001694 <HAL_GetTick>
 800338e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8003390:	e00b      	b.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003392:	f7fe f97f 	bl	8001694 <HAL_GetTick>
 8003396:	4602      	mov	r2, r0
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	f241 3288 	movw	r2, #5000	; 0x1388
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d902      	bls.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	77fb      	strb	r3, [r7, #31]
              break;
 80033a8:	e004      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80033aa:	f7ff fded 	bl	8002f88 <LL_RCC_LSE_IsReady>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d1ee      	bne.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80033b4:	7ffb      	ldrb	r3, [r7, #31]
 80033b6:	77bb      	strb	r3, [r7, #30]
 80033b8:	e001      	b.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033ba:	7ffb      	ldrb	r3, [r7, #31]
 80033bc:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d004      	beq.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	699b      	ldr	r3, [r3, #24]
 80033ce:	4618      	mov	r0, r3
 80033d0:	f7ff fe2a 	bl	8003028 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0302 	and.w	r3, r3, #2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d004      	beq.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	69db      	ldr	r3, [r3, #28]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7ff fe35 	bl	8003054 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0310 	and.w	r3, r3, #16
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d004      	beq.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7ff fe5d 	bl	80030ba <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0320 	and.w	r3, r3, #32
 8003408:	2b00      	cmp	r3, #0
 800340a:	d004      	beq.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003410:	4618      	mov	r0, r3
 8003412:	f7ff fe52 	bl	80030ba <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0304 	and.w	r3, r3, #4
 800341e:	2b00      	cmp	r3, #0
 8003420:	d004      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a1b      	ldr	r3, [r3, #32]
 8003426:	4618      	mov	r0, r3
 8003428:	f7ff fe2a 	bl	8003080 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0308 	and.w	r3, r3, #8
 8003434:	2b00      	cmp	r3, #0
 8003436:	d004      	beq.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343c:	4618      	mov	r0, r3
 800343e:	f7ff fe1f 	bl	8003080 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800344a:	2b00      	cmp	r3, #0
 800344c:	d022      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003452:	4618      	mov	r0, r3
 8003454:	f7ff fe8d 	bl	8003172 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800345c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003460:	d107      	bne.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8003462:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800346c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003470:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003476:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800347a:	d10b      	bne.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	3304      	adds	r3, #4
 8003480:	4618      	mov	r0, r3
 8003482:	f000 f8dd 	bl	8003640 <RCCEx_PLLSAI1_ConfigNQ>
 8003486:	4603      	mov	r3, r0
 8003488:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800348a:	7ffb      	ldrb	r3, [r7, #31]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d001      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8003490:	7ffb      	ldrb	r3, [r7, #31]
 8003492:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800349c:	2b00      	cmp	r3, #0
 800349e:	d02b      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034a8:	d008      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80034b2:	d003      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d105      	bne.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7ff fe2a 	bl	800311a <LL_RCC_SetRNGClockSource>
 80034c6:	e00a      	b.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x240>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034d0:	60fb      	str	r3, [r7, #12]
 80034d2:	2000      	movs	r0, #0
 80034d4:	f7ff fe21 	bl	800311a <LL_RCC_SetRNGClockSource>
 80034d8:	68f8      	ldr	r0, [r7, #12]
 80034da:	f7ff fe34 	bl	8003146 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034e2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80034e6:	d107      	bne.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80034e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80034f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034f6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003500:	2b00      	cmp	r3, #0
 8003502:	d022      	beq.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003508:	4618      	mov	r0, r3
 800350a:	f7ff fe3d 	bl	8003188 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003512:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003516:	d107      	bne.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003518:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800351c:	68db      	ldr	r3, [r3, #12]
 800351e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003522:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003526:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800352c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003530:	d10b      	bne.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	3304      	adds	r3, #4
 8003536:	4618      	mov	r0, r3
 8003538:	f000 f8dd 	bl	80036f6 <RCCEx_PLLSAI1_ConfigNR>
 800353c:	4603      	mov	r3, r0
 800353e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003540:	7ffb      	ldrb	r3, [r7, #31]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d001      	beq.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8003546:	7ffb      	ldrb	r3, [r7, #31]
 8003548:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d004      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800355a:	4618      	mov	r0, r3
 800355c:	f7ff fd26 	bl	8002fac <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003568:	2b00      	cmp	r3, #0
 800356a:	d009      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003570:	4618      	mov	r0, r3
 8003572:	f7ff fd45 	bl	8003000 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800357a:	4618      	mov	r0, r3
 800357c:	f7ff fd2c 	bl	8002fd8 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8003580:	7fbb      	ldrb	r3, [r7, #30]
}
 8003582:	4618      	mov	r0, r3
 8003584:	3720      	adds	r7, #32
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b084      	sub	sp, #16
 800358e:	af00      	add	r7, sp, #0
 8003590:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003592:	2300      	movs	r3, #0
 8003594:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003596:	f7ff fe61 	bl	800325c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800359a:	f7fe f87b 	bl	8001694 <HAL_GetTick>
 800359e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80035a0:	e009      	b.n	80035b6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80035a2:	f7fe f877 	bl	8001694 <HAL_GetTick>
 80035a6:	4602      	mov	r2, r0
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d902      	bls.n	80035b6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80035b0:	2303      	movs	r3, #3
 80035b2:	73fb      	strb	r3, [r7, #15]
      break;
 80035b4:	e004      	b.n	80035c0 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80035b6:	f7ff fe60 	bl	800327a <LL_RCC_PLLSAI1_IsReady>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d1f0      	bne.n	80035a2 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80035c0:	7bfb      	ldrb	r3, [r7, #15]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d137      	bne.n	8003636 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80035c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035ca:	691b      	ldr	r3, [r3, #16]
 80035cc:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	021b      	lsls	r3, r3, #8
 80035d6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80035da:	4313      	orrs	r3, r2
 80035dc:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80035de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035e2:	691b      	ldr	r3, [r3, #16]
 80035e4:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80035f0:	4313      	orrs	r3, r2
 80035f2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80035f4:	f7ff fe23 	bl	800323e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035f8:	f7fe f84c 	bl	8001694 <HAL_GetTick>
 80035fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80035fe:	e009      	b.n	8003614 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003600:	f7fe f848 	bl	8001694 <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	2b02      	cmp	r3, #2
 800360c:	d902      	bls.n	8003614 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	73fb      	strb	r3, [r7, #15]
        break;
 8003612:	e004      	b.n	800361e <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003614:	f7ff fe31 	bl	800327a <LL_RCC_PLLSAI1_IsReady>
 8003618:	4603      	mov	r3, r0
 800361a:	2b01      	cmp	r3, #1
 800361c:	d1f0      	bne.n	8003600 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800361e:	7bfb      	ldrb	r3, [r7, #15]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d108      	bne.n	8003636 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003624:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003628:	691a      	ldr	r2, [r3, #16]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003632:	4313      	orrs	r3, r2
 8003634:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003636:	7bfb      	ldrb	r3, [r7, #15]
}
 8003638:	4618      	mov	r0, r3
 800363a:	3710      	adds	r7, #16
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}

08003640 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003648:	2300      	movs	r3, #0
 800364a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800364c:	f7ff fe06 	bl	800325c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003650:	f7fe f820 	bl	8001694 <HAL_GetTick>
 8003654:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003656:	e009      	b.n	800366c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003658:	f7fe f81c 	bl	8001694 <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	2b02      	cmp	r3, #2
 8003664:	d902      	bls.n	800366c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8003666:	2303      	movs	r3, #3
 8003668:	73fb      	strb	r3, [r7, #15]
      break;
 800366a:	e004      	b.n	8003676 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800366c:	f7ff fe05 	bl	800327a <LL_RCC_PLLSAI1_IsReady>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1f0      	bne.n	8003658 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8003676:	7bfb      	ldrb	r3, [r7, #15]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d137      	bne.n	80036ec <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800367c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003680:	691b      	ldr	r3, [r3, #16]
 8003682:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	021b      	lsls	r3, r3, #8
 800368c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003690:	4313      	orrs	r3, r2
 8003692:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8003694:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003698:	691b      	ldr	r3, [r3, #16]
 800369a:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80036a6:	4313      	orrs	r3, r2
 80036a8:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80036aa:	f7ff fdc8 	bl	800323e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036ae:	f7fd fff1 	bl	8001694 <HAL_GetTick>
 80036b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80036b4:	e009      	b.n	80036ca <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80036b6:	f7fd ffed 	bl	8001694 <HAL_GetTick>
 80036ba:	4602      	mov	r2, r0
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	2b02      	cmp	r3, #2
 80036c2:	d902      	bls.n	80036ca <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80036c4:	2303      	movs	r3, #3
 80036c6:	73fb      	strb	r3, [r7, #15]
        break;
 80036c8:	e004      	b.n	80036d4 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80036ca:	f7ff fdd6 	bl	800327a <LL_RCC_PLLSAI1_IsReady>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d1f0      	bne.n	80036b6 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80036d4:	7bfb      	ldrb	r3, [r7, #15]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d108      	bne.n	80036ec <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80036da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80036de:	691a      	ldr	r2, [r3, #16]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	691b      	ldr	r3, [r3, #16]
 80036e4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80036e8:	4313      	orrs	r3, r2
 80036ea:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80036ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3710      	adds	r7, #16
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}

080036f6 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80036f6:	b580      	push	{r7, lr}
 80036f8:	b084      	sub	sp, #16
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80036fe:	2300      	movs	r3, #0
 8003700:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003702:	f7ff fdab 	bl	800325c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003706:	f7fd ffc5 	bl	8001694 <HAL_GetTick>
 800370a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800370c:	e009      	b.n	8003722 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800370e:	f7fd ffc1 	bl	8001694 <HAL_GetTick>
 8003712:	4602      	mov	r2, r0
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	2b02      	cmp	r3, #2
 800371a:	d902      	bls.n	8003722 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	73fb      	strb	r3, [r7, #15]
      break;
 8003720:	e004      	b.n	800372c <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003722:	f7ff fdaa 	bl	800327a <LL_RCC_PLLSAI1_IsReady>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d1f0      	bne.n	800370e <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800372c:	7bfb      	ldrb	r3, [r7, #15]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d137      	bne.n	80037a2 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003732:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003736:	691b      	ldr	r3, [r3, #16]
 8003738:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	021b      	lsls	r3, r3, #8
 8003742:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003746:	4313      	orrs	r3, r2
 8003748:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800374a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800374e:	691b      	ldr	r3, [r3, #16]
 8003750:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800375c:	4313      	orrs	r3, r2
 800375e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003760:	f7ff fd6d 	bl	800323e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003764:	f7fd ff96 	bl	8001694 <HAL_GetTick>
 8003768:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800376a:	e009      	b.n	8003780 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800376c:	f7fd ff92 	bl	8001694 <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	2b02      	cmp	r3, #2
 8003778:	d902      	bls.n	8003780 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	73fb      	strb	r3, [r7, #15]
        break;
 800377e:	e004      	b.n	800378a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003780:	f7ff fd7b 	bl	800327a <LL_RCC_PLLSAI1_IsReady>
 8003784:	4603      	mov	r3, r0
 8003786:	2b01      	cmp	r3, #1
 8003788:	d1f0      	bne.n	800376c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800378a:	7bfb      	ldrb	r3, [r7, #15]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d108      	bne.n	80037a2 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003790:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003794:	691a      	ldr	r2, [r3, #16]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	691b      	ldr	r3, [r3, #16]
 800379a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800379e:	4313      	orrs	r3, r2
 80037a0:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80037a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3710      	adds	r7, #16
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d101      	bne.n	80037be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e095      	b.n	80038ea <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d108      	bne.n	80037d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037ce:	d009      	beq.n	80037e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	61da      	str	r2, [r3, #28]
 80037d6:	e005      	b.n	80037e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d106      	bne.n	8003804 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f7fd fd18 	bl	8001234 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2202      	movs	r2, #2
 8003808:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800381a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003824:	d902      	bls.n	800382c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003826:	2300      	movs	r3, #0
 8003828:	60fb      	str	r3, [r7, #12]
 800382a:	e002      	b.n	8003832 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800382c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003830:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800383a:	d007      	beq.n	800384c <HAL_SPI_Init+0xa0>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003844:	d002      	beq.n	800384c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2200      	movs	r2, #0
 800384a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800385c:	431a      	orrs	r2, r3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	691b      	ldr	r3, [r3, #16]
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	431a      	orrs	r2, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	695b      	ldr	r3, [r3, #20]
 800386c:	f003 0301 	and.w	r3, r3, #1
 8003870:	431a      	orrs	r2, r3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	699b      	ldr	r3, [r3, #24]
 8003876:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800387a:	431a      	orrs	r2, r3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	69db      	ldr	r3, [r3, #28]
 8003880:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003884:	431a      	orrs	r2, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6a1b      	ldr	r3, [r3, #32]
 800388a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800388e:	ea42 0103 	orr.w	r1, r2, r3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003896:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	430a      	orrs	r2, r1
 80038a0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	699b      	ldr	r3, [r3, #24]
 80038a6:	0c1b      	lsrs	r3, r3, #16
 80038a8:	f003 0204 	and.w	r2, r3, #4
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b0:	f003 0310 	and.w	r3, r3, #16
 80038b4:	431a      	orrs	r2, r3
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ba:	f003 0308 	and.w	r3, r3, #8
 80038be:	431a      	orrs	r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80038c8:	ea42 0103 	orr.w	r1, r2, r3
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	430a      	orrs	r2, r1
 80038d8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3710      	adds	r7, #16
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}

080038f2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038f2:	b580      	push	{r7, lr}
 80038f4:	b088      	sub	sp, #32
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	60f8      	str	r0, [r7, #12]
 80038fa:	60b9      	str	r1, [r7, #8]
 80038fc:	603b      	str	r3, [r7, #0]
 80038fe:	4613      	mov	r3, r2
 8003900:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003902:	2300      	movs	r3, #0
 8003904:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800390c:	2b01      	cmp	r3, #1
 800390e:	d101      	bne.n	8003914 <HAL_SPI_Transmit+0x22>
 8003910:	2302      	movs	r3, #2
 8003912:	e158      	b.n	8003bc6 <HAL_SPI_Transmit+0x2d4>
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2201      	movs	r2, #1
 8003918:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800391c:	f7fd feba 	bl	8001694 <HAL_GetTick>
 8003920:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003922:	88fb      	ldrh	r3, [r7, #6]
 8003924:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800392c:	b2db      	uxtb	r3, r3
 800392e:	2b01      	cmp	r3, #1
 8003930:	d002      	beq.n	8003938 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003932:	2302      	movs	r3, #2
 8003934:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003936:	e13d      	b.n	8003bb4 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d002      	beq.n	8003944 <HAL_SPI_Transmit+0x52>
 800393e:	88fb      	ldrh	r3, [r7, #6]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d102      	bne.n	800394a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003948:	e134      	b.n	8003bb4 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2203      	movs	r2, #3
 800394e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2200      	movs	r2, #0
 8003956:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	68ba      	ldr	r2, [r7, #8]
 800395c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	88fa      	ldrh	r2, [r7, #6]
 8003962:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	88fa      	ldrh	r2, [r7, #6]
 8003968:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2200      	movs	r2, #0
 800396e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2200      	movs	r2, #0
 8003974:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2200      	movs	r2, #0
 800397c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2200      	movs	r2, #0
 8003984:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2200      	movs	r2, #0
 800398a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003994:	d10f      	bne.n	80039b6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80039b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039c0:	2b40      	cmp	r3, #64	; 0x40
 80039c2:	d007      	beq.n	80039d4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80039dc:	d94b      	bls.n	8003a76 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d002      	beq.n	80039ec <HAL_SPI_Transmit+0xfa>
 80039e6:	8afb      	ldrh	r3, [r7, #22]
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d13e      	bne.n	8003a6a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039f0:	881a      	ldrh	r2, [r3, #0]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039fc:	1c9a      	adds	r2, r3, #2
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	b29a      	uxth	r2, r3
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003a10:	e02b      	b.n	8003a6a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	f003 0302 	and.w	r3, r3, #2
 8003a1c:	2b02      	cmp	r3, #2
 8003a1e:	d112      	bne.n	8003a46 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a24:	881a      	ldrh	r2, [r3, #0]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a30:	1c9a      	adds	r2, r3, #2
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a3a:	b29b      	uxth	r3, r3
 8003a3c:	3b01      	subs	r3, #1
 8003a3e:	b29a      	uxth	r2, r3
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003a44:	e011      	b.n	8003a6a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a46:	f7fd fe25 	bl	8001694 <HAL_GetTick>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	69bb      	ldr	r3, [r7, #24]
 8003a4e:	1ad3      	subs	r3, r2, r3
 8003a50:	683a      	ldr	r2, [r7, #0]
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d803      	bhi.n	8003a5e <HAL_SPI_Transmit+0x16c>
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a5c:	d102      	bne.n	8003a64 <HAL_SPI_Transmit+0x172>
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d102      	bne.n	8003a6a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003a68:	e0a4      	b.n	8003bb4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1ce      	bne.n	8003a12 <HAL_SPI_Transmit+0x120>
 8003a74:	e07c      	b.n	8003b70 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d002      	beq.n	8003a84 <HAL_SPI_Transmit+0x192>
 8003a7e:	8afb      	ldrh	r3, [r7, #22]
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d170      	bne.n	8003b66 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d912      	bls.n	8003ab4 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a92:	881a      	ldrh	r2, [r3, #0]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a9e:	1c9a      	adds	r2, r3, #2
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	3b02      	subs	r3, #2
 8003aac:	b29a      	uxth	r2, r3
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003ab2:	e058      	b.n	8003b66 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	330c      	adds	r3, #12
 8003abe:	7812      	ldrb	r2, [r2, #0]
 8003ac0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ac6:	1c5a      	adds	r2, r3, #1
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	3b01      	subs	r3, #1
 8003ad4:	b29a      	uxth	r2, r3
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003ada:	e044      	b.n	8003b66 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	f003 0302 	and.w	r3, r3, #2
 8003ae6:	2b02      	cmp	r3, #2
 8003ae8:	d12b      	bne.n	8003b42 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d912      	bls.n	8003b1a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003af8:	881a      	ldrh	r2, [r3, #0]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b04:	1c9a      	adds	r2, r3, #2
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	3b02      	subs	r3, #2
 8003b12:	b29a      	uxth	r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003b18:	e025      	b.n	8003b66 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	330c      	adds	r3, #12
 8003b24:	7812      	ldrb	r2, [r2, #0]
 8003b26:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b2c:	1c5a      	adds	r2, r3, #1
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	3b01      	subs	r3, #1
 8003b3a:	b29a      	uxth	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003b40:	e011      	b.n	8003b66 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b42:	f7fd fda7 	bl	8001694 <HAL_GetTick>
 8003b46:	4602      	mov	r2, r0
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	683a      	ldr	r2, [r7, #0]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d803      	bhi.n	8003b5a <HAL_SPI_Transmit+0x268>
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b58:	d102      	bne.n	8003b60 <HAL_SPI_Transmit+0x26e>
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d102      	bne.n	8003b66 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8003b60:	2303      	movs	r3, #3
 8003b62:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003b64:	e026      	b.n	8003bb4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d1b5      	bne.n	8003adc <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b70:	69ba      	ldr	r2, [r7, #24]
 8003b72:	6839      	ldr	r1, [r7, #0]
 8003b74:	68f8      	ldr	r0, [r7, #12]
 8003b76:	f000 fce3 	bl	8004540 <SPI_EndRxTxTransaction>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d002      	beq.n	8003b86 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2220      	movs	r2, #32
 8003b84:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d10a      	bne.n	8003ba4 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b8e:	2300      	movs	r3, #0
 8003b90:	613b      	str	r3, [r7, #16]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	613b      	str	r3, [r7, #16]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	613b      	str	r3, [r7, #16]
 8003ba2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d002      	beq.n	8003bb2 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	77fb      	strb	r3, [r7, #31]
 8003bb0:	e000      	b.n	8003bb4 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8003bb2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003bc4:	7ffb      	ldrb	r3, [r7, #31]
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3720      	adds	r7, #32
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}

08003bce <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	b088      	sub	sp, #32
 8003bd2:	af02      	add	r7, sp, #8
 8003bd4:	60f8      	str	r0, [r7, #12]
 8003bd6:	60b9      	str	r1, [r7, #8]
 8003bd8:	603b      	str	r3, [r7, #0]
 8003bda:	4613      	mov	r3, r2
 8003bdc:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003bde:	2300      	movs	r3, #0
 8003be0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003bea:	d112      	bne.n	8003c12 <HAL_SPI_Receive+0x44>
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d10e      	bne.n	8003c12 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2204      	movs	r2, #4
 8003bf8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003bfc:	88fa      	ldrh	r2, [r7, #6]
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	9300      	str	r3, [sp, #0]
 8003c02:	4613      	mov	r3, r2
 8003c04:	68ba      	ldr	r2, [r7, #8]
 8003c06:	68b9      	ldr	r1, [r7, #8]
 8003c08:	68f8      	ldr	r0, [r7, #12]
 8003c0a:	f000 f910 	bl	8003e2e <HAL_SPI_TransmitReceive>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	e109      	b.n	8003e26 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d101      	bne.n	8003c20 <HAL_SPI_Receive+0x52>
 8003c1c:	2302      	movs	r3, #2
 8003c1e:	e102      	b.n	8003e26 <HAL_SPI_Receive+0x258>
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c28:	f7fd fd34 	bl	8001694 <HAL_GetTick>
 8003c2c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d002      	beq.n	8003c40 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003c3a:	2302      	movs	r3, #2
 8003c3c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003c3e:	e0e9      	b.n	8003e14 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d002      	beq.n	8003c4c <HAL_SPI_Receive+0x7e>
 8003c46:	88fb      	ldrh	r3, [r7, #6]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d102      	bne.n	8003c52 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003c50:	e0e0      	b.n	8003e14 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2204      	movs	r2, #4
 8003c56:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	68ba      	ldr	r2, [r7, #8]
 8003c64:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	88fa      	ldrh	r2, [r7, #6]
 8003c6a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	88fa      	ldrh	r2, [r7, #6]
 8003c72:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2200      	movs	r2, #0
 8003c86:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003c9c:	d908      	bls.n	8003cb0 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	685a      	ldr	r2, [r3, #4]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003cac:	605a      	str	r2, [r3, #4]
 8003cae:	e007      	b.n	8003cc0 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	685a      	ldr	r2, [r3, #4]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003cbe:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cc8:	d10f      	bne.n	8003cea <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cd8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003ce8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cf4:	2b40      	cmp	r3, #64	; 0x40
 8003cf6:	d007      	beq.n	8003d08 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d06:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d10:	d867      	bhi.n	8003de2 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003d12:	e030      	b.n	8003d76 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f003 0301 	and.w	r3, r3, #1
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d117      	bne.n	8003d52 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f103 020c 	add.w	r2, r3, #12
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2e:	7812      	ldrb	r2, [r2, #0]
 8003d30:	b2d2      	uxtb	r2, r2
 8003d32:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d38:	1c5a      	adds	r2, r3, #1
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	3b01      	subs	r3, #1
 8003d48:	b29a      	uxth	r2, r3
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003d50:	e011      	b.n	8003d76 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d52:	f7fd fc9f 	bl	8001694 <HAL_GetTick>
 8003d56:	4602      	mov	r2, r0
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	683a      	ldr	r2, [r7, #0]
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d803      	bhi.n	8003d6a <HAL_SPI_Receive+0x19c>
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d68:	d102      	bne.n	8003d70 <HAL_SPI_Receive+0x1a2>
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d102      	bne.n	8003d76 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003d74:	e04e      	b.n	8003e14 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d1c8      	bne.n	8003d14 <HAL_SPI_Receive+0x146>
 8003d82:	e034      	b.n	8003dee <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d115      	bne.n	8003dbe <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	68da      	ldr	r2, [r3, #12]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9c:	b292      	uxth	r2, r2
 8003d9e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da4:	1c9a      	adds	r2, r3, #2
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	3b01      	subs	r3, #1
 8003db4:	b29a      	uxth	r2, r3
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003dbc:	e011      	b.n	8003de2 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003dbe:	f7fd fc69 	bl	8001694 <HAL_GetTick>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	683a      	ldr	r2, [r7, #0]
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d803      	bhi.n	8003dd6 <HAL_SPI_Receive+0x208>
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003dd4:	d102      	bne.n	8003ddc <HAL_SPI_Receive+0x20e>
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d102      	bne.n	8003de2 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003de0:	e018      	b.n	8003e14 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d1ca      	bne.n	8003d84 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003dee:	693a      	ldr	r2, [r7, #16]
 8003df0:	6839      	ldr	r1, [r7, #0]
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f000 fb4c 	bl	8004490 <SPI_EndRxTransaction>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d002      	beq.n	8003e04 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2220      	movs	r2, #32
 8003e02:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d002      	beq.n	8003e12 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	75fb      	strb	r3, [r7, #23]
 8003e10:	e000      	b.n	8003e14 <HAL_SPI_Receive+0x246>
  }

error :
 8003e12:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003e24:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3718      	adds	r7, #24
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}

08003e2e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003e2e:	b580      	push	{r7, lr}
 8003e30:	b08a      	sub	sp, #40	; 0x28
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	60f8      	str	r0, [r7, #12]
 8003e36:	60b9      	str	r1, [r7, #8]
 8003e38:	607a      	str	r2, [r7, #4]
 8003e3a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003e40:	2300      	movs	r3, #0
 8003e42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d101      	bne.n	8003e54 <HAL_SPI_TransmitReceive+0x26>
 8003e50:	2302      	movs	r3, #2
 8003e52:	e1fb      	b.n	800424c <HAL_SPI_TransmitReceive+0x41e>
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e5c:	f7fd fc1a 	bl	8001694 <HAL_GetTick>
 8003e60:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003e68:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003e70:	887b      	ldrh	r3, [r7, #2]
 8003e72:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003e74:	887b      	ldrh	r3, [r7, #2]
 8003e76:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003e78:	7efb      	ldrb	r3, [r7, #27]
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d00e      	beq.n	8003e9c <HAL_SPI_TransmitReceive+0x6e>
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e84:	d106      	bne.n	8003e94 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d102      	bne.n	8003e94 <HAL_SPI_TransmitReceive+0x66>
 8003e8e:	7efb      	ldrb	r3, [r7, #27]
 8003e90:	2b04      	cmp	r3, #4
 8003e92:	d003      	beq.n	8003e9c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003e94:	2302      	movs	r3, #2
 8003e96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003e9a:	e1cd      	b.n	8004238 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d005      	beq.n	8003eae <HAL_SPI_TransmitReceive+0x80>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d002      	beq.n	8003eae <HAL_SPI_TransmitReceive+0x80>
 8003ea8:	887b      	ldrh	r3, [r7, #2]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d103      	bne.n	8003eb6 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003eb4:	e1c0      	b.n	8004238 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	2b04      	cmp	r3, #4
 8003ec0:	d003      	beq.n	8003eca <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2205      	movs	r2, #5
 8003ec6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	887a      	ldrh	r2, [r7, #2]
 8003eda:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	887a      	ldrh	r2, [r7, #2]
 8003ee2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	68ba      	ldr	r2, [r7, #8]
 8003eea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	887a      	ldrh	r2, [r7, #2]
 8003ef0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	887a      	ldrh	r2, [r7, #2]
 8003ef6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2200      	movs	r2, #0
 8003efc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2200      	movs	r2, #0
 8003f02:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003f0c:	d802      	bhi.n	8003f14 <HAL_SPI_TransmitReceive+0xe6>
 8003f0e:	8a3b      	ldrh	r3, [r7, #16]
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d908      	bls.n	8003f26 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003f22:	605a      	str	r2, [r3, #4]
 8003f24:	e007      	b.n	8003f36 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003f34:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f40:	2b40      	cmp	r3, #64	; 0x40
 8003f42:	d007      	beq.n	8003f54 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f52:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003f5c:	d97c      	bls.n	8004058 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d002      	beq.n	8003f6c <HAL_SPI_TransmitReceive+0x13e>
 8003f66:	8a7b      	ldrh	r3, [r7, #18]
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d169      	bne.n	8004040 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f70:	881a      	ldrh	r2, [r3, #0]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f7c:	1c9a      	adds	r2, r3, #2
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	b29a      	uxth	r2, r3
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f90:	e056      	b.n	8004040 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	f003 0302 	and.w	r3, r3, #2
 8003f9c:	2b02      	cmp	r3, #2
 8003f9e:	d11b      	bne.n	8003fd8 <HAL_SPI_TransmitReceive+0x1aa>
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d016      	beq.n	8003fd8 <HAL_SPI_TransmitReceive+0x1aa>
 8003faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d113      	bne.n	8003fd8 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fb4:	881a      	ldrh	r2, [r3, #0]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc0:	1c9a      	adds	r2, r3, #2
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	3b01      	subs	r3, #1
 8003fce:	b29a      	uxth	r2, r3
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d11c      	bne.n	8004020 <HAL_SPI_TransmitReceive+0x1f2>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d016      	beq.n	8004020 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68da      	ldr	r2, [r3, #12]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffc:	b292      	uxth	r2, r2
 8003ffe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004004:	1c9a      	adds	r2, r3, #2
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004010:	b29b      	uxth	r3, r3
 8004012:	3b01      	subs	r3, #1
 8004014:	b29a      	uxth	r2, r3
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800401c:	2301      	movs	r3, #1
 800401e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004020:	f7fd fb38 	bl	8001694 <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800402c:	429a      	cmp	r2, r3
 800402e:	d807      	bhi.n	8004040 <HAL_SPI_TransmitReceive+0x212>
 8004030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004032:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004036:	d003      	beq.n	8004040 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800403e:	e0fb      	b.n	8004238 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004044:	b29b      	uxth	r3, r3
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1a3      	bne.n	8003f92 <HAL_SPI_TransmitReceive+0x164>
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004050:	b29b      	uxth	r3, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d19d      	bne.n	8003f92 <HAL_SPI_TransmitReceive+0x164>
 8004056:	e0df      	b.n	8004218 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d003      	beq.n	8004068 <HAL_SPI_TransmitReceive+0x23a>
 8004060:	8a7b      	ldrh	r3, [r7, #18]
 8004062:	2b01      	cmp	r3, #1
 8004064:	f040 80cb 	bne.w	80041fe <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800406c:	b29b      	uxth	r3, r3
 800406e:	2b01      	cmp	r3, #1
 8004070:	d912      	bls.n	8004098 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004076:	881a      	ldrh	r2, [r3, #0]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004082:	1c9a      	adds	r2, r3, #2
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800408c:	b29b      	uxth	r3, r3
 800408e:	3b02      	subs	r3, #2
 8004090:	b29a      	uxth	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004096:	e0b2      	b.n	80041fe <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	330c      	adds	r3, #12
 80040a2:	7812      	ldrb	r2, [r2, #0]
 80040a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040aa:	1c5a      	adds	r2, r3, #1
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	3b01      	subs	r3, #1
 80040b8:	b29a      	uxth	r2, r3
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040be:	e09e      	b.n	80041fe <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	f003 0302 	and.w	r3, r3, #2
 80040ca:	2b02      	cmp	r3, #2
 80040cc:	d134      	bne.n	8004138 <HAL_SPI_TransmitReceive+0x30a>
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d02f      	beq.n	8004138 <HAL_SPI_TransmitReceive+0x30a>
 80040d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d12c      	bne.n	8004138 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d912      	bls.n	800410e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ec:	881a      	ldrh	r2, [r3, #0]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040f8:	1c9a      	adds	r2, r3, #2
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004102:	b29b      	uxth	r3, r3
 8004104:	3b02      	subs	r3, #2
 8004106:	b29a      	uxth	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800410c:	e012      	b.n	8004134 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	330c      	adds	r3, #12
 8004118:	7812      	ldrb	r2, [r2, #0]
 800411a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004120:	1c5a      	adds	r2, r3, #1
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800412a:	b29b      	uxth	r3, r3
 800412c:	3b01      	subs	r3, #1
 800412e:	b29a      	uxth	r2, r3
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004134:	2300      	movs	r3, #0
 8004136:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f003 0301 	and.w	r3, r3, #1
 8004142:	2b01      	cmp	r3, #1
 8004144:	d148      	bne.n	80041d8 <HAL_SPI_TransmitReceive+0x3aa>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800414c:	b29b      	uxth	r3, r3
 800414e:	2b00      	cmp	r3, #0
 8004150:	d042      	beq.n	80041d8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004158:	b29b      	uxth	r3, r3
 800415a:	2b01      	cmp	r3, #1
 800415c:	d923      	bls.n	80041a6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68da      	ldr	r2, [r3, #12]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004168:	b292      	uxth	r2, r2
 800416a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004170:	1c9a      	adds	r2, r3, #2
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800417c:	b29b      	uxth	r3, r3
 800417e:	3b02      	subs	r3, #2
 8004180:	b29a      	uxth	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800418e:	b29b      	uxth	r3, r3
 8004190:	2b01      	cmp	r3, #1
 8004192:	d81f      	bhi.n	80041d4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	685a      	ldr	r2, [r3, #4]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80041a2:	605a      	str	r2, [r3, #4]
 80041a4:	e016      	b.n	80041d4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f103 020c 	add.w	r2, r3, #12
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b2:	7812      	ldrb	r2, [r2, #0]
 80041b4:	b2d2      	uxtb	r2, r2
 80041b6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041bc:	1c5a      	adds	r2, r3, #1
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	3b01      	subs	r3, #1
 80041cc:	b29a      	uxth	r2, r3
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80041d4:	2301      	movs	r3, #1
 80041d6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80041d8:	f7fd fa5c 	bl	8001694 <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d803      	bhi.n	80041f0 <HAL_SPI_TransmitReceive+0x3c2>
 80041e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041ee:	d102      	bne.n	80041f6 <HAL_SPI_TransmitReceive+0x3c8>
 80041f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d103      	bne.n	80041fe <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80041fc:	e01c      	b.n	8004238 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004202:	b29b      	uxth	r3, r3
 8004204:	2b00      	cmp	r3, #0
 8004206:	f47f af5b 	bne.w	80040c0 <HAL_SPI_TransmitReceive+0x292>
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004210:	b29b      	uxth	r3, r3
 8004212:	2b00      	cmp	r3, #0
 8004214:	f47f af54 	bne.w	80040c0 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004218:	69fa      	ldr	r2, [r7, #28]
 800421a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800421c:	68f8      	ldr	r0, [r7, #12]
 800421e:	f000 f98f 	bl	8004540 <SPI_EndRxTxTransaction>
 8004222:	4603      	mov	r3, r0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d006      	beq.n	8004236 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2220      	movs	r2, #32
 8004232:	661a      	str	r2, [r3, #96]	; 0x60
 8004234:	e000      	b.n	8004238 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8004236:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2200      	movs	r2, #0
 8004244:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004248:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800424c:	4618      	mov	r0, r3
 800424e:	3728      	adds	r7, #40	; 0x28
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}

08004254 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b088      	sub	sp, #32
 8004258:	af00      	add	r7, sp, #0
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	60b9      	str	r1, [r7, #8]
 800425e:	603b      	str	r3, [r7, #0]
 8004260:	4613      	mov	r3, r2
 8004262:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004264:	f7fd fa16 	bl	8001694 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800426c:	1a9b      	subs	r3, r3, r2
 800426e:	683a      	ldr	r2, [r7, #0]
 8004270:	4413      	add	r3, r2
 8004272:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004274:	f7fd fa0e 	bl	8001694 <HAL_GetTick>
 8004278:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800427a:	4b39      	ldr	r3, [pc, #228]	; (8004360 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	015b      	lsls	r3, r3, #5
 8004280:	0d1b      	lsrs	r3, r3, #20
 8004282:	69fa      	ldr	r2, [r7, #28]
 8004284:	fb02 f303 	mul.w	r3, r2, r3
 8004288:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800428a:	e054      	b.n	8004336 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004292:	d050      	beq.n	8004336 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004294:	f7fd f9fe 	bl	8001694 <HAL_GetTick>
 8004298:	4602      	mov	r2, r0
 800429a:	69bb      	ldr	r3, [r7, #24]
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	69fa      	ldr	r2, [r7, #28]
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d902      	bls.n	80042aa <SPI_WaitFlagStateUntilTimeout+0x56>
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d13d      	bne.n	8004326 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	685a      	ldr	r2, [r3, #4]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80042b8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042c2:	d111      	bne.n	80042e8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042cc:	d004      	beq.n	80042d8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042d6:	d107      	bne.n	80042e8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042e6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042f0:	d10f      	bne.n	8004312 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004300:	601a      	str	r2, [r3, #0]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004310:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2201      	movs	r2, #1
 8004316:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e017      	b.n	8004356 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d101      	bne.n	8004330 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800432c:	2300      	movs	r3, #0
 800432e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	3b01      	subs	r3, #1
 8004334:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	689a      	ldr	r2, [r3, #8]
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	4013      	ands	r3, r2
 8004340:	68ba      	ldr	r2, [r7, #8]
 8004342:	429a      	cmp	r2, r3
 8004344:	bf0c      	ite	eq
 8004346:	2301      	moveq	r3, #1
 8004348:	2300      	movne	r3, #0
 800434a:	b2db      	uxtb	r3, r3
 800434c:	461a      	mov	r2, r3
 800434e:	79fb      	ldrb	r3, [r7, #7]
 8004350:	429a      	cmp	r2, r3
 8004352:	d19b      	bne.n	800428c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004354:	2300      	movs	r3, #0
}
 8004356:	4618      	mov	r0, r3
 8004358:	3720      	adds	r7, #32
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	20000008 	.word	0x20000008

08004364 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b08a      	sub	sp, #40	; 0x28
 8004368:	af00      	add	r7, sp, #0
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	60b9      	str	r1, [r7, #8]
 800436e:	607a      	str	r2, [r7, #4]
 8004370:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004372:	2300      	movs	r3, #0
 8004374:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004376:	f7fd f98d 	bl	8001694 <HAL_GetTick>
 800437a:	4602      	mov	r2, r0
 800437c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800437e:	1a9b      	subs	r3, r3, r2
 8004380:	683a      	ldr	r2, [r7, #0]
 8004382:	4413      	add	r3, r2
 8004384:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004386:	f7fd f985 	bl	8001694 <HAL_GetTick>
 800438a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	330c      	adds	r3, #12
 8004392:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004394:	4b3d      	ldr	r3, [pc, #244]	; (800448c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	4613      	mov	r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	4413      	add	r3, r2
 800439e:	00da      	lsls	r2, r3, #3
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	0d1b      	lsrs	r3, r3, #20
 80043a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043a6:	fb02 f303 	mul.w	r3, r2, r3
 80043aa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80043ac:	e060      	b.n	8004470 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80043b4:	d107      	bne.n	80043c6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d104      	bne.n	80043c6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	781b      	ldrb	r3, [r3, #0]
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80043c4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043cc:	d050      	beq.n	8004470 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80043ce:	f7fd f961 	bl	8001694 <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	6a3b      	ldr	r3, [r7, #32]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043da:	429a      	cmp	r2, r3
 80043dc:	d902      	bls.n	80043e4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80043de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d13d      	bne.n	8004460 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	685a      	ldr	r2, [r3, #4]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80043f2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043fc:	d111      	bne.n	8004422 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004406:	d004      	beq.n	8004412 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004410:	d107      	bne.n	8004422 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004420:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004426:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800442a:	d10f      	bne.n	800444c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800443a:	601a      	str	r2, [r3, #0]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800444a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800445c:	2303      	movs	r3, #3
 800445e:	e010      	b.n	8004482 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d101      	bne.n	800446a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004466:	2300      	movs	r3, #0
 8004468:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800446a:	69bb      	ldr	r3, [r7, #24]
 800446c:	3b01      	subs	r3, #1
 800446e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	689a      	ldr	r2, [r3, #8]
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	4013      	ands	r3, r2
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	429a      	cmp	r2, r3
 800447e:	d196      	bne.n	80043ae <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004480:	2300      	movs	r3, #0
}
 8004482:	4618      	mov	r0, r3
 8004484:	3728      	adds	r7, #40	; 0x28
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
 800448a:	bf00      	nop
 800448c:	20000008 	.word	0x20000008

08004490 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b086      	sub	sp, #24
 8004494:	af02      	add	r7, sp, #8
 8004496:	60f8      	str	r0, [r7, #12]
 8004498:	60b9      	str	r1, [r7, #8]
 800449a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044a4:	d111      	bne.n	80044ca <SPI_EndRxTransaction+0x3a>
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044ae:	d004      	beq.n	80044ba <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044b8:	d107      	bne.n	80044ca <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044c8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	9300      	str	r3, [sp, #0]
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	2200      	movs	r2, #0
 80044d2:	2180      	movs	r1, #128	; 0x80
 80044d4:	68f8      	ldr	r0, [r7, #12]
 80044d6:	f7ff febd 	bl	8004254 <SPI_WaitFlagStateUntilTimeout>
 80044da:	4603      	mov	r3, r0
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d007      	beq.n	80044f0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044e4:	f043 0220 	orr.w	r2, r3, #32
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80044ec:	2303      	movs	r3, #3
 80044ee:	e023      	b.n	8004538 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044f8:	d11d      	bne.n	8004536 <SPI_EndRxTransaction+0xa6>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004502:	d004      	beq.n	800450e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800450c:	d113      	bne.n	8004536 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	9300      	str	r3, [sp, #0]
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	2200      	movs	r2, #0
 8004516:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800451a:	68f8      	ldr	r0, [r7, #12]
 800451c:	f7ff ff22 	bl	8004364 <SPI_WaitFifoStateUntilTimeout>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d007      	beq.n	8004536 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800452a:	f043 0220 	orr.w	r2, r3, #32
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	e000      	b.n	8004538 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004536:	2300      	movs	r3, #0
}
 8004538:	4618      	mov	r0, r3
 800453a:	3710      	adds	r7, #16
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}

08004540 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b086      	sub	sp, #24
 8004544:	af02      	add	r7, sp, #8
 8004546:	60f8      	str	r0, [r7, #12]
 8004548:	60b9      	str	r1, [r7, #8]
 800454a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	9300      	str	r3, [sp, #0]
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	2200      	movs	r2, #0
 8004554:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004558:	68f8      	ldr	r0, [r7, #12]
 800455a:	f7ff ff03 	bl	8004364 <SPI_WaitFifoStateUntilTimeout>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d007      	beq.n	8004574 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004568:	f043 0220 	orr.w	r2, r3, #32
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e027      	b.n	80045c4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	9300      	str	r3, [sp, #0]
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	2200      	movs	r2, #0
 800457c:	2180      	movs	r1, #128	; 0x80
 800457e:	68f8      	ldr	r0, [r7, #12]
 8004580:	f7ff fe68 	bl	8004254 <SPI_WaitFlagStateUntilTimeout>
 8004584:	4603      	mov	r3, r0
 8004586:	2b00      	cmp	r3, #0
 8004588:	d007      	beq.n	800459a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800458e:	f043 0220 	orr.w	r2, r3, #32
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e014      	b.n	80045c4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	9300      	str	r3, [sp, #0]
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80045a6:	68f8      	ldr	r0, [r7, #12]
 80045a8:	f7ff fedc 	bl	8004364 <SPI_WaitFifoStateUntilTimeout>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d007      	beq.n	80045c2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045b6:	f043 0220 	orr.w	r2, r3, #32
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e000      	b.n	80045c4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80045c2:	2300      	movs	r3, #0
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3710      	adds	r7, #16
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}

080045cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b082      	sub	sp, #8
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d101      	bne.n	80045de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e049      	b.n	8004672 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d106      	bne.n	80045f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f7fc fe4e 	bl	8001294 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2202      	movs	r2, #2
 80045fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	3304      	adds	r3, #4
 8004608:	4619      	mov	r1, r3
 800460a:	4610      	mov	r0, r2
 800460c:	f000 f8fe 	bl	800480c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2201      	movs	r2, #1
 8004634:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004670:	2300      	movs	r3, #0
}
 8004672:	4618      	mov	r0, r3
 8004674:	3708      	adds	r7, #8
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}

0800467a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800467a:	b580      	push	{r7, lr}
 800467c:	b084      	sub	sp, #16
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
 8004682:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004684:	2300      	movs	r3, #0
 8004686:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800468e:	2b01      	cmp	r3, #1
 8004690:	d101      	bne.n	8004696 <HAL_TIM_ConfigClockSource+0x1c>
 8004692:	2302      	movs	r3, #2
 8004694:	e0b6      	b.n	8004804 <HAL_TIM_ConfigClockSource+0x18a>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2201      	movs	r2, #1
 800469a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2202      	movs	r2, #2
 80046a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80046b4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80046b8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046c0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	68ba      	ldr	r2, [r7, #8]
 80046c8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046d2:	d03e      	beq.n	8004752 <HAL_TIM_ConfigClockSource+0xd8>
 80046d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046d8:	f200 8087 	bhi.w	80047ea <HAL_TIM_ConfigClockSource+0x170>
 80046dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046e0:	f000 8086 	beq.w	80047f0 <HAL_TIM_ConfigClockSource+0x176>
 80046e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046e8:	d87f      	bhi.n	80047ea <HAL_TIM_ConfigClockSource+0x170>
 80046ea:	2b70      	cmp	r3, #112	; 0x70
 80046ec:	d01a      	beq.n	8004724 <HAL_TIM_ConfigClockSource+0xaa>
 80046ee:	2b70      	cmp	r3, #112	; 0x70
 80046f0:	d87b      	bhi.n	80047ea <HAL_TIM_ConfigClockSource+0x170>
 80046f2:	2b60      	cmp	r3, #96	; 0x60
 80046f4:	d050      	beq.n	8004798 <HAL_TIM_ConfigClockSource+0x11e>
 80046f6:	2b60      	cmp	r3, #96	; 0x60
 80046f8:	d877      	bhi.n	80047ea <HAL_TIM_ConfigClockSource+0x170>
 80046fa:	2b50      	cmp	r3, #80	; 0x50
 80046fc:	d03c      	beq.n	8004778 <HAL_TIM_ConfigClockSource+0xfe>
 80046fe:	2b50      	cmp	r3, #80	; 0x50
 8004700:	d873      	bhi.n	80047ea <HAL_TIM_ConfigClockSource+0x170>
 8004702:	2b40      	cmp	r3, #64	; 0x40
 8004704:	d058      	beq.n	80047b8 <HAL_TIM_ConfigClockSource+0x13e>
 8004706:	2b40      	cmp	r3, #64	; 0x40
 8004708:	d86f      	bhi.n	80047ea <HAL_TIM_ConfigClockSource+0x170>
 800470a:	2b30      	cmp	r3, #48	; 0x30
 800470c:	d064      	beq.n	80047d8 <HAL_TIM_ConfigClockSource+0x15e>
 800470e:	2b30      	cmp	r3, #48	; 0x30
 8004710:	d86b      	bhi.n	80047ea <HAL_TIM_ConfigClockSource+0x170>
 8004712:	2b20      	cmp	r3, #32
 8004714:	d060      	beq.n	80047d8 <HAL_TIM_ConfigClockSource+0x15e>
 8004716:	2b20      	cmp	r3, #32
 8004718:	d867      	bhi.n	80047ea <HAL_TIM_ConfigClockSource+0x170>
 800471a:	2b00      	cmp	r3, #0
 800471c:	d05c      	beq.n	80047d8 <HAL_TIM_ConfigClockSource+0x15e>
 800471e:	2b10      	cmp	r3, #16
 8004720:	d05a      	beq.n	80047d8 <HAL_TIM_ConfigClockSource+0x15e>
 8004722:	e062      	b.n	80047ea <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6818      	ldr	r0, [r3, #0]
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	6899      	ldr	r1, [r3, #8]
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	685a      	ldr	r2, [r3, #4]
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	f000 f94a 	bl	80049cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004746:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68ba      	ldr	r2, [r7, #8]
 800474e:	609a      	str	r2, [r3, #8]
      break;
 8004750:	e04f      	b.n	80047f2 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6818      	ldr	r0, [r3, #0]
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	6899      	ldr	r1, [r3, #8]
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	685a      	ldr	r2, [r3, #4]
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	f000 f933 	bl	80049cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	689a      	ldr	r2, [r3, #8]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004774:	609a      	str	r2, [r3, #8]
      break;
 8004776:	e03c      	b.n	80047f2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6818      	ldr	r0, [r3, #0]
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	6859      	ldr	r1, [r3, #4]
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	461a      	mov	r2, r3
 8004786:	f000 f8a5 	bl	80048d4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	2150      	movs	r1, #80	; 0x50
 8004790:	4618      	mov	r0, r3
 8004792:	f000 f8fe 	bl	8004992 <TIM_ITRx_SetConfig>
      break;
 8004796:	e02c      	b.n	80047f2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6818      	ldr	r0, [r3, #0]
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	6859      	ldr	r1, [r3, #4]
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	461a      	mov	r2, r3
 80047a6:	f000 f8c4 	bl	8004932 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	2160      	movs	r1, #96	; 0x60
 80047b0:	4618      	mov	r0, r3
 80047b2:	f000 f8ee 	bl	8004992 <TIM_ITRx_SetConfig>
      break;
 80047b6:	e01c      	b.n	80047f2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6818      	ldr	r0, [r3, #0]
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	6859      	ldr	r1, [r3, #4]
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	461a      	mov	r2, r3
 80047c6:	f000 f885 	bl	80048d4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	2140      	movs	r1, #64	; 0x40
 80047d0:	4618      	mov	r0, r3
 80047d2:	f000 f8de 	bl	8004992 <TIM_ITRx_SetConfig>
      break;
 80047d6:	e00c      	b.n	80047f2 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4619      	mov	r1, r3
 80047e2:	4610      	mov	r0, r2
 80047e4:	f000 f8d5 	bl	8004992 <TIM_ITRx_SetConfig>
      break;
 80047e8:	e003      	b.n	80047f2 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	73fb      	strb	r3, [r7, #15]
      break;
 80047ee:	e000      	b.n	80047f2 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80047f0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2201      	movs	r2, #1
 80047f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2200      	movs	r2, #0
 80047fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004802:	7bfb      	ldrb	r3, [r7, #15]
}
 8004804:	4618      	mov	r0, r3
 8004806:	3710      	adds	r7, #16
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}

0800480c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800480c:	b480      	push	{r7}
 800480e:	b085      	sub	sp, #20
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	4a2a      	ldr	r2, [pc, #168]	; (80048c8 <TIM_Base_SetConfig+0xbc>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d003      	beq.n	800482c <TIM_Base_SetConfig+0x20>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800482a:	d108      	bne.n	800483e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004832:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	68fa      	ldr	r2, [r7, #12]
 800483a:	4313      	orrs	r3, r2
 800483c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a21      	ldr	r2, [pc, #132]	; (80048c8 <TIM_Base_SetConfig+0xbc>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d00b      	beq.n	800485e <TIM_Base_SetConfig+0x52>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800484c:	d007      	beq.n	800485e <TIM_Base_SetConfig+0x52>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	4a1e      	ldr	r2, [pc, #120]	; (80048cc <TIM_Base_SetConfig+0xc0>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d003      	beq.n	800485e <TIM_Base_SetConfig+0x52>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a1d      	ldr	r2, [pc, #116]	; (80048d0 <TIM_Base_SetConfig+0xc4>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d108      	bne.n	8004870 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004864:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	68db      	ldr	r3, [r3, #12]
 800486a:	68fa      	ldr	r2, [r7, #12]
 800486c:	4313      	orrs	r3, r2
 800486e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	695b      	ldr	r3, [r3, #20]
 800487a:	4313      	orrs	r3, r2
 800487c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	68fa      	ldr	r2, [r7, #12]
 8004882:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	689a      	ldr	r2, [r3, #8]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a0c      	ldr	r2, [pc, #48]	; (80048c8 <TIM_Base_SetConfig+0xbc>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d007      	beq.n	80048ac <TIM_Base_SetConfig+0xa0>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a0b      	ldr	r2, [pc, #44]	; (80048cc <TIM_Base_SetConfig+0xc0>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d003      	beq.n	80048ac <TIM_Base_SetConfig+0xa0>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a0a      	ldr	r2, [pc, #40]	; (80048d0 <TIM_Base_SetConfig+0xc4>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d103      	bne.n	80048b4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	691a      	ldr	r2, [r3, #16]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	615a      	str	r2, [r3, #20]
}
 80048ba:	bf00      	nop
 80048bc:	3714      	adds	r7, #20
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr
 80048c6:	bf00      	nop
 80048c8:	40012c00 	.word	0x40012c00
 80048cc:	40014400 	.word	0x40014400
 80048d0:	40014800 	.word	0x40014800

080048d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b087      	sub	sp, #28
 80048d8:	af00      	add	r7, sp, #0
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	60b9      	str	r1, [r7, #8]
 80048de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6a1b      	ldr	r3, [r3, #32]
 80048e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	f023 0201 	bic.w	r2, r3, #1
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80048fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	011b      	lsls	r3, r3, #4
 8004904:	693a      	ldr	r2, [r7, #16]
 8004906:	4313      	orrs	r3, r2
 8004908:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	f023 030a 	bic.w	r3, r3, #10
 8004910:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004912:	697a      	ldr	r2, [r7, #20]
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	4313      	orrs	r3, r2
 8004918:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	693a      	ldr	r2, [r7, #16]
 800491e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	697a      	ldr	r2, [r7, #20]
 8004924:	621a      	str	r2, [r3, #32]
}
 8004926:	bf00      	nop
 8004928:	371c      	adds	r7, #28
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr

08004932 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004932:	b480      	push	{r7}
 8004934:	b087      	sub	sp, #28
 8004936:	af00      	add	r7, sp, #0
 8004938:	60f8      	str	r0, [r7, #12]
 800493a:	60b9      	str	r1, [r7, #8]
 800493c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6a1b      	ldr	r3, [r3, #32]
 8004942:	f023 0210 	bic.w	r2, r3, #16
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	699b      	ldr	r3, [r3, #24]
 800494e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6a1b      	ldr	r3, [r3, #32]
 8004954:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800495c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	031b      	lsls	r3, r3, #12
 8004962:	697a      	ldr	r2, [r7, #20]
 8004964:	4313      	orrs	r3, r2
 8004966:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800496e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	011b      	lsls	r3, r3, #4
 8004974:	693a      	ldr	r2, [r7, #16]
 8004976:	4313      	orrs	r3, r2
 8004978:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	697a      	ldr	r2, [r7, #20]
 800497e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	693a      	ldr	r2, [r7, #16]
 8004984:	621a      	str	r2, [r3, #32]
}
 8004986:	bf00      	nop
 8004988:	371c      	adds	r7, #28
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr

08004992 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004992:	b480      	push	{r7}
 8004994:	b085      	sub	sp, #20
 8004996:	af00      	add	r7, sp, #0
 8004998:	6078      	str	r0, [r7, #4]
 800499a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80049a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	f043 0307 	orr.w	r3, r3, #7
 80049b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	68fa      	ldr	r2, [r7, #12]
 80049be:	609a      	str	r2, [r3, #8]
}
 80049c0:	bf00      	nop
 80049c2:	3714      	adds	r7, #20
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b087      	sub	sp, #28
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	60f8      	str	r0, [r7, #12]
 80049d4:	60b9      	str	r1, [r7, #8]
 80049d6:	607a      	str	r2, [r7, #4]
 80049d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80049e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	021a      	lsls	r2, r3, #8
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	431a      	orrs	r2, r3
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	697a      	ldr	r2, [r7, #20]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	697a      	ldr	r2, [r7, #20]
 80049fe:	609a      	str	r2, [r3, #8]
}
 8004a00:	bf00      	nop
 8004a02:	371c      	adds	r7, #28
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr

08004a0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b085      	sub	sp, #20
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d101      	bne.n	8004a24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a20:	2302      	movs	r3, #2
 8004a22:	e04a      	b.n	8004aba <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2202      	movs	r2, #2
 8004a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a1f      	ldr	r2, [pc, #124]	; (8004ac8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d108      	bne.n	8004a60 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004a54:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	68fa      	ldr	r2, [r7, #12]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	68fa      	ldr	r2, [r7, #12]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a12      	ldr	r2, [pc, #72]	; (8004ac8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d004      	beq.n	8004a8e <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a8c:	d10c      	bne.n	8004aa8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a94:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	68ba      	ldr	r2, [r7, #8]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	68ba      	ldr	r2, [r7, #8]
 8004aa6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ab8:	2300      	movs	r3, #0
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3714      	adds	r7, #20
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr
 8004ac6:	bf00      	nop
 8004ac8:	40012c00 	.word	0x40012c00

08004acc <__errno>:
 8004acc:	4b01      	ldr	r3, [pc, #4]	; (8004ad4 <__errno+0x8>)
 8004ace:	6818      	ldr	r0, [r3, #0]
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	20000014 	.word	0x20000014

08004ad8 <__sflush_r>:
 8004ad8:	898a      	ldrh	r2, [r1, #12]
 8004ada:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ade:	4605      	mov	r5, r0
 8004ae0:	0710      	lsls	r0, r2, #28
 8004ae2:	460c      	mov	r4, r1
 8004ae4:	d458      	bmi.n	8004b98 <__sflush_r+0xc0>
 8004ae6:	684b      	ldr	r3, [r1, #4]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	dc05      	bgt.n	8004af8 <__sflush_r+0x20>
 8004aec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	dc02      	bgt.n	8004af8 <__sflush_r+0x20>
 8004af2:	2000      	movs	r0, #0
 8004af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004af8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004afa:	2e00      	cmp	r6, #0
 8004afc:	d0f9      	beq.n	8004af2 <__sflush_r+0x1a>
 8004afe:	2300      	movs	r3, #0
 8004b00:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004b04:	682f      	ldr	r7, [r5, #0]
 8004b06:	602b      	str	r3, [r5, #0]
 8004b08:	d032      	beq.n	8004b70 <__sflush_r+0x98>
 8004b0a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004b0c:	89a3      	ldrh	r3, [r4, #12]
 8004b0e:	075a      	lsls	r2, r3, #29
 8004b10:	d505      	bpl.n	8004b1e <__sflush_r+0x46>
 8004b12:	6863      	ldr	r3, [r4, #4]
 8004b14:	1ac0      	subs	r0, r0, r3
 8004b16:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004b18:	b10b      	cbz	r3, 8004b1e <__sflush_r+0x46>
 8004b1a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004b1c:	1ac0      	subs	r0, r0, r3
 8004b1e:	2300      	movs	r3, #0
 8004b20:	4602      	mov	r2, r0
 8004b22:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004b24:	6a21      	ldr	r1, [r4, #32]
 8004b26:	4628      	mov	r0, r5
 8004b28:	47b0      	blx	r6
 8004b2a:	1c43      	adds	r3, r0, #1
 8004b2c:	89a3      	ldrh	r3, [r4, #12]
 8004b2e:	d106      	bne.n	8004b3e <__sflush_r+0x66>
 8004b30:	6829      	ldr	r1, [r5, #0]
 8004b32:	291d      	cmp	r1, #29
 8004b34:	d82c      	bhi.n	8004b90 <__sflush_r+0xb8>
 8004b36:	4a2a      	ldr	r2, [pc, #168]	; (8004be0 <__sflush_r+0x108>)
 8004b38:	40ca      	lsrs	r2, r1
 8004b3a:	07d6      	lsls	r6, r2, #31
 8004b3c:	d528      	bpl.n	8004b90 <__sflush_r+0xb8>
 8004b3e:	2200      	movs	r2, #0
 8004b40:	6062      	str	r2, [r4, #4]
 8004b42:	04d9      	lsls	r1, r3, #19
 8004b44:	6922      	ldr	r2, [r4, #16]
 8004b46:	6022      	str	r2, [r4, #0]
 8004b48:	d504      	bpl.n	8004b54 <__sflush_r+0x7c>
 8004b4a:	1c42      	adds	r2, r0, #1
 8004b4c:	d101      	bne.n	8004b52 <__sflush_r+0x7a>
 8004b4e:	682b      	ldr	r3, [r5, #0]
 8004b50:	b903      	cbnz	r3, 8004b54 <__sflush_r+0x7c>
 8004b52:	6560      	str	r0, [r4, #84]	; 0x54
 8004b54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004b56:	602f      	str	r7, [r5, #0]
 8004b58:	2900      	cmp	r1, #0
 8004b5a:	d0ca      	beq.n	8004af2 <__sflush_r+0x1a>
 8004b5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004b60:	4299      	cmp	r1, r3
 8004b62:	d002      	beq.n	8004b6a <__sflush_r+0x92>
 8004b64:	4628      	mov	r0, r5
 8004b66:	f000 fa21 	bl	8004fac <_free_r>
 8004b6a:	2000      	movs	r0, #0
 8004b6c:	6360      	str	r0, [r4, #52]	; 0x34
 8004b6e:	e7c1      	b.n	8004af4 <__sflush_r+0x1c>
 8004b70:	6a21      	ldr	r1, [r4, #32]
 8004b72:	2301      	movs	r3, #1
 8004b74:	4628      	mov	r0, r5
 8004b76:	47b0      	blx	r6
 8004b78:	1c41      	adds	r1, r0, #1
 8004b7a:	d1c7      	bne.n	8004b0c <__sflush_r+0x34>
 8004b7c:	682b      	ldr	r3, [r5, #0]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d0c4      	beq.n	8004b0c <__sflush_r+0x34>
 8004b82:	2b1d      	cmp	r3, #29
 8004b84:	d001      	beq.n	8004b8a <__sflush_r+0xb2>
 8004b86:	2b16      	cmp	r3, #22
 8004b88:	d101      	bne.n	8004b8e <__sflush_r+0xb6>
 8004b8a:	602f      	str	r7, [r5, #0]
 8004b8c:	e7b1      	b.n	8004af2 <__sflush_r+0x1a>
 8004b8e:	89a3      	ldrh	r3, [r4, #12]
 8004b90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b94:	81a3      	strh	r3, [r4, #12]
 8004b96:	e7ad      	b.n	8004af4 <__sflush_r+0x1c>
 8004b98:	690f      	ldr	r7, [r1, #16]
 8004b9a:	2f00      	cmp	r7, #0
 8004b9c:	d0a9      	beq.n	8004af2 <__sflush_r+0x1a>
 8004b9e:	0793      	lsls	r3, r2, #30
 8004ba0:	680e      	ldr	r6, [r1, #0]
 8004ba2:	bf08      	it	eq
 8004ba4:	694b      	ldreq	r3, [r1, #20]
 8004ba6:	600f      	str	r7, [r1, #0]
 8004ba8:	bf18      	it	ne
 8004baa:	2300      	movne	r3, #0
 8004bac:	eba6 0807 	sub.w	r8, r6, r7
 8004bb0:	608b      	str	r3, [r1, #8]
 8004bb2:	f1b8 0f00 	cmp.w	r8, #0
 8004bb6:	dd9c      	ble.n	8004af2 <__sflush_r+0x1a>
 8004bb8:	6a21      	ldr	r1, [r4, #32]
 8004bba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004bbc:	4643      	mov	r3, r8
 8004bbe:	463a      	mov	r2, r7
 8004bc0:	4628      	mov	r0, r5
 8004bc2:	47b0      	blx	r6
 8004bc4:	2800      	cmp	r0, #0
 8004bc6:	dc06      	bgt.n	8004bd6 <__sflush_r+0xfe>
 8004bc8:	89a3      	ldrh	r3, [r4, #12]
 8004bca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004bce:	81a3      	strh	r3, [r4, #12]
 8004bd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004bd4:	e78e      	b.n	8004af4 <__sflush_r+0x1c>
 8004bd6:	4407      	add	r7, r0
 8004bd8:	eba8 0800 	sub.w	r8, r8, r0
 8004bdc:	e7e9      	b.n	8004bb2 <__sflush_r+0xda>
 8004bde:	bf00      	nop
 8004be0:	20400001 	.word	0x20400001

08004be4 <_fflush_r>:
 8004be4:	b538      	push	{r3, r4, r5, lr}
 8004be6:	690b      	ldr	r3, [r1, #16]
 8004be8:	4605      	mov	r5, r0
 8004bea:	460c      	mov	r4, r1
 8004bec:	b913      	cbnz	r3, 8004bf4 <_fflush_r+0x10>
 8004bee:	2500      	movs	r5, #0
 8004bf0:	4628      	mov	r0, r5
 8004bf2:	bd38      	pop	{r3, r4, r5, pc}
 8004bf4:	b118      	cbz	r0, 8004bfe <_fflush_r+0x1a>
 8004bf6:	6983      	ldr	r3, [r0, #24]
 8004bf8:	b90b      	cbnz	r3, 8004bfe <_fflush_r+0x1a>
 8004bfa:	f000 f887 	bl	8004d0c <__sinit>
 8004bfe:	4b14      	ldr	r3, [pc, #80]	; (8004c50 <_fflush_r+0x6c>)
 8004c00:	429c      	cmp	r4, r3
 8004c02:	d11b      	bne.n	8004c3c <_fflush_r+0x58>
 8004c04:	686c      	ldr	r4, [r5, #4]
 8004c06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d0ef      	beq.n	8004bee <_fflush_r+0xa>
 8004c0e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004c10:	07d0      	lsls	r0, r2, #31
 8004c12:	d404      	bmi.n	8004c1e <_fflush_r+0x3a>
 8004c14:	0599      	lsls	r1, r3, #22
 8004c16:	d402      	bmi.n	8004c1e <_fflush_r+0x3a>
 8004c18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c1a:	f000 f93a 	bl	8004e92 <__retarget_lock_acquire_recursive>
 8004c1e:	4628      	mov	r0, r5
 8004c20:	4621      	mov	r1, r4
 8004c22:	f7ff ff59 	bl	8004ad8 <__sflush_r>
 8004c26:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004c28:	07da      	lsls	r2, r3, #31
 8004c2a:	4605      	mov	r5, r0
 8004c2c:	d4e0      	bmi.n	8004bf0 <_fflush_r+0xc>
 8004c2e:	89a3      	ldrh	r3, [r4, #12]
 8004c30:	059b      	lsls	r3, r3, #22
 8004c32:	d4dd      	bmi.n	8004bf0 <_fflush_r+0xc>
 8004c34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c36:	f000 f92d 	bl	8004e94 <__retarget_lock_release_recursive>
 8004c3a:	e7d9      	b.n	8004bf0 <_fflush_r+0xc>
 8004c3c:	4b05      	ldr	r3, [pc, #20]	; (8004c54 <_fflush_r+0x70>)
 8004c3e:	429c      	cmp	r4, r3
 8004c40:	d101      	bne.n	8004c46 <_fflush_r+0x62>
 8004c42:	68ac      	ldr	r4, [r5, #8]
 8004c44:	e7df      	b.n	8004c06 <_fflush_r+0x22>
 8004c46:	4b04      	ldr	r3, [pc, #16]	; (8004c58 <_fflush_r+0x74>)
 8004c48:	429c      	cmp	r4, r3
 8004c4a:	bf08      	it	eq
 8004c4c:	68ec      	ldreq	r4, [r5, #12]
 8004c4e:	e7da      	b.n	8004c06 <_fflush_r+0x22>
 8004c50:	08007900 	.word	0x08007900
 8004c54:	08007920 	.word	0x08007920
 8004c58:	080078e0 	.word	0x080078e0

08004c5c <std>:
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	b510      	push	{r4, lr}
 8004c60:	4604      	mov	r4, r0
 8004c62:	e9c0 3300 	strd	r3, r3, [r0]
 8004c66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004c6a:	6083      	str	r3, [r0, #8]
 8004c6c:	8181      	strh	r1, [r0, #12]
 8004c6e:	6643      	str	r3, [r0, #100]	; 0x64
 8004c70:	81c2      	strh	r2, [r0, #14]
 8004c72:	6183      	str	r3, [r0, #24]
 8004c74:	4619      	mov	r1, r3
 8004c76:	2208      	movs	r2, #8
 8004c78:	305c      	adds	r0, #92	; 0x5c
 8004c7a:	f000 f98f 	bl	8004f9c <memset>
 8004c7e:	4b05      	ldr	r3, [pc, #20]	; (8004c94 <std+0x38>)
 8004c80:	6263      	str	r3, [r4, #36]	; 0x24
 8004c82:	4b05      	ldr	r3, [pc, #20]	; (8004c98 <std+0x3c>)
 8004c84:	62a3      	str	r3, [r4, #40]	; 0x28
 8004c86:	4b05      	ldr	r3, [pc, #20]	; (8004c9c <std+0x40>)
 8004c88:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004c8a:	4b05      	ldr	r3, [pc, #20]	; (8004ca0 <std+0x44>)
 8004c8c:	6224      	str	r4, [r4, #32]
 8004c8e:	6323      	str	r3, [r4, #48]	; 0x30
 8004c90:	bd10      	pop	{r4, pc}
 8004c92:	bf00      	nop
 8004c94:	08005a91 	.word	0x08005a91
 8004c98:	08005ab3 	.word	0x08005ab3
 8004c9c:	08005aeb 	.word	0x08005aeb
 8004ca0:	08005b0f 	.word	0x08005b0f

08004ca4 <_cleanup_r>:
 8004ca4:	4901      	ldr	r1, [pc, #4]	; (8004cac <_cleanup_r+0x8>)
 8004ca6:	f000 b8af 	b.w	8004e08 <_fwalk_reent>
 8004caa:	bf00      	nop
 8004cac:	08004be5 	.word	0x08004be5

08004cb0 <__sfmoreglue>:
 8004cb0:	b570      	push	{r4, r5, r6, lr}
 8004cb2:	2268      	movs	r2, #104	; 0x68
 8004cb4:	1e4d      	subs	r5, r1, #1
 8004cb6:	4355      	muls	r5, r2
 8004cb8:	460e      	mov	r6, r1
 8004cba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004cbe:	f000 f9e1 	bl	8005084 <_malloc_r>
 8004cc2:	4604      	mov	r4, r0
 8004cc4:	b140      	cbz	r0, 8004cd8 <__sfmoreglue+0x28>
 8004cc6:	2100      	movs	r1, #0
 8004cc8:	e9c0 1600 	strd	r1, r6, [r0]
 8004ccc:	300c      	adds	r0, #12
 8004cce:	60a0      	str	r0, [r4, #8]
 8004cd0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004cd4:	f000 f962 	bl	8004f9c <memset>
 8004cd8:	4620      	mov	r0, r4
 8004cda:	bd70      	pop	{r4, r5, r6, pc}

08004cdc <__sfp_lock_acquire>:
 8004cdc:	4801      	ldr	r0, [pc, #4]	; (8004ce4 <__sfp_lock_acquire+0x8>)
 8004cde:	f000 b8d8 	b.w	8004e92 <__retarget_lock_acquire_recursive>
 8004ce2:	bf00      	nop
 8004ce4:	200002c1 	.word	0x200002c1

08004ce8 <__sfp_lock_release>:
 8004ce8:	4801      	ldr	r0, [pc, #4]	; (8004cf0 <__sfp_lock_release+0x8>)
 8004cea:	f000 b8d3 	b.w	8004e94 <__retarget_lock_release_recursive>
 8004cee:	bf00      	nop
 8004cf0:	200002c1 	.word	0x200002c1

08004cf4 <__sinit_lock_acquire>:
 8004cf4:	4801      	ldr	r0, [pc, #4]	; (8004cfc <__sinit_lock_acquire+0x8>)
 8004cf6:	f000 b8cc 	b.w	8004e92 <__retarget_lock_acquire_recursive>
 8004cfa:	bf00      	nop
 8004cfc:	200002c2 	.word	0x200002c2

08004d00 <__sinit_lock_release>:
 8004d00:	4801      	ldr	r0, [pc, #4]	; (8004d08 <__sinit_lock_release+0x8>)
 8004d02:	f000 b8c7 	b.w	8004e94 <__retarget_lock_release_recursive>
 8004d06:	bf00      	nop
 8004d08:	200002c2 	.word	0x200002c2

08004d0c <__sinit>:
 8004d0c:	b510      	push	{r4, lr}
 8004d0e:	4604      	mov	r4, r0
 8004d10:	f7ff fff0 	bl	8004cf4 <__sinit_lock_acquire>
 8004d14:	69a3      	ldr	r3, [r4, #24]
 8004d16:	b11b      	cbz	r3, 8004d20 <__sinit+0x14>
 8004d18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d1c:	f7ff bff0 	b.w	8004d00 <__sinit_lock_release>
 8004d20:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004d24:	6523      	str	r3, [r4, #80]	; 0x50
 8004d26:	4b13      	ldr	r3, [pc, #76]	; (8004d74 <__sinit+0x68>)
 8004d28:	4a13      	ldr	r2, [pc, #76]	; (8004d78 <__sinit+0x6c>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	62a2      	str	r2, [r4, #40]	; 0x28
 8004d2e:	42a3      	cmp	r3, r4
 8004d30:	bf04      	itt	eq
 8004d32:	2301      	moveq	r3, #1
 8004d34:	61a3      	streq	r3, [r4, #24]
 8004d36:	4620      	mov	r0, r4
 8004d38:	f000 f820 	bl	8004d7c <__sfp>
 8004d3c:	6060      	str	r0, [r4, #4]
 8004d3e:	4620      	mov	r0, r4
 8004d40:	f000 f81c 	bl	8004d7c <__sfp>
 8004d44:	60a0      	str	r0, [r4, #8]
 8004d46:	4620      	mov	r0, r4
 8004d48:	f000 f818 	bl	8004d7c <__sfp>
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	60e0      	str	r0, [r4, #12]
 8004d50:	2104      	movs	r1, #4
 8004d52:	6860      	ldr	r0, [r4, #4]
 8004d54:	f7ff ff82 	bl	8004c5c <std>
 8004d58:	68a0      	ldr	r0, [r4, #8]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	2109      	movs	r1, #9
 8004d5e:	f7ff ff7d 	bl	8004c5c <std>
 8004d62:	68e0      	ldr	r0, [r4, #12]
 8004d64:	2202      	movs	r2, #2
 8004d66:	2112      	movs	r1, #18
 8004d68:	f7ff ff78 	bl	8004c5c <std>
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	61a3      	str	r3, [r4, #24]
 8004d70:	e7d2      	b.n	8004d18 <__sinit+0xc>
 8004d72:	bf00      	nop
 8004d74:	08007940 	.word	0x08007940
 8004d78:	08004ca5 	.word	0x08004ca5

08004d7c <__sfp>:
 8004d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d7e:	4607      	mov	r7, r0
 8004d80:	f7ff ffac 	bl	8004cdc <__sfp_lock_acquire>
 8004d84:	4b1e      	ldr	r3, [pc, #120]	; (8004e00 <__sfp+0x84>)
 8004d86:	681e      	ldr	r6, [r3, #0]
 8004d88:	69b3      	ldr	r3, [r6, #24]
 8004d8a:	b913      	cbnz	r3, 8004d92 <__sfp+0x16>
 8004d8c:	4630      	mov	r0, r6
 8004d8e:	f7ff ffbd 	bl	8004d0c <__sinit>
 8004d92:	3648      	adds	r6, #72	; 0x48
 8004d94:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004d98:	3b01      	subs	r3, #1
 8004d9a:	d503      	bpl.n	8004da4 <__sfp+0x28>
 8004d9c:	6833      	ldr	r3, [r6, #0]
 8004d9e:	b30b      	cbz	r3, 8004de4 <__sfp+0x68>
 8004da0:	6836      	ldr	r6, [r6, #0]
 8004da2:	e7f7      	b.n	8004d94 <__sfp+0x18>
 8004da4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004da8:	b9d5      	cbnz	r5, 8004de0 <__sfp+0x64>
 8004daa:	4b16      	ldr	r3, [pc, #88]	; (8004e04 <__sfp+0x88>)
 8004dac:	60e3      	str	r3, [r4, #12]
 8004dae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004db2:	6665      	str	r5, [r4, #100]	; 0x64
 8004db4:	f000 f86c 	bl	8004e90 <__retarget_lock_init_recursive>
 8004db8:	f7ff ff96 	bl	8004ce8 <__sfp_lock_release>
 8004dbc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004dc0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004dc4:	6025      	str	r5, [r4, #0]
 8004dc6:	61a5      	str	r5, [r4, #24]
 8004dc8:	2208      	movs	r2, #8
 8004dca:	4629      	mov	r1, r5
 8004dcc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004dd0:	f000 f8e4 	bl	8004f9c <memset>
 8004dd4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004dd8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004ddc:	4620      	mov	r0, r4
 8004dde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004de0:	3468      	adds	r4, #104	; 0x68
 8004de2:	e7d9      	b.n	8004d98 <__sfp+0x1c>
 8004de4:	2104      	movs	r1, #4
 8004de6:	4638      	mov	r0, r7
 8004de8:	f7ff ff62 	bl	8004cb0 <__sfmoreglue>
 8004dec:	4604      	mov	r4, r0
 8004dee:	6030      	str	r0, [r6, #0]
 8004df0:	2800      	cmp	r0, #0
 8004df2:	d1d5      	bne.n	8004da0 <__sfp+0x24>
 8004df4:	f7ff ff78 	bl	8004ce8 <__sfp_lock_release>
 8004df8:	230c      	movs	r3, #12
 8004dfa:	603b      	str	r3, [r7, #0]
 8004dfc:	e7ee      	b.n	8004ddc <__sfp+0x60>
 8004dfe:	bf00      	nop
 8004e00:	08007940 	.word	0x08007940
 8004e04:	ffff0001 	.word	0xffff0001

08004e08 <_fwalk_reent>:
 8004e08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e0c:	4606      	mov	r6, r0
 8004e0e:	4688      	mov	r8, r1
 8004e10:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004e14:	2700      	movs	r7, #0
 8004e16:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004e1a:	f1b9 0901 	subs.w	r9, r9, #1
 8004e1e:	d505      	bpl.n	8004e2c <_fwalk_reent+0x24>
 8004e20:	6824      	ldr	r4, [r4, #0]
 8004e22:	2c00      	cmp	r4, #0
 8004e24:	d1f7      	bne.n	8004e16 <_fwalk_reent+0xe>
 8004e26:	4638      	mov	r0, r7
 8004e28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e2c:	89ab      	ldrh	r3, [r5, #12]
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d907      	bls.n	8004e42 <_fwalk_reent+0x3a>
 8004e32:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004e36:	3301      	adds	r3, #1
 8004e38:	d003      	beq.n	8004e42 <_fwalk_reent+0x3a>
 8004e3a:	4629      	mov	r1, r5
 8004e3c:	4630      	mov	r0, r6
 8004e3e:	47c0      	blx	r8
 8004e40:	4307      	orrs	r7, r0
 8004e42:	3568      	adds	r5, #104	; 0x68
 8004e44:	e7e9      	b.n	8004e1a <_fwalk_reent+0x12>
	...

08004e48 <__libc_init_array>:
 8004e48:	b570      	push	{r4, r5, r6, lr}
 8004e4a:	4d0d      	ldr	r5, [pc, #52]	; (8004e80 <__libc_init_array+0x38>)
 8004e4c:	4c0d      	ldr	r4, [pc, #52]	; (8004e84 <__libc_init_array+0x3c>)
 8004e4e:	1b64      	subs	r4, r4, r5
 8004e50:	10a4      	asrs	r4, r4, #2
 8004e52:	2600      	movs	r6, #0
 8004e54:	42a6      	cmp	r6, r4
 8004e56:	d109      	bne.n	8004e6c <__libc_init_array+0x24>
 8004e58:	4d0b      	ldr	r5, [pc, #44]	; (8004e88 <__libc_init_array+0x40>)
 8004e5a:	4c0c      	ldr	r4, [pc, #48]	; (8004e8c <__libc_init_array+0x44>)
 8004e5c:	f002 fb9c 	bl	8007598 <_init>
 8004e60:	1b64      	subs	r4, r4, r5
 8004e62:	10a4      	asrs	r4, r4, #2
 8004e64:	2600      	movs	r6, #0
 8004e66:	42a6      	cmp	r6, r4
 8004e68:	d105      	bne.n	8004e76 <__libc_init_array+0x2e>
 8004e6a:	bd70      	pop	{r4, r5, r6, pc}
 8004e6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e70:	4798      	blx	r3
 8004e72:	3601      	adds	r6, #1
 8004e74:	e7ee      	b.n	8004e54 <__libc_init_array+0xc>
 8004e76:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e7a:	4798      	blx	r3
 8004e7c:	3601      	adds	r6, #1
 8004e7e:	e7f2      	b.n	8004e66 <__libc_init_array+0x1e>
 8004e80:	08007cc0 	.word	0x08007cc0
 8004e84:	08007cc0 	.word	0x08007cc0
 8004e88:	08007cc0 	.word	0x08007cc0
 8004e8c:	08007cc4 	.word	0x08007cc4

08004e90 <__retarget_lock_init_recursive>:
 8004e90:	4770      	bx	lr

08004e92 <__retarget_lock_acquire_recursive>:
 8004e92:	4770      	bx	lr

08004e94 <__retarget_lock_release_recursive>:
 8004e94:	4770      	bx	lr

08004e96 <__swhatbuf_r>:
 8004e96:	b570      	push	{r4, r5, r6, lr}
 8004e98:	460e      	mov	r6, r1
 8004e9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e9e:	2900      	cmp	r1, #0
 8004ea0:	b096      	sub	sp, #88	; 0x58
 8004ea2:	4614      	mov	r4, r2
 8004ea4:	461d      	mov	r5, r3
 8004ea6:	da08      	bge.n	8004eba <__swhatbuf_r+0x24>
 8004ea8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004eac:	2200      	movs	r2, #0
 8004eae:	602a      	str	r2, [r5, #0]
 8004eb0:	061a      	lsls	r2, r3, #24
 8004eb2:	d410      	bmi.n	8004ed6 <__swhatbuf_r+0x40>
 8004eb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004eb8:	e00e      	b.n	8004ed8 <__swhatbuf_r+0x42>
 8004eba:	466a      	mov	r2, sp
 8004ebc:	f001 fdb8 	bl	8006a30 <_fstat_r>
 8004ec0:	2800      	cmp	r0, #0
 8004ec2:	dbf1      	blt.n	8004ea8 <__swhatbuf_r+0x12>
 8004ec4:	9a01      	ldr	r2, [sp, #4]
 8004ec6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004eca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004ece:	425a      	negs	r2, r3
 8004ed0:	415a      	adcs	r2, r3
 8004ed2:	602a      	str	r2, [r5, #0]
 8004ed4:	e7ee      	b.n	8004eb4 <__swhatbuf_r+0x1e>
 8004ed6:	2340      	movs	r3, #64	; 0x40
 8004ed8:	2000      	movs	r0, #0
 8004eda:	6023      	str	r3, [r4, #0]
 8004edc:	b016      	add	sp, #88	; 0x58
 8004ede:	bd70      	pop	{r4, r5, r6, pc}

08004ee0 <__smakebuf_r>:
 8004ee0:	898b      	ldrh	r3, [r1, #12]
 8004ee2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004ee4:	079d      	lsls	r5, r3, #30
 8004ee6:	4606      	mov	r6, r0
 8004ee8:	460c      	mov	r4, r1
 8004eea:	d507      	bpl.n	8004efc <__smakebuf_r+0x1c>
 8004eec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004ef0:	6023      	str	r3, [r4, #0]
 8004ef2:	6123      	str	r3, [r4, #16]
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	6163      	str	r3, [r4, #20]
 8004ef8:	b002      	add	sp, #8
 8004efa:	bd70      	pop	{r4, r5, r6, pc}
 8004efc:	ab01      	add	r3, sp, #4
 8004efe:	466a      	mov	r2, sp
 8004f00:	f7ff ffc9 	bl	8004e96 <__swhatbuf_r>
 8004f04:	9900      	ldr	r1, [sp, #0]
 8004f06:	4605      	mov	r5, r0
 8004f08:	4630      	mov	r0, r6
 8004f0a:	f000 f8bb 	bl	8005084 <_malloc_r>
 8004f0e:	b948      	cbnz	r0, 8004f24 <__smakebuf_r+0x44>
 8004f10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f14:	059a      	lsls	r2, r3, #22
 8004f16:	d4ef      	bmi.n	8004ef8 <__smakebuf_r+0x18>
 8004f18:	f023 0303 	bic.w	r3, r3, #3
 8004f1c:	f043 0302 	orr.w	r3, r3, #2
 8004f20:	81a3      	strh	r3, [r4, #12]
 8004f22:	e7e3      	b.n	8004eec <__smakebuf_r+0xc>
 8004f24:	4b0d      	ldr	r3, [pc, #52]	; (8004f5c <__smakebuf_r+0x7c>)
 8004f26:	62b3      	str	r3, [r6, #40]	; 0x28
 8004f28:	89a3      	ldrh	r3, [r4, #12]
 8004f2a:	6020      	str	r0, [r4, #0]
 8004f2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f30:	81a3      	strh	r3, [r4, #12]
 8004f32:	9b00      	ldr	r3, [sp, #0]
 8004f34:	6163      	str	r3, [r4, #20]
 8004f36:	9b01      	ldr	r3, [sp, #4]
 8004f38:	6120      	str	r0, [r4, #16]
 8004f3a:	b15b      	cbz	r3, 8004f54 <__smakebuf_r+0x74>
 8004f3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f40:	4630      	mov	r0, r6
 8004f42:	f001 fd87 	bl	8006a54 <_isatty_r>
 8004f46:	b128      	cbz	r0, 8004f54 <__smakebuf_r+0x74>
 8004f48:	89a3      	ldrh	r3, [r4, #12]
 8004f4a:	f023 0303 	bic.w	r3, r3, #3
 8004f4e:	f043 0301 	orr.w	r3, r3, #1
 8004f52:	81a3      	strh	r3, [r4, #12]
 8004f54:	89a0      	ldrh	r0, [r4, #12]
 8004f56:	4305      	orrs	r5, r0
 8004f58:	81a5      	strh	r5, [r4, #12]
 8004f5a:	e7cd      	b.n	8004ef8 <__smakebuf_r+0x18>
 8004f5c:	08004ca5 	.word	0x08004ca5

08004f60 <malloc>:
 8004f60:	4b02      	ldr	r3, [pc, #8]	; (8004f6c <malloc+0xc>)
 8004f62:	4601      	mov	r1, r0
 8004f64:	6818      	ldr	r0, [r3, #0]
 8004f66:	f000 b88d 	b.w	8005084 <_malloc_r>
 8004f6a:	bf00      	nop
 8004f6c:	20000014 	.word	0x20000014

08004f70 <free>:
 8004f70:	4b02      	ldr	r3, [pc, #8]	; (8004f7c <free+0xc>)
 8004f72:	4601      	mov	r1, r0
 8004f74:	6818      	ldr	r0, [r3, #0]
 8004f76:	f000 b819 	b.w	8004fac <_free_r>
 8004f7a:	bf00      	nop
 8004f7c:	20000014 	.word	0x20000014

08004f80 <memcpy>:
 8004f80:	440a      	add	r2, r1
 8004f82:	4291      	cmp	r1, r2
 8004f84:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004f88:	d100      	bne.n	8004f8c <memcpy+0xc>
 8004f8a:	4770      	bx	lr
 8004f8c:	b510      	push	{r4, lr}
 8004f8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f96:	4291      	cmp	r1, r2
 8004f98:	d1f9      	bne.n	8004f8e <memcpy+0xe>
 8004f9a:	bd10      	pop	{r4, pc}

08004f9c <memset>:
 8004f9c:	4402      	add	r2, r0
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d100      	bne.n	8004fa6 <memset+0xa>
 8004fa4:	4770      	bx	lr
 8004fa6:	f803 1b01 	strb.w	r1, [r3], #1
 8004faa:	e7f9      	b.n	8004fa0 <memset+0x4>

08004fac <_free_r>:
 8004fac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004fae:	2900      	cmp	r1, #0
 8004fb0:	d044      	beq.n	800503c <_free_r+0x90>
 8004fb2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fb6:	9001      	str	r0, [sp, #4]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	f1a1 0404 	sub.w	r4, r1, #4
 8004fbe:	bfb8      	it	lt
 8004fc0:	18e4      	addlt	r4, r4, r3
 8004fc2:	f001 fd7f 	bl	8006ac4 <__malloc_lock>
 8004fc6:	4a1e      	ldr	r2, [pc, #120]	; (8005040 <_free_r+0x94>)
 8004fc8:	9801      	ldr	r0, [sp, #4]
 8004fca:	6813      	ldr	r3, [r2, #0]
 8004fcc:	b933      	cbnz	r3, 8004fdc <_free_r+0x30>
 8004fce:	6063      	str	r3, [r4, #4]
 8004fd0:	6014      	str	r4, [r2, #0]
 8004fd2:	b003      	add	sp, #12
 8004fd4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004fd8:	f001 bd7a 	b.w	8006ad0 <__malloc_unlock>
 8004fdc:	42a3      	cmp	r3, r4
 8004fde:	d908      	bls.n	8004ff2 <_free_r+0x46>
 8004fe0:	6825      	ldr	r5, [r4, #0]
 8004fe2:	1961      	adds	r1, r4, r5
 8004fe4:	428b      	cmp	r3, r1
 8004fe6:	bf01      	itttt	eq
 8004fe8:	6819      	ldreq	r1, [r3, #0]
 8004fea:	685b      	ldreq	r3, [r3, #4]
 8004fec:	1949      	addeq	r1, r1, r5
 8004fee:	6021      	streq	r1, [r4, #0]
 8004ff0:	e7ed      	b.n	8004fce <_free_r+0x22>
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	b10b      	cbz	r3, 8004ffc <_free_r+0x50>
 8004ff8:	42a3      	cmp	r3, r4
 8004ffa:	d9fa      	bls.n	8004ff2 <_free_r+0x46>
 8004ffc:	6811      	ldr	r1, [r2, #0]
 8004ffe:	1855      	adds	r5, r2, r1
 8005000:	42a5      	cmp	r5, r4
 8005002:	d10b      	bne.n	800501c <_free_r+0x70>
 8005004:	6824      	ldr	r4, [r4, #0]
 8005006:	4421      	add	r1, r4
 8005008:	1854      	adds	r4, r2, r1
 800500a:	42a3      	cmp	r3, r4
 800500c:	6011      	str	r1, [r2, #0]
 800500e:	d1e0      	bne.n	8004fd2 <_free_r+0x26>
 8005010:	681c      	ldr	r4, [r3, #0]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	6053      	str	r3, [r2, #4]
 8005016:	4421      	add	r1, r4
 8005018:	6011      	str	r1, [r2, #0]
 800501a:	e7da      	b.n	8004fd2 <_free_r+0x26>
 800501c:	d902      	bls.n	8005024 <_free_r+0x78>
 800501e:	230c      	movs	r3, #12
 8005020:	6003      	str	r3, [r0, #0]
 8005022:	e7d6      	b.n	8004fd2 <_free_r+0x26>
 8005024:	6825      	ldr	r5, [r4, #0]
 8005026:	1961      	adds	r1, r4, r5
 8005028:	428b      	cmp	r3, r1
 800502a:	bf04      	itt	eq
 800502c:	6819      	ldreq	r1, [r3, #0]
 800502e:	685b      	ldreq	r3, [r3, #4]
 8005030:	6063      	str	r3, [r4, #4]
 8005032:	bf04      	itt	eq
 8005034:	1949      	addeq	r1, r1, r5
 8005036:	6021      	streq	r1, [r4, #0]
 8005038:	6054      	str	r4, [r2, #4]
 800503a:	e7ca      	b.n	8004fd2 <_free_r+0x26>
 800503c:	b003      	add	sp, #12
 800503e:	bd30      	pop	{r4, r5, pc}
 8005040:	200002c4 	.word	0x200002c4

08005044 <sbrk_aligned>:
 8005044:	b570      	push	{r4, r5, r6, lr}
 8005046:	4e0e      	ldr	r6, [pc, #56]	; (8005080 <sbrk_aligned+0x3c>)
 8005048:	460c      	mov	r4, r1
 800504a:	6831      	ldr	r1, [r6, #0]
 800504c:	4605      	mov	r5, r0
 800504e:	b911      	cbnz	r1, 8005056 <sbrk_aligned+0x12>
 8005050:	f000 fd0e 	bl	8005a70 <_sbrk_r>
 8005054:	6030      	str	r0, [r6, #0]
 8005056:	4621      	mov	r1, r4
 8005058:	4628      	mov	r0, r5
 800505a:	f000 fd09 	bl	8005a70 <_sbrk_r>
 800505e:	1c43      	adds	r3, r0, #1
 8005060:	d00a      	beq.n	8005078 <sbrk_aligned+0x34>
 8005062:	1cc4      	adds	r4, r0, #3
 8005064:	f024 0403 	bic.w	r4, r4, #3
 8005068:	42a0      	cmp	r0, r4
 800506a:	d007      	beq.n	800507c <sbrk_aligned+0x38>
 800506c:	1a21      	subs	r1, r4, r0
 800506e:	4628      	mov	r0, r5
 8005070:	f000 fcfe 	bl	8005a70 <_sbrk_r>
 8005074:	3001      	adds	r0, #1
 8005076:	d101      	bne.n	800507c <sbrk_aligned+0x38>
 8005078:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800507c:	4620      	mov	r0, r4
 800507e:	bd70      	pop	{r4, r5, r6, pc}
 8005080:	200002c8 	.word	0x200002c8

08005084 <_malloc_r>:
 8005084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005088:	1ccd      	adds	r5, r1, #3
 800508a:	f025 0503 	bic.w	r5, r5, #3
 800508e:	3508      	adds	r5, #8
 8005090:	2d0c      	cmp	r5, #12
 8005092:	bf38      	it	cc
 8005094:	250c      	movcc	r5, #12
 8005096:	2d00      	cmp	r5, #0
 8005098:	4607      	mov	r7, r0
 800509a:	db01      	blt.n	80050a0 <_malloc_r+0x1c>
 800509c:	42a9      	cmp	r1, r5
 800509e:	d905      	bls.n	80050ac <_malloc_r+0x28>
 80050a0:	230c      	movs	r3, #12
 80050a2:	603b      	str	r3, [r7, #0]
 80050a4:	2600      	movs	r6, #0
 80050a6:	4630      	mov	r0, r6
 80050a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050ac:	4e2e      	ldr	r6, [pc, #184]	; (8005168 <_malloc_r+0xe4>)
 80050ae:	f001 fd09 	bl	8006ac4 <__malloc_lock>
 80050b2:	6833      	ldr	r3, [r6, #0]
 80050b4:	461c      	mov	r4, r3
 80050b6:	bb34      	cbnz	r4, 8005106 <_malloc_r+0x82>
 80050b8:	4629      	mov	r1, r5
 80050ba:	4638      	mov	r0, r7
 80050bc:	f7ff ffc2 	bl	8005044 <sbrk_aligned>
 80050c0:	1c43      	adds	r3, r0, #1
 80050c2:	4604      	mov	r4, r0
 80050c4:	d14d      	bne.n	8005162 <_malloc_r+0xde>
 80050c6:	6834      	ldr	r4, [r6, #0]
 80050c8:	4626      	mov	r6, r4
 80050ca:	2e00      	cmp	r6, #0
 80050cc:	d140      	bne.n	8005150 <_malloc_r+0xcc>
 80050ce:	6823      	ldr	r3, [r4, #0]
 80050d0:	4631      	mov	r1, r6
 80050d2:	4638      	mov	r0, r7
 80050d4:	eb04 0803 	add.w	r8, r4, r3
 80050d8:	f000 fcca 	bl	8005a70 <_sbrk_r>
 80050dc:	4580      	cmp	r8, r0
 80050de:	d13a      	bne.n	8005156 <_malloc_r+0xd2>
 80050e0:	6821      	ldr	r1, [r4, #0]
 80050e2:	3503      	adds	r5, #3
 80050e4:	1a6d      	subs	r5, r5, r1
 80050e6:	f025 0503 	bic.w	r5, r5, #3
 80050ea:	3508      	adds	r5, #8
 80050ec:	2d0c      	cmp	r5, #12
 80050ee:	bf38      	it	cc
 80050f0:	250c      	movcc	r5, #12
 80050f2:	4629      	mov	r1, r5
 80050f4:	4638      	mov	r0, r7
 80050f6:	f7ff ffa5 	bl	8005044 <sbrk_aligned>
 80050fa:	3001      	adds	r0, #1
 80050fc:	d02b      	beq.n	8005156 <_malloc_r+0xd2>
 80050fe:	6823      	ldr	r3, [r4, #0]
 8005100:	442b      	add	r3, r5
 8005102:	6023      	str	r3, [r4, #0]
 8005104:	e00e      	b.n	8005124 <_malloc_r+0xa0>
 8005106:	6822      	ldr	r2, [r4, #0]
 8005108:	1b52      	subs	r2, r2, r5
 800510a:	d41e      	bmi.n	800514a <_malloc_r+0xc6>
 800510c:	2a0b      	cmp	r2, #11
 800510e:	d916      	bls.n	800513e <_malloc_r+0xba>
 8005110:	1961      	adds	r1, r4, r5
 8005112:	42a3      	cmp	r3, r4
 8005114:	6025      	str	r5, [r4, #0]
 8005116:	bf18      	it	ne
 8005118:	6059      	strne	r1, [r3, #4]
 800511a:	6863      	ldr	r3, [r4, #4]
 800511c:	bf08      	it	eq
 800511e:	6031      	streq	r1, [r6, #0]
 8005120:	5162      	str	r2, [r4, r5]
 8005122:	604b      	str	r3, [r1, #4]
 8005124:	4638      	mov	r0, r7
 8005126:	f104 060b 	add.w	r6, r4, #11
 800512a:	f001 fcd1 	bl	8006ad0 <__malloc_unlock>
 800512e:	f026 0607 	bic.w	r6, r6, #7
 8005132:	1d23      	adds	r3, r4, #4
 8005134:	1af2      	subs	r2, r6, r3
 8005136:	d0b6      	beq.n	80050a6 <_malloc_r+0x22>
 8005138:	1b9b      	subs	r3, r3, r6
 800513a:	50a3      	str	r3, [r4, r2]
 800513c:	e7b3      	b.n	80050a6 <_malloc_r+0x22>
 800513e:	6862      	ldr	r2, [r4, #4]
 8005140:	42a3      	cmp	r3, r4
 8005142:	bf0c      	ite	eq
 8005144:	6032      	streq	r2, [r6, #0]
 8005146:	605a      	strne	r2, [r3, #4]
 8005148:	e7ec      	b.n	8005124 <_malloc_r+0xa0>
 800514a:	4623      	mov	r3, r4
 800514c:	6864      	ldr	r4, [r4, #4]
 800514e:	e7b2      	b.n	80050b6 <_malloc_r+0x32>
 8005150:	4634      	mov	r4, r6
 8005152:	6876      	ldr	r6, [r6, #4]
 8005154:	e7b9      	b.n	80050ca <_malloc_r+0x46>
 8005156:	230c      	movs	r3, #12
 8005158:	603b      	str	r3, [r7, #0]
 800515a:	4638      	mov	r0, r7
 800515c:	f001 fcb8 	bl	8006ad0 <__malloc_unlock>
 8005160:	e7a1      	b.n	80050a6 <_malloc_r+0x22>
 8005162:	6025      	str	r5, [r4, #0]
 8005164:	e7de      	b.n	8005124 <_malloc_r+0xa0>
 8005166:	bf00      	nop
 8005168:	200002c4 	.word	0x200002c4

0800516c <__cvt>:
 800516c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005170:	ec55 4b10 	vmov	r4, r5, d0
 8005174:	2d00      	cmp	r5, #0
 8005176:	460e      	mov	r6, r1
 8005178:	4619      	mov	r1, r3
 800517a:	462b      	mov	r3, r5
 800517c:	bfbb      	ittet	lt
 800517e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005182:	461d      	movlt	r5, r3
 8005184:	2300      	movge	r3, #0
 8005186:	232d      	movlt	r3, #45	; 0x2d
 8005188:	700b      	strb	r3, [r1, #0]
 800518a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800518c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005190:	4691      	mov	r9, r2
 8005192:	f023 0820 	bic.w	r8, r3, #32
 8005196:	bfbc      	itt	lt
 8005198:	4622      	movlt	r2, r4
 800519a:	4614      	movlt	r4, r2
 800519c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80051a0:	d005      	beq.n	80051ae <__cvt+0x42>
 80051a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80051a6:	d100      	bne.n	80051aa <__cvt+0x3e>
 80051a8:	3601      	adds	r6, #1
 80051aa:	2102      	movs	r1, #2
 80051ac:	e000      	b.n	80051b0 <__cvt+0x44>
 80051ae:	2103      	movs	r1, #3
 80051b0:	ab03      	add	r3, sp, #12
 80051b2:	9301      	str	r3, [sp, #4]
 80051b4:	ab02      	add	r3, sp, #8
 80051b6:	9300      	str	r3, [sp, #0]
 80051b8:	ec45 4b10 	vmov	d0, r4, r5
 80051bc:	4653      	mov	r3, sl
 80051be:	4632      	mov	r2, r6
 80051c0:	f000 fe36 	bl	8005e30 <_dtoa_r>
 80051c4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80051c8:	4607      	mov	r7, r0
 80051ca:	d102      	bne.n	80051d2 <__cvt+0x66>
 80051cc:	f019 0f01 	tst.w	r9, #1
 80051d0:	d022      	beq.n	8005218 <__cvt+0xac>
 80051d2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80051d6:	eb07 0906 	add.w	r9, r7, r6
 80051da:	d110      	bne.n	80051fe <__cvt+0x92>
 80051dc:	783b      	ldrb	r3, [r7, #0]
 80051de:	2b30      	cmp	r3, #48	; 0x30
 80051e0:	d10a      	bne.n	80051f8 <__cvt+0x8c>
 80051e2:	2200      	movs	r2, #0
 80051e4:	2300      	movs	r3, #0
 80051e6:	4620      	mov	r0, r4
 80051e8:	4629      	mov	r1, r5
 80051ea:	f7fb fc45 	bl	8000a78 <__aeabi_dcmpeq>
 80051ee:	b918      	cbnz	r0, 80051f8 <__cvt+0x8c>
 80051f0:	f1c6 0601 	rsb	r6, r6, #1
 80051f4:	f8ca 6000 	str.w	r6, [sl]
 80051f8:	f8da 3000 	ldr.w	r3, [sl]
 80051fc:	4499      	add	r9, r3
 80051fe:	2200      	movs	r2, #0
 8005200:	2300      	movs	r3, #0
 8005202:	4620      	mov	r0, r4
 8005204:	4629      	mov	r1, r5
 8005206:	f7fb fc37 	bl	8000a78 <__aeabi_dcmpeq>
 800520a:	b108      	cbz	r0, 8005210 <__cvt+0xa4>
 800520c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005210:	2230      	movs	r2, #48	; 0x30
 8005212:	9b03      	ldr	r3, [sp, #12]
 8005214:	454b      	cmp	r3, r9
 8005216:	d307      	bcc.n	8005228 <__cvt+0xbc>
 8005218:	9b03      	ldr	r3, [sp, #12]
 800521a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800521c:	1bdb      	subs	r3, r3, r7
 800521e:	4638      	mov	r0, r7
 8005220:	6013      	str	r3, [r2, #0]
 8005222:	b004      	add	sp, #16
 8005224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005228:	1c59      	adds	r1, r3, #1
 800522a:	9103      	str	r1, [sp, #12]
 800522c:	701a      	strb	r2, [r3, #0]
 800522e:	e7f0      	b.n	8005212 <__cvt+0xa6>

08005230 <__exponent>:
 8005230:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005232:	4603      	mov	r3, r0
 8005234:	2900      	cmp	r1, #0
 8005236:	bfb8      	it	lt
 8005238:	4249      	neglt	r1, r1
 800523a:	f803 2b02 	strb.w	r2, [r3], #2
 800523e:	bfb4      	ite	lt
 8005240:	222d      	movlt	r2, #45	; 0x2d
 8005242:	222b      	movge	r2, #43	; 0x2b
 8005244:	2909      	cmp	r1, #9
 8005246:	7042      	strb	r2, [r0, #1]
 8005248:	dd2a      	ble.n	80052a0 <__exponent+0x70>
 800524a:	f10d 0407 	add.w	r4, sp, #7
 800524e:	46a4      	mov	ip, r4
 8005250:	270a      	movs	r7, #10
 8005252:	46a6      	mov	lr, r4
 8005254:	460a      	mov	r2, r1
 8005256:	fb91 f6f7 	sdiv	r6, r1, r7
 800525a:	fb07 1516 	mls	r5, r7, r6, r1
 800525e:	3530      	adds	r5, #48	; 0x30
 8005260:	2a63      	cmp	r2, #99	; 0x63
 8005262:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8005266:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800526a:	4631      	mov	r1, r6
 800526c:	dcf1      	bgt.n	8005252 <__exponent+0x22>
 800526e:	3130      	adds	r1, #48	; 0x30
 8005270:	f1ae 0502 	sub.w	r5, lr, #2
 8005274:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005278:	1c44      	adds	r4, r0, #1
 800527a:	4629      	mov	r1, r5
 800527c:	4561      	cmp	r1, ip
 800527e:	d30a      	bcc.n	8005296 <__exponent+0x66>
 8005280:	f10d 0209 	add.w	r2, sp, #9
 8005284:	eba2 020e 	sub.w	r2, r2, lr
 8005288:	4565      	cmp	r5, ip
 800528a:	bf88      	it	hi
 800528c:	2200      	movhi	r2, #0
 800528e:	4413      	add	r3, r2
 8005290:	1a18      	subs	r0, r3, r0
 8005292:	b003      	add	sp, #12
 8005294:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005296:	f811 2b01 	ldrb.w	r2, [r1], #1
 800529a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800529e:	e7ed      	b.n	800527c <__exponent+0x4c>
 80052a0:	2330      	movs	r3, #48	; 0x30
 80052a2:	3130      	adds	r1, #48	; 0x30
 80052a4:	7083      	strb	r3, [r0, #2]
 80052a6:	70c1      	strb	r1, [r0, #3]
 80052a8:	1d03      	adds	r3, r0, #4
 80052aa:	e7f1      	b.n	8005290 <__exponent+0x60>

080052ac <_printf_float>:
 80052ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052b0:	ed2d 8b02 	vpush	{d8}
 80052b4:	b08d      	sub	sp, #52	; 0x34
 80052b6:	460c      	mov	r4, r1
 80052b8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80052bc:	4616      	mov	r6, r2
 80052be:	461f      	mov	r7, r3
 80052c0:	4605      	mov	r5, r0
 80052c2:	f001 fbd7 	bl	8006a74 <_localeconv_r>
 80052c6:	f8d0 a000 	ldr.w	sl, [r0]
 80052ca:	4650      	mov	r0, sl
 80052cc:	f7fa ffa8 	bl	8000220 <strlen>
 80052d0:	2300      	movs	r3, #0
 80052d2:	930a      	str	r3, [sp, #40]	; 0x28
 80052d4:	6823      	ldr	r3, [r4, #0]
 80052d6:	9305      	str	r3, [sp, #20]
 80052d8:	f8d8 3000 	ldr.w	r3, [r8]
 80052dc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80052e0:	3307      	adds	r3, #7
 80052e2:	f023 0307 	bic.w	r3, r3, #7
 80052e6:	f103 0208 	add.w	r2, r3, #8
 80052ea:	f8c8 2000 	str.w	r2, [r8]
 80052ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80052f6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80052fa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80052fe:	9307      	str	r3, [sp, #28]
 8005300:	f8cd 8018 	str.w	r8, [sp, #24]
 8005304:	ee08 0a10 	vmov	s16, r0
 8005308:	4b9f      	ldr	r3, [pc, #636]	; (8005588 <_printf_float+0x2dc>)
 800530a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800530e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005312:	f7fb fbe3 	bl	8000adc <__aeabi_dcmpun>
 8005316:	bb88      	cbnz	r0, 800537c <_printf_float+0xd0>
 8005318:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800531c:	4b9a      	ldr	r3, [pc, #616]	; (8005588 <_printf_float+0x2dc>)
 800531e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005322:	f7fb fbbd 	bl	8000aa0 <__aeabi_dcmple>
 8005326:	bb48      	cbnz	r0, 800537c <_printf_float+0xd0>
 8005328:	2200      	movs	r2, #0
 800532a:	2300      	movs	r3, #0
 800532c:	4640      	mov	r0, r8
 800532e:	4649      	mov	r1, r9
 8005330:	f7fb fbac 	bl	8000a8c <__aeabi_dcmplt>
 8005334:	b110      	cbz	r0, 800533c <_printf_float+0x90>
 8005336:	232d      	movs	r3, #45	; 0x2d
 8005338:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800533c:	4b93      	ldr	r3, [pc, #588]	; (800558c <_printf_float+0x2e0>)
 800533e:	4894      	ldr	r0, [pc, #592]	; (8005590 <_printf_float+0x2e4>)
 8005340:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005344:	bf94      	ite	ls
 8005346:	4698      	movls	r8, r3
 8005348:	4680      	movhi	r8, r0
 800534a:	2303      	movs	r3, #3
 800534c:	6123      	str	r3, [r4, #16]
 800534e:	9b05      	ldr	r3, [sp, #20]
 8005350:	f023 0204 	bic.w	r2, r3, #4
 8005354:	6022      	str	r2, [r4, #0]
 8005356:	f04f 0900 	mov.w	r9, #0
 800535a:	9700      	str	r7, [sp, #0]
 800535c:	4633      	mov	r3, r6
 800535e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005360:	4621      	mov	r1, r4
 8005362:	4628      	mov	r0, r5
 8005364:	f000 f9d8 	bl	8005718 <_printf_common>
 8005368:	3001      	adds	r0, #1
 800536a:	f040 8090 	bne.w	800548e <_printf_float+0x1e2>
 800536e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005372:	b00d      	add	sp, #52	; 0x34
 8005374:	ecbd 8b02 	vpop	{d8}
 8005378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800537c:	4642      	mov	r2, r8
 800537e:	464b      	mov	r3, r9
 8005380:	4640      	mov	r0, r8
 8005382:	4649      	mov	r1, r9
 8005384:	f7fb fbaa 	bl	8000adc <__aeabi_dcmpun>
 8005388:	b140      	cbz	r0, 800539c <_printf_float+0xf0>
 800538a:	464b      	mov	r3, r9
 800538c:	2b00      	cmp	r3, #0
 800538e:	bfbc      	itt	lt
 8005390:	232d      	movlt	r3, #45	; 0x2d
 8005392:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005396:	487f      	ldr	r0, [pc, #508]	; (8005594 <_printf_float+0x2e8>)
 8005398:	4b7f      	ldr	r3, [pc, #508]	; (8005598 <_printf_float+0x2ec>)
 800539a:	e7d1      	b.n	8005340 <_printf_float+0x94>
 800539c:	6863      	ldr	r3, [r4, #4]
 800539e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80053a2:	9206      	str	r2, [sp, #24]
 80053a4:	1c5a      	adds	r2, r3, #1
 80053a6:	d13f      	bne.n	8005428 <_printf_float+0x17c>
 80053a8:	2306      	movs	r3, #6
 80053aa:	6063      	str	r3, [r4, #4]
 80053ac:	9b05      	ldr	r3, [sp, #20]
 80053ae:	6861      	ldr	r1, [r4, #4]
 80053b0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80053b4:	2300      	movs	r3, #0
 80053b6:	9303      	str	r3, [sp, #12]
 80053b8:	ab0a      	add	r3, sp, #40	; 0x28
 80053ba:	e9cd b301 	strd	fp, r3, [sp, #4]
 80053be:	ab09      	add	r3, sp, #36	; 0x24
 80053c0:	ec49 8b10 	vmov	d0, r8, r9
 80053c4:	9300      	str	r3, [sp, #0]
 80053c6:	6022      	str	r2, [r4, #0]
 80053c8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80053cc:	4628      	mov	r0, r5
 80053ce:	f7ff fecd 	bl	800516c <__cvt>
 80053d2:	9b06      	ldr	r3, [sp, #24]
 80053d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80053d6:	2b47      	cmp	r3, #71	; 0x47
 80053d8:	4680      	mov	r8, r0
 80053da:	d108      	bne.n	80053ee <_printf_float+0x142>
 80053dc:	1cc8      	adds	r0, r1, #3
 80053de:	db02      	blt.n	80053e6 <_printf_float+0x13a>
 80053e0:	6863      	ldr	r3, [r4, #4]
 80053e2:	4299      	cmp	r1, r3
 80053e4:	dd41      	ble.n	800546a <_printf_float+0x1be>
 80053e6:	f1ab 0b02 	sub.w	fp, fp, #2
 80053ea:	fa5f fb8b 	uxtb.w	fp, fp
 80053ee:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80053f2:	d820      	bhi.n	8005436 <_printf_float+0x18a>
 80053f4:	3901      	subs	r1, #1
 80053f6:	465a      	mov	r2, fp
 80053f8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80053fc:	9109      	str	r1, [sp, #36]	; 0x24
 80053fe:	f7ff ff17 	bl	8005230 <__exponent>
 8005402:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005404:	1813      	adds	r3, r2, r0
 8005406:	2a01      	cmp	r2, #1
 8005408:	4681      	mov	r9, r0
 800540a:	6123      	str	r3, [r4, #16]
 800540c:	dc02      	bgt.n	8005414 <_printf_float+0x168>
 800540e:	6822      	ldr	r2, [r4, #0]
 8005410:	07d2      	lsls	r2, r2, #31
 8005412:	d501      	bpl.n	8005418 <_printf_float+0x16c>
 8005414:	3301      	adds	r3, #1
 8005416:	6123      	str	r3, [r4, #16]
 8005418:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800541c:	2b00      	cmp	r3, #0
 800541e:	d09c      	beq.n	800535a <_printf_float+0xae>
 8005420:	232d      	movs	r3, #45	; 0x2d
 8005422:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005426:	e798      	b.n	800535a <_printf_float+0xae>
 8005428:	9a06      	ldr	r2, [sp, #24]
 800542a:	2a47      	cmp	r2, #71	; 0x47
 800542c:	d1be      	bne.n	80053ac <_printf_float+0x100>
 800542e:	2b00      	cmp	r3, #0
 8005430:	d1bc      	bne.n	80053ac <_printf_float+0x100>
 8005432:	2301      	movs	r3, #1
 8005434:	e7b9      	b.n	80053aa <_printf_float+0xfe>
 8005436:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800543a:	d118      	bne.n	800546e <_printf_float+0x1c2>
 800543c:	2900      	cmp	r1, #0
 800543e:	6863      	ldr	r3, [r4, #4]
 8005440:	dd0b      	ble.n	800545a <_printf_float+0x1ae>
 8005442:	6121      	str	r1, [r4, #16]
 8005444:	b913      	cbnz	r3, 800544c <_printf_float+0x1a0>
 8005446:	6822      	ldr	r2, [r4, #0]
 8005448:	07d0      	lsls	r0, r2, #31
 800544a:	d502      	bpl.n	8005452 <_printf_float+0x1a6>
 800544c:	3301      	adds	r3, #1
 800544e:	440b      	add	r3, r1
 8005450:	6123      	str	r3, [r4, #16]
 8005452:	65a1      	str	r1, [r4, #88]	; 0x58
 8005454:	f04f 0900 	mov.w	r9, #0
 8005458:	e7de      	b.n	8005418 <_printf_float+0x16c>
 800545a:	b913      	cbnz	r3, 8005462 <_printf_float+0x1b6>
 800545c:	6822      	ldr	r2, [r4, #0]
 800545e:	07d2      	lsls	r2, r2, #31
 8005460:	d501      	bpl.n	8005466 <_printf_float+0x1ba>
 8005462:	3302      	adds	r3, #2
 8005464:	e7f4      	b.n	8005450 <_printf_float+0x1a4>
 8005466:	2301      	movs	r3, #1
 8005468:	e7f2      	b.n	8005450 <_printf_float+0x1a4>
 800546a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800546e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005470:	4299      	cmp	r1, r3
 8005472:	db05      	blt.n	8005480 <_printf_float+0x1d4>
 8005474:	6823      	ldr	r3, [r4, #0]
 8005476:	6121      	str	r1, [r4, #16]
 8005478:	07d8      	lsls	r0, r3, #31
 800547a:	d5ea      	bpl.n	8005452 <_printf_float+0x1a6>
 800547c:	1c4b      	adds	r3, r1, #1
 800547e:	e7e7      	b.n	8005450 <_printf_float+0x1a4>
 8005480:	2900      	cmp	r1, #0
 8005482:	bfd4      	ite	le
 8005484:	f1c1 0202 	rsble	r2, r1, #2
 8005488:	2201      	movgt	r2, #1
 800548a:	4413      	add	r3, r2
 800548c:	e7e0      	b.n	8005450 <_printf_float+0x1a4>
 800548e:	6823      	ldr	r3, [r4, #0]
 8005490:	055a      	lsls	r2, r3, #21
 8005492:	d407      	bmi.n	80054a4 <_printf_float+0x1f8>
 8005494:	6923      	ldr	r3, [r4, #16]
 8005496:	4642      	mov	r2, r8
 8005498:	4631      	mov	r1, r6
 800549a:	4628      	mov	r0, r5
 800549c:	47b8      	blx	r7
 800549e:	3001      	adds	r0, #1
 80054a0:	d12c      	bne.n	80054fc <_printf_float+0x250>
 80054a2:	e764      	b.n	800536e <_printf_float+0xc2>
 80054a4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80054a8:	f240 80e0 	bls.w	800566c <_printf_float+0x3c0>
 80054ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80054b0:	2200      	movs	r2, #0
 80054b2:	2300      	movs	r3, #0
 80054b4:	f7fb fae0 	bl	8000a78 <__aeabi_dcmpeq>
 80054b8:	2800      	cmp	r0, #0
 80054ba:	d034      	beq.n	8005526 <_printf_float+0x27a>
 80054bc:	4a37      	ldr	r2, [pc, #220]	; (800559c <_printf_float+0x2f0>)
 80054be:	2301      	movs	r3, #1
 80054c0:	4631      	mov	r1, r6
 80054c2:	4628      	mov	r0, r5
 80054c4:	47b8      	blx	r7
 80054c6:	3001      	adds	r0, #1
 80054c8:	f43f af51 	beq.w	800536e <_printf_float+0xc2>
 80054cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80054d0:	429a      	cmp	r2, r3
 80054d2:	db02      	blt.n	80054da <_printf_float+0x22e>
 80054d4:	6823      	ldr	r3, [r4, #0]
 80054d6:	07d8      	lsls	r0, r3, #31
 80054d8:	d510      	bpl.n	80054fc <_printf_float+0x250>
 80054da:	ee18 3a10 	vmov	r3, s16
 80054de:	4652      	mov	r2, sl
 80054e0:	4631      	mov	r1, r6
 80054e2:	4628      	mov	r0, r5
 80054e4:	47b8      	blx	r7
 80054e6:	3001      	adds	r0, #1
 80054e8:	f43f af41 	beq.w	800536e <_printf_float+0xc2>
 80054ec:	f04f 0800 	mov.w	r8, #0
 80054f0:	f104 091a 	add.w	r9, r4, #26
 80054f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054f6:	3b01      	subs	r3, #1
 80054f8:	4543      	cmp	r3, r8
 80054fa:	dc09      	bgt.n	8005510 <_printf_float+0x264>
 80054fc:	6823      	ldr	r3, [r4, #0]
 80054fe:	079b      	lsls	r3, r3, #30
 8005500:	f100 8105 	bmi.w	800570e <_printf_float+0x462>
 8005504:	68e0      	ldr	r0, [r4, #12]
 8005506:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005508:	4298      	cmp	r0, r3
 800550a:	bfb8      	it	lt
 800550c:	4618      	movlt	r0, r3
 800550e:	e730      	b.n	8005372 <_printf_float+0xc6>
 8005510:	2301      	movs	r3, #1
 8005512:	464a      	mov	r2, r9
 8005514:	4631      	mov	r1, r6
 8005516:	4628      	mov	r0, r5
 8005518:	47b8      	blx	r7
 800551a:	3001      	adds	r0, #1
 800551c:	f43f af27 	beq.w	800536e <_printf_float+0xc2>
 8005520:	f108 0801 	add.w	r8, r8, #1
 8005524:	e7e6      	b.n	80054f4 <_printf_float+0x248>
 8005526:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005528:	2b00      	cmp	r3, #0
 800552a:	dc39      	bgt.n	80055a0 <_printf_float+0x2f4>
 800552c:	4a1b      	ldr	r2, [pc, #108]	; (800559c <_printf_float+0x2f0>)
 800552e:	2301      	movs	r3, #1
 8005530:	4631      	mov	r1, r6
 8005532:	4628      	mov	r0, r5
 8005534:	47b8      	blx	r7
 8005536:	3001      	adds	r0, #1
 8005538:	f43f af19 	beq.w	800536e <_printf_float+0xc2>
 800553c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005540:	4313      	orrs	r3, r2
 8005542:	d102      	bne.n	800554a <_printf_float+0x29e>
 8005544:	6823      	ldr	r3, [r4, #0]
 8005546:	07d9      	lsls	r1, r3, #31
 8005548:	d5d8      	bpl.n	80054fc <_printf_float+0x250>
 800554a:	ee18 3a10 	vmov	r3, s16
 800554e:	4652      	mov	r2, sl
 8005550:	4631      	mov	r1, r6
 8005552:	4628      	mov	r0, r5
 8005554:	47b8      	blx	r7
 8005556:	3001      	adds	r0, #1
 8005558:	f43f af09 	beq.w	800536e <_printf_float+0xc2>
 800555c:	f04f 0900 	mov.w	r9, #0
 8005560:	f104 0a1a 	add.w	sl, r4, #26
 8005564:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005566:	425b      	negs	r3, r3
 8005568:	454b      	cmp	r3, r9
 800556a:	dc01      	bgt.n	8005570 <_printf_float+0x2c4>
 800556c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800556e:	e792      	b.n	8005496 <_printf_float+0x1ea>
 8005570:	2301      	movs	r3, #1
 8005572:	4652      	mov	r2, sl
 8005574:	4631      	mov	r1, r6
 8005576:	4628      	mov	r0, r5
 8005578:	47b8      	blx	r7
 800557a:	3001      	adds	r0, #1
 800557c:	f43f aef7 	beq.w	800536e <_printf_float+0xc2>
 8005580:	f109 0901 	add.w	r9, r9, #1
 8005584:	e7ee      	b.n	8005564 <_printf_float+0x2b8>
 8005586:	bf00      	nop
 8005588:	7fefffff 	.word	0x7fefffff
 800558c:	08007944 	.word	0x08007944
 8005590:	08007948 	.word	0x08007948
 8005594:	08007950 	.word	0x08007950
 8005598:	0800794c 	.word	0x0800794c
 800559c:	08007954 	.word	0x08007954
 80055a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80055a4:	429a      	cmp	r2, r3
 80055a6:	bfa8      	it	ge
 80055a8:	461a      	movge	r2, r3
 80055aa:	2a00      	cmp	r2, #0
 80055ac:	4691      	mov	r9, r2
 80055ae:	dc37      	bgt.n	8005620 <_printf_float+0x374>
 80055b0:	f04f 0b00 	mov.w	fp, #0
 80055b4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055b8:	f104 021a 	add.w	r2, r4, #26
 80055bc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80055be:	9305      	str	r3, [sp, #20]
 80055c0:	eba3 0309 	sub.w	r3, r3, r9
 80055c4:	455b      	cmp	r3, fp
 80055c6:	dc33      	bgt.n	8005630 <_printf_float+0x384>
 80055c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055cc:	429a      	cmp	r2, r3
 80055ce:	db3b      	blt.n	8005648 <_printf_float+0x39c>
 80055d0:	6823      	ldr	r3, [r4, #0]
 80055d2:	07da      	lsls	r2, r3, #31
 80055d4:	d438      	bmi.n	8005648 <_printf_float+0x39c>
 80055d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055d8:	9a05      	ldr	r2, [sp, #20]
 80055da:	9909      	ldr	r1, [sp, #36]	; 0x24
 80055dc:	1a9a      	subs	r2, r3, r2
 80055de:	eba3 0901 	sub.w	r9, r3, r1
 80055e2:	4591      	cmp	r9, r2
 80055e4:	bfa8      	it	ge
 80055e6:	4691      	movge	r9, r2
 80055e8:	f1b9 0f00 	cmp.w	r9, #0
 80055ec:	dc35      	bgt.n	800565a <_printf_float+0x3ae>
 80055ee:	f04f 0800 	mov.w	r8, #0
 80055f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055f6:	f104 0a1a 	add.w	sl, r4, #26
 80055fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055fe:	1a9b      	subs	r3, r3, r2
 8005600:	eba3 0309 	sub.w	r3, r3, r9
 8005604:	4543      	cmp	r3, r8
 8005606:	f77f af79 	ble.w	80054fc <_printf_float+0x250>
 800560a:	2301      	movs	r3, #1
 800560c:	4652      	mov	r2, sl
 800560e:	4631      	mov	r1, r6
 8005610:	4628      	mov	r0, r5
 8005612:	47b8      	blx	r7
 8005614:	3001      	adds	r0, #1
 8005616:	f43f aeaa 	beq.w	800536e <_printf_float+0xc2>
 800561a:	f108 0801 	add.w	r8, r8, #1
 800561e:	e7ec      	b.n	80055fa <_printf_float+0x34e>
 8005620:	4613      	mov	r3, r2
 8005622:	4631      	mov	r1, r6
 8005624:	4642      	mov	r2, r8
 8005626:	4628      	mov	r0, r5
 8005628:	47b8      	blx	r7
 800562a:	3001      	adds	r0, #1
 800562c:	d1c0      	bne.n	80055b0 <_printf_float+0x304>
 800562e:	e69e      	b.n	800536e <_printf_float+0xc2>
 8005630:	2301      	movs	r3, #1
 8005632:	4631      	mov	r1, r6
 8005634:	4628      	mov	r0, r5
 8005636:	9205      	str	r2, [sp, #20]
 8005638:	47b8      	blx	r7
 800563a:	3001      	adds	r0, #1
 800563c:	f43f ae97 	beq.w	800536e <_printf_float+0xc2>
 8005640:	9a05      	ldr	r2, [sp, #20]
 8005642:	f10b 0b01 	add.w	fp, fp, #1
 8005646:	e7b9      	b.n	80055bc <_printf_float+0x310>
 8005648:	ee18 3a10 	vmov	r3, s16
 800564c:	4652      	mov	r2, sl
 800564e:	4631      	mov	r1, r6
 8005650:	4628      	mov	r0, r5
 8005652:	47b8      	blx	r7
 8005654:	3001      	adds	r0, #1
 8005656:	d1be      	bne.n	80055d6 <_printf_float+0x32a>
 8005658:	e689      	b.n	800536e <_printf_float+0xc2>
 800565a:	9a05      	ldr	r2, [sp, #20]
 800565c:	464b      	mov	r3, r9
 800565e:	4442      	add	r2, r8
 8005660:	4631      	mov	r1, r6
 8005662:	4628      	mov	r0, r5
 8005664:	47b8      	blx	r7
 8005666:	3001      	adds	r0, #1
 8005668:	d1c1      	bne.n	80055ee <_printf_float+0x342>
 800566a:	e680      	b.n	800536e <_printf_float+0xc2>
 800566c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800566e:	2a01      	cmp	r2, #1
 8005670:	dc01      	bgt.n	8005676 <_printf_float+0x3ca>
 8005672:	07db      	lsls	r3, r3, #31
 8005674:	d538      	bpl.n	80056e8 <_printf_float+0x43c>
 8005676:	2301      	movs	r3, #1
 8005678:	4642      	mov	r2, r8
 800567a:	4631      	mov	r1, r6
 800567c:	4628      	mov	r0, r5
 800567e:	47b8      	blx	r7
 8005680:	3001      	adds	r0, #1
 8005682:	f43f ae74 	beq.w	800536e <_printf_float+0xc2>
 8005686:	ee18 3a10 	vmov	r3, s16
 800568a:	4652      	mov	r2, sl
 800568c:	4631      	mov	r1, r6
 800568e:	4628      	mov	r0, r5
 8005690:	47b8      	blx	r7
 8005692:	3001      	adds	r0, #1
 8005694:	f43f ae6b 	beq.w	800536e <_printf_float+0xc2>
 8005698:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800569c:	2200      	movs	r2, #0
 800569e:	2300      	movs	r3, #0
 80056a0:	f7fb f9ea 	bl	8000a78 <__aeabi_dcmpeq>
 80056a4:	b9d8      	cbnz	r0, 80056de <_printf_float+0x432>
 80056a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056a8:	f108 0201 	add.w	r2, r8, #1
 80056ac:	3b01      	subs	r3, #1
 80056ae:	4631      	mov	r1, r6
 80056b0:	4628      	mov	r0, r5
 80056b2:	47b8      	blx	r7
 80056b4:	3001      	adds	r0, #1
 80056b6:	d10e      	bne.n	80056d6 <_printf_float+0x42a>
 80056b8:	e659      	b.n	800536e <_printf_float+0xc2>
 80056ba:	2301      	movs	r3, #1
 80056bc:	4652      	mov	r2, sl
 80056be:	4631      	mov	r1, r6
 80056c0:	4628      	mov	r0, r5
 80056c2:	47b8      	blx	r7
 80056c4:	3001      	adds	r0, #1
 80056c6:	f43f ae52 	beq.w	800536e <_printf_float+0xc2>
 80056ca:	f108 0801 	add.w	r8, r8, #1
 80056ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056d0:	3b01      	subs	r3, #1
 80056d2:	4543      	cmp	r3, r8
 80056d4:	dcf1      	bgt.n	80056ba <_printf_float+0x40e>
 80056d6:	464b      	mov	r3, r9
 80056d8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80056dc:	e6dc      	b.n	8005498 <_printf_float+0x1ec>
 80056de:	f04f 0800 	mov.w	r8, #0
 80056e2:	f104 0a1a 	add.w	sl, r4, #26
 80056e6:	e7f2      	b.n	80056ce <_printf_float+0x422>
 80056e8:	2301      	movs	r3, #1
 80056ea:	4642      	mov	r2, r8
 80056ec:	e7df      	b.n	80056ae <_printf_float+0x402>
 80056ee:	2301      	movs	r3, #1
 80056f0:	464a      	mov	r2, r9
 80056f2:	4631      	mov	r1, r6
 80056f4:	4628      	mov	r0, r5
 80056f6:	47b8      	blx	r7
 80056f8:	3001      	adds	r0, #1
 80056fa:	f43f ae38 	beq.w	800536e <_printf_float+0xc2>
 80056fe:	f108 0801 	add.w	r8, r8, #1
 8005702:	68e3      	ldr	r3, [r4, #12]
 8005704:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005706:	1a5b      	subs	r3, r3, r1
 8005708:	4543      	cmp	r3, r8
 800570a:	dcf0      	bgt.n	80056ee <_printf_float+0x442>
 800570c:	e6fa      	b.n	8005504 <_printf_float+0x258>
 800570e:	f04f 0800 	mov.w	r8, #0
 8005712:	f104 0919 	add.w	r9, r4, #25
 8005716:	e7f4      	b.n	8005702 <_printf_float+0x456>

08005718 <_printf_common>:
 8005718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800571c:	4616      	mov	r6, r2
 800571e:	4699      	mov	r9, r3
 8005720:	688a      	ldr	r2, [r1, #8]
 8005722:	690b      	ldr	r3, [r1, #16]
 8005724:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005728:	4293      	cmp	r3, r2
 800572a:	bfb8      	it	lt
 800572c:	4613      	movlt	r3, r2
 800572e:	6033      	str	r3, [r6, #0]
 8005730:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005734:	4607      	mov	r7, r0
 8005736:	460c      	mov	r4, r1
 8005738:	b10a      	cbz	r2, 800573e <_printf_common+0x26>
 800573a:	3301      	adds	r3, #1
 800573c:	6033      	str	r3, [r6, #0]
 800573e:	6823      	ldr	r3, [r4, #0]
 8005740:	0699      	lsls	r1, r3, #26
 8005742:	bf42      	ittt	mi
 8005744:	6833      	ldrmi	r3, [r6, #0]
 8005746:	3302      	addmi	r3, #2
 8005748:	6033      	strmi	r3, [r6, #0]
 800574a:	6825      	ldr	r5, [r4, #0]
 800574c:	f015 0506 	ands.w	r5, r5, #6
 8005750:	d106      	bne.n	8005760 <_printf_common+0x48>
 8005752:	f104 0a19 	add.w	sl, r4, #25
 8005756:	68e3      	ldr	r3, [r4, #12]
 8005758:	6832      	ldr	r2, [r6, #0]
 800575a:	1a9b      	subs	r3, r3, r2
 800575c:	42ab      	cmp	r3, r5
 800575e:	dc26      	bgt.n	80057ae <_printf_common+0x96>
 8005760:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005764:	1e13      	subs	r3, r2, #0
 8005766:	6822      	ldr	r2, [r4, #0]
 8005768:	bf18      	it	ne
 800576a:	2301      	movne	r3, #1
 800576c:	0692      	lsls	r2, r2, #26
 800576e:	d42b      	bmi.n	80057c8 <_printf_common+0xb0>
 8005770:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005774:	4649      	mov	r1, r9
 8005776:	4638      	mov	r0, r7
 8005778:	47c0      	blx	r8
 800577a:	3001      	adds	r0, #1
 800577c:	d01e      	beq.n	80057bc <_printf_common+0xa4>
 800577e:	6823      	ldr	r3, [r4, #0]
 8005780:	68e5      	ldr	r5, [r4, #12]
 8005782:	6832      	ldr	r2, [r6, #0]
 8005784:	f003 0306 	and.w	r3, r3, #6
 8005788:	2b04      	cmp	r3, #4
 800578a:	bf08      	it	eq
 800578c:	1aad      	subeq	r5, r5, r2
 800578e:	68a3      	ldr	r3, [r4, #8]
 8005790:	6922      	ldr	r2, [r4, #16]
 8005792:	bf0c      	ite	eq
 8005794:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005798:	2500      	movne	r5, #0
 800579a:	4293      	cmp	r3, r2
 800579c:	bfc4      	itt	gt
 800579e:	1a9b      	subgt	r3, r3, r2
 80057a0:	18ed      	addgt	r5, r5, r3
 80057a2:	2600      	movs	r6, #0
 80057a4:	341a      	adds	r4, #26
 80057a6:	42b5      	cmp	r5, r6
 80057a8:	d11a      	bne.n	80057e0 <_printf_common+0xc8>
 80057aa:	2000      	movs	r0, #0
 80057ac:	e008      	b.n	80057c0 <_printf_common+0xa8>
 80057ae:	2301      	movs	r3, #1
 80057b0:	4652      	mov	r2, sl
 80057b2:	4649      	mov	r1, r9
 80057b4:	4638      	mov	r0, r7
 80057b6:	47c0      	blx	r8
 80057b8:	3001      	adds	r0, #1
 80057ba:	d103      	bne.n	80057c4 <_printf_common+0xac>
 80057bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80057c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057c4:	3501      	adds	r5, #1
 80057c6:	e7c6      	b.n	8005756 <_printf_common+0x3e>
 80057c8:	18e1      	adds	r1, r4, r3
 80057ca:	1c5a      	adds	r2, r3, #1
 80057cc:	2030      	movs	r0, #48	; 0x30
 80057ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80057d2:	4422      	add	r2, r4
 80057d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80057d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80057dc:	3302      	adds	r3, #2
 80057de:	e7c7      	b.n	8005770 <_printf_common+0x58>
 80057e0:	2301      	movs	r3, #1
 80057e2:	4622      	mov	r2, r4
 80057e4:	4649      	mov	r1, r9
 80057e6:	4638      	mov	r0, r7
 80057e8:	47c0      	blx	r8
 80057ea:	3001      	adds	r0, #1
 80057ec:	d0e6      	beq.n	80057bc <_printf_common+0xa4>
 80057ee:	3601      	adds	r6, #1
 80057f0:	e7d9      	b.n	80057a6 <_printf_common+0x8e>
	...

080057f4 <_printf_i>:
 80057f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057f8:	7e0f      	ldrb	r7, [r1, #24]
 80057fa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80057fc:	2f78      	cmp	r7, #120	; 0x78
 80057fe:	4691      	mov	r9, r2
 8005800:	4680      	mov	r8, r0
 8005802:	460c      	mov	r4, r1
 8005804:	469a      	mov	sl, r3
 8005806:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800580a:	d807      	bhi.n	800581c <_printf_i+0x28>
 800580c:	2f62      	cmp	r7, #98	; 0x62
 800580e:	d80a      	bhi.n	8005826 <_printf_i+0x32>
 8005810:	2f00      	cmp	r7, #0
 8005812:	f000 80d8 	beq.w	80059c6 <_printf_i+0x1d2>
 8005816:	2f58      	cmp	r7, #88	; 0x58
 8005818:	f000 80a3 	beq.w	8005962 <_printf_i+0x16e>
 800581c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005820:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005824:	e03a      	b.n	800589c <_printf_i+0xa8>
 8005826:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800582a:	2b15      	cmp	r3, #21
 800582c:	d8f6      	bhi.n	800581c <_printf_i+0x28>
 800582e:	a101      	add	r1, pc, #4	; (adr r1, 8005834 <_printf_i+0x40>)
 8005830:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005834:	0800588d 	.word	0x0800588d
 8005838:	080058a1 	.word	0x080058a1
 800583c:	0800581d 	.word	0x0800581d
 8005840:	0800581d 	.word	0x0800581d
 8005844:	0800581d 	.word	0x0800581d
 8005848:	0800581d 	.word	0x0800581d
 800584c:	080058a1 	.word	0x080058a1
 8005850:	0800581d 	.word	0x0800581d
 8005854:	0800581d 	.word	0x0800581d
 8005858:	0800581d 	.word	0x0800581d
 800585c:	0800581d 	.word	0x0800581d
 8005860:	080059ad 	.word	0x080059ad
 8005864:	080058d1 	.word	0x080058d1
 8005868:	0800598f 	.word	0x0800598f
 800586c:	0800581d 	.word	0x0800581d
 8005870:	0800581d 	.word	0x0800581d
 8005874:	080059cf 	.word	0x080059cf
 8005878:	0800581d 	.word	0x0800581d
 800587c:	080058d1 	.word	0x080058d1
 8005880:	0800581d 	.word	0x0800581d
 8005884:	0800581d 	.word	0x0800581d
 8005888:	08005997 	.word	0x08005997
 800588c:	682b      	ldr	r3, [r5, #0]
 800588e:	1d1a      	adds	r2, r3, #4
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	602a      	str	r2, [r5, #0]
 8005894:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005898:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800589c:	2301      	movs	r3, #1
 800589e:	e0a3      	b.n	80059e8 <_printf_i+0x1f4>
 80058a0:	6820      	ldr	r0, [r4, #0]
 80058a2:	6829      	ldr	r1, [r5, #0]
 80058a4:	0606      	lsls	r6, r0, #24
 80058a6:	f101 0304 	add.w	r3, r1, #4
 80058aa:	d50a      	bpl.n	80058c2 <_printf_i+0xce>
 80058ac:	680e      	ldr	r6, [r1, #0]
 80058ae:	602b      	str	r3, [r5, #0]
 80058b0:	2e00      	cmp	r6, #0
 80058b2:	da03      	bge.n	80058bc <_printf_i+0xc8>
 80058b4:	232d      	movs	r3, #45	; 0x2d
 80058b6:	4276      	negs	r6, r6
 80058b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058bc:	485e      	ldr	r0, [pc, #376]	; (8005a38 <_printf_i+0x244>)
 80058be:	230a      	movs	r3, #10
 80058c0:	e019      	b.n	80058f6 <_printf_i+0x102>
 80058c2:	680e      	ldr	r6, [r1, #0]
 80058c4:	602b      	str	r3, [r5, #0]
 80058c6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80058ca:	bf18      	it	ne
 80058cc:	b236      	sxthne	r6, r6
 80058ce:	e7ef      	b.n	80058b0 <_printf_i+0xbc>
 80058d0:	682b      	ldr	r3, [r5, #0]
 80058d2:	6820      	ldr	r0, [r4, #0]
 80058d4:	1d19      	adds	r1, r3, #4
 80058d6:	6029      	str	r1, [r5, #0]
 80058d8:	0601      	lsls	r1, r0, #24
 80058da:	d501      	bpl.n	80058e0 <_printf_i+0xec>
 80058dc:	681e      	ldr	r6, [r3, #0]
 80058de:	e002      	b.n	80058e6 <_printf_i+0xf2>
 80058e0:	0646      	lsls	r6, r0, #25
 80058e2:	d5fb      	bpl.n	80058dc <_printf_i+0xe8>
 80058e4:	881e      	ldrh	r6, [r3, #0]
 80058e6:	4854      	ldr	r0, [pc, #336]	; (8005a38 <_printf_i+0x244>)
 80058e8:	2f6f      	cmp	r7, #111	; 0x6f
 80058ea:	bf0c      	ite	eq
 80058ec:	2308      	moveq	r3, #8
 80058ee:	230a      	movne	r3, #10
 80058f0:	2100      	movs	r1, #0
 80058f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80058f6:	6865      	ldr	r5, [r4, #4]
 80058f8:	60a5      	str	r5, [r4, #8]
 80058fa:	2d00      	cmp	r5, #0
 80058fc:	bfa2      	ittt	ge
 80058fe:	6821      	ldrge	r1, [r4, #0]
 8005900:	f021 0104 	bicge.w	r1, r1, #4
 8005904:	6021      	strge	r1, [r4, #0]
 8005906:	b90e      	cbnz	r6, 800590c <_printf_i+0x118>
 8005908:	2d00      	cmp	r5, #0
 800590a:	d04d      	beq.n	80059a8 <_printf_i+0x1b4>
 800590c:	4615      	mov	r5, r2
 800590e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005912:	fb03 6711 	mls	r7, r3, r1, r6
 8005916:	5dc7      	ldrb	r7, [r0, r7]
 8005918:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800591c:	4637      	mov	r7, r6
 800591e:	42bb      	cmp	r3, r7
 8005920:	460e      	mov	r6, r1
 8005922:	d9f4      	bls.n	800590e <_printf_i+0x11a>
 8005924:	2b08      	cmp	r3, #8
 8005926:	d10b      	bne.n	8005940 <_printf_i+0x14c>
 8005928:	6823      	ldr	r3, [r4, #0]
 800592a:	07de      	lsls	r6, r3, #31
 800592c:	d508      	bpl.n	8005940 <_printf_i+0x14c>
 800592e:	6923      	ldr	r3, [r4, #16]
 8005930:	6861      	ldr	r1, [r4, #4]
 8005932:	4299      	cmp	r1, r3
 8005934:	bfde      	ittt	le
 8005936:	2330      	movle	r3, #48	; 0x30
 8005938:	f805 3c01 	strble.w	r3, [r5, #-1]
 800593c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005940:	1b52      	subs	r2, r2, r5
 8005942:	6122      	str	r2, [r4, #16]
 8005944:	f8cd a000 	str.w	sl, [sp]
 8005948:	464b      	mov	r3, r9
 800594a:	aa03      	add	r2, sp, #12
 800594c:	4621      	mov	r1, r4
 800594e:	4640      	mov	r0, r8
 8005950:	f7ff fee2 	bl	8005718 <_printf_common>
 8005954:	3001      	adds	r0, #1
 8005956:	d14c      	bne.n	80059f2 <_printf_i+0x1fe>
 8005958:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800595c:	b004      	add	sp, #16
 800595e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005962:	4835      	ldr	r0, [pc, #212]	; (8005a38 <_printf_i+0x244>)
 8005964:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005968:	6829      	ldr	r1, [r5, #0]
 800596a:	6823      	ldr	r3, [r4, #0]
 800596c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005970:	6029      	str	r1, [r5, #0]
 8005972:	061d      	lsls	r5, r3, #24
 8005974:	d514      	bpl.n	80059a0 <_printf_i+0x1ac>
 8005976:	07df      	lsls	r7, r3, #31
 8005978:	bf44      	itt	mi
 800597a:	f043 0320 	orrmi.w	r3, r3, #32
 800597e:	6023      	strmi	r3, [r4, #0]
 8005980:	b91e      	cbnz	r6, 800598a <_printf_i+0x196>
 8005982:	6823      	ldr	r3, [r4, #0]
 8005984:	f023 0320 	bic.w	r3, r3, #32
 8005988:	6023      	str	r3, [r4, #0]
 800598a:	2310      	movs	r3, #16
 800598c:	e7b0      	b.n	80058f0 <_printf_i+0xfc>
 800598e:	6823      	ldr	r3, [r4, #0]
 8005990:	f043 0320 	orr.w	r3, r3, #32
 8005994:	6023      	str	r3, [r4, #0]
 8005996:	2378      	movs	r3, #120	; 0x78
 8005998:	4828      	ldr	r0, [pc, #160]	; (8005a3c <_printf_i+0x248>)
 800599a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800599e:	e7e3      	b.n	8005968 <_printf_i+0x174>
 80059a0:	0659      	lsls	r1, r3, #25
 80059a2:	bf48      	it	mi
 80059a4:	b2b6      	uxthmi	r6, r6
 80059a6:	e7e6      	b.n	8005976 <_printf_i+0x182>
 80059a8:	4615      	mov	r5, r2
 80059aa:	e7bb      	b.n	8005924 <_printf_i+0x130>
 80059ac:	682b      	ldr	r3, [r5, #0]
 80059ae:	6826      	ldr	r6, [r4, #0]
 80059b0:	6961      	ldr	r1, [r4, #20]
 80059b2:	1d18      	adds	r0, r3, #4
 80059b4:	6028      	str	r0, [r5, #0]
 80059b6:	0635      	lsls	r5, r6, #24
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	d501      	bpl.n	80059c0 <_printf_i+0x1cc>
 80059bc:	6019      	str	r1, [r3, #0]
 80059be:	e002      	b.n	80059c6 <_printf_i+0x1d2>
 80059c0:	0670      	lsls	r0, r6, #25
 80059c2:	d5fb      	bpl.n	80059bc <_printf_i+0x1c8>
 80059c4:	8019      	strh	r1, [r3, #0]
 80059c6:	2300      	movs	r3, #0
 80059c8:	6123      	str	r3, [r4, #16]
 80059ca:	4615      	mov	r5, r2
 80059cc:	e7ba      	b.n	8005944 <_printf_i+0x150>
 80059ce:	682b      	ldr	r3, [r5, #0]
 80059d0:	1d1a      	adds	r2, r3, #4
 80059d2:	602a      	str	r2, [r5, #0]
 80059d4:	681d      	ldr	r5, [r3, #0]
 80059d6:	6862      	ldr	r2, [r4, #4]
 80059d8:	2100      	movs	r1, #0
 80059da:	4628      	mov	r0, r5
 80059dc:	f7fa fbd0 	bl	8000180 <memchr>
 80059e0:	b108      	cbz	r0, 80059e6 <_printf_i+0x1f2>
 80059e2:	1b40      	subs	r0, r0, r5
 80059e4:	6060      	str	r0, [r4, #4]
 80059e6:	6863      	ldr	r3, [r4, #4]
 80059e8:	6123      	str	r3, [r4, #16]
 80059ea:	2300      	movs	r3, #0
 80059ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059f0:	e7a8      	b.n	8005944 <_printf_i+0x150>
 80059f2:	6923      	ldr	r3, [r4, #16]
 80059f4:	462a      	mov	r2, r5
 80059f6:	4649      	mov	r1, r9
 80059f8:	4640      	mov	r0, r8
 80059fa:	47d0      	blx	sl
 80059fc:	3001      	adds	r0, #1
 80059fe:	d0ab      	beq.n	8005958 <_printf_i+0x164>
 8005a00:	6823      	ldr	r3, [r4, #0]
 8005a02:	079b      	lsls	r3, r3, #30
 8005a04:	d413      	bmi.n	8005a2e <_printf_i+0x23a>
 8005a06:	68e0      	ldr	r0, [r4, #12]
 8005a08:	9b03      	ldr	r3, [sp, #12]
 8005a0a:	4298      	cmp	r0, r3
 8005a0c:	bfb8      	it	lt
 8005a0e:	4618      	movlt	r0, r3
 8005a10:	e7a4      	b.n	800595c <_printf_i+0x168>
 8005a12:	2301      	movs	r3, #1
 8005a14:	4632      	mov	r2, r6
 8005a16:	4649      	mov	r1, r9
 8005a18:	4640      	mov	r0, r8
 8005a1a:	47d0      	blx	sl
 8005a1c:	3001      	adds	r0, #1
 8005a1e:	d09b      	beq.n	8005958 <_printf_i+0x164>
 8005a20:	3501      	adds	r5, #1
 8005a22:	68e3      	ldr	r3, [r4, #12]
 8005a24:	9903      	ldr	r1, [sp, #12]
 8005a26:	1a5b      	subs	r3, r3, r1
 8005a28:	42ab      	cmp	r3, r5
 8005a2a:	dcf2      	bgt.n	8005a12 <_printf_i+0x21e>
 8005a2c:	e7eb      	b.n	8005a06 <_printf_i+0x212>
 8005a2e:	2500      	movs	r5, #0
 8005a30:	f104 0619 	add.w	r6, r4, #25
 8005a34:	e7f5      	b.n	8005a22 <_printf_i+0x22e>
 8005a36:	bf00      	nop
 8005a38:	08007956 	.word	0x08007956
 8005a3c:	08007967 	.word	0x08007967

08005a40 <iprintf>:
 8005a40:	b40f      	push	{r0, r1, r2, r3}
 8005a42:	4b0a      	ldr	r3, [pc, #40]	; (8005a6c <iprintf+0x2c>)
 8005a44:	b513      	push	{r0, r1, r4, lr}
 8005a46:	681c      	ldr	r4, [r3, #0]
 8005a48:	b124      	cbz	r4, 8005a54 <iprintf+0x14>
 8005a4a:	69a3      	ldr	r3, [r4, #24]
 8005a4c:	b913      	cbnz	r3, 8005a54 <iprintf+0x14>
 8005a4e:	4620      	mov	r0, r4
 8005a50:	f7ff f95c 	bl	8004d0c <__sinit>
 8005a54:	ab05      	add	r3, sp, #20
 8005a56:	9a04      	ldr	r2, [sp, #16]
 8005a58:	68a1      	ldr	r1, [r4, #8]
 8005a5a:	9301      	str	r3, [sp, #4]
 8005a5c:	4620      	mov	r0, r4
 8005a5e:	f001 fc01 	bl	8007264 <_vfiprintf_r>
 8005a62:	b002      	add	sp, #8
 8005a64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a68:	b004      	add	sp, #16
 8005a6a:	4770      	bx	lr
 8005a6c:	20000014 	.word	0x20000014

08005a70 <_sbrk_r>:
 8005a70:	b538      	push	{r3, r4, r5, lr}
 8005a72:	4d06      	ldr	r5, [pc, #24]	; (8005a8c <_sbrk_r+0x1c>)
 8005a74:	2300      	movs	r3, #0
 8005a76:	4604      	mov	r4, r0
 8005a78:	4608      	mov	r0, r1
 8005a7a:	602b      	str	r3, [r5, #0]
 8005a7c:	f7fb fcda 	bl	8001434 <_sbrk>
 8005a80:	1c43      	adds	r3, r0, #1
 8005a82:	d102      	bne.n	8005a8a <_sbrk_r+0x1a>
 8005a84:	682b      	ldr	r3, [r5, #0]
 8005a86:	b103      	cbz	r3, 8005a8a <_sbrk_r+0x1a>
 8005a88:	6023      	str	r3, [r4, #0]
 8005a8a:	bd38      	pop	{r3, r4, r5, pc}
 8005a8c:	200002cc 	.word	0x200002cc

08005a90 <__sread>:
 8005a90:	b510      	push	{r4, lr}
 8005a92:	460c      	mov	r4, r1
 8005a94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a98:	f001 fd14 	bl	80074c4 <_read_r>
 8005a9c:	2800      	cmp	r0, #0
 8005a9e:	bfab      	itete	ge
 8005aa0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005aa2:	89a3      	ldrhlt	r3, [r4, #12]
 8005aa4:	181b      	addge	r3, r3, r0
 8005aa6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005aaa:	bfac      	ite	ge
 8005aac:	6563      	strge	r3, [r4, #84]	; 0x54
 8005aae:	81a3      	strhlt	r3, [r4, #12]
 8005ab0:	bd10      	pop	{r4, pc}

08005ab2 <__swrite>:
 8005ab2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ab6:	461f      	mov	r7, r3
 8005ab8:	898b      	ldrh	r3, [r1, #12]
 8005aba:	05db      	lsls	r3, r3, #23
 8005abc:	4605      	mov	r5, r0
 8005abe:	460c      	mov	r4, r1
 8005ac0:	4616      	mov	r6, r2
 8005ac2:	d505      	bpl.n	8005ad0 <__swrite+0x1e>
 8005ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ac8:	2302      	movs	r3, #2
 8005aca:	2200      	movs	r2, #0
 8005acc:	f000 ffd6 	bl	8006a7c <_lseek_r>
 8005ad0:	89a3      	ldrh	r3, [r4, #12]
 8005ad2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ad6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ada:	81a3      	strh	r3, [r4, #12]
 8005adc:	4632      	mov	r2, r6
 8005ade:	463b      	mov	r3, r7
 8005ae0:	4628      	mov	r0, r5
 8005ae2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ae6:	f000 b869 	b.w	8005bbc <_write_r>

08005aea <__sseek>:
 8005aea:	b510      	push	{r4, lr}
 8005aec:	460c      	mov	r4, r1
 8005aee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005af2:	f000 ffc3 	bl	8006a7c <_lseek_r>
 8005af6:	1c43      	adds	r3, r0, #1
 8005af8:	89a3      	ldrh	r3, [r4, #12]
 8005afa:	bf15      	itete	ne
 8005afc:	6560      	strne	r0, [r4, #84]	; 0x54
 8005afe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005b02:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005b06:	81a3      	strheq	r3, [r4, #12]
 8005b08:	bf18      	it	ne
 8005b0a:	81a3      	strhne	r3, [r4, #12]
 8005b0c:	bd10      	pop	{r4, pc}

08005b0e <__sclose>:
 8005b0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b12:	f000 b8f1 	b.w	8005cf8 <_close_r>
	...

08005b18 <__swbuf_r>:
 8005b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b1a:	460e      	mov	r6, r1
 8005b1c:	4614      	mov	r4, r2
 8005b1e:	4605      	mov	r5, r0
 8005b20:	b118      	cbz	r0, 8005b2a <__swbuf_r+0x12>
 8005b22:	6983      	ldr	r3, [r0, #24]
 8005b24:	b90b      	cbnz	r3, 8005b2a <__swbuf_r+0x12>
 8005b26:	f7ff f8f1 	bl	8004d0c <__sinit>
 8005b2a:	4b21      	ldr	r3, [pc, #132]	; (8005bb0 <__swbuf_r+0x98>)
 8005b2c:	429c      	cmp	r4, r3
 8005b2e:	d12b      	bne.n	8005b88 <__swbuf_r+0x70>
 8005b30:	686c      	ldr	r4, [r5, #4]
 8005b32:	69a3      	ldr	r3, [r4, #24]
 8005b34:	60a3      	str	r3, [r4, #8]
 8005b36:	89a3      	ldrh	r3, [r4, #12]
 8005b38:	071a      	lsls	r2, r3, #28
 8005b3a:	d52f      	bpl.n	8005b9c <__swbuf_r+0x84>
 8005b3c:	6923      	ldr	r3, [r4, #16]
 8005b3e:	b36b      	cbz	r3, 8005b9c <__swbuf_r+0x84>
 8005b40:	6923      	ldr	r3, [r4, #16]
 8005b42:	6820      	ldr	r0, [r4, #0]
 8005b44:	1ac0      	subs	r0, r0, r3
 8005b46:	6963      	ldr	r3, [r4, #20]
 8005b48:	b2f6      	uxtb	r6, r6
 8005b4a:	4283      	cmp	r3, r0
 8005b4c:	4637      	mov	r7, r6
 8005b4e:	dc04      	bgt.n	8005b5a <__swbuf_r+0x42>
 8005b50:	4621      	mov	r1, r4
 8005b52:	4628      	mov	r0, r5
 8005b54:	f7ff f846 	bl	8004be4 <_fflush_r>
 8005b58:	bb30      	cbnz	r0, 8005ba8 <__swbuf_r+0x90>
 8005b5a:	68a3      	ldr	r3, [r4, #8]
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	60a3      	str	r3, [r4, #8]
 8005b60:	6823      	ldr	r3, [r4, #0]
 8005b62:	1c5a      	adds	r2, r3, #1
 8005b64:	6022      	str	r2, [r4, #0]
 8005b66:	701e      	strb	r6, [r3, #0]
 8005b68:	6963      	ldr	r3, [r4, #20]
 8005b6a:	3001      	adds	r0, #1
 8005b6c:	4283      	cmp	r3, r0
 8005b6e:	d004      	beq.n	8005b7a <__swbuf_r+0x62>
 8005b70:	89a3      	ldrh	r3, [r4, #12]
 8005b72:	07db      	lsls	r3, r3, #31
 8005b74:	d506      	bpl.n	8005b84 <__swbuf_r+0x6c>
 8005b76:	2e0a      	cmp	r6, #10
 8005b78:	d104      	bne.n	8005b84 <__swbuf_r+0x6c>
 8005b7a:	4621      	mov	r1, r4
 8005b7c:	4628      	mov	r0, r5
 8005b7e:	f7ff f831 	bl	8004be4 <_fflush_r>
 8005b82:	b988      	cbnz	r0, 8005ba8 <__swbuf_r+0x90>
 8005b84:	4638      	mov	r0, r7
 8005b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b88:	4b0a      	ldr	r3, [pc, #40]	; (8005bb4 <__swbuf_r+0x9c>)
 8005b8a:	429c      	cmp	r4, r3
 8005b8c:	d101      	bne.n	8005b92 <__swbuf_r+0x7a>
 8005b8e:	68ac      	ldr	r4, [r5, #8]
 8005b90:	e7cf      	b.n	8005b32 <__swbuf_r+0x1a>
 8005b92:	4b09      	ldr	r3, [pc, #36]	; (8005bb8 <__swbuf_r+0xa0>)
 8005b94:	429c      	cmp	r4, r3
 8005b96:	bf08      	it	eq
 8005b98:	68ec      	ldreq	r4, [r5, #12]
 8005b9a:	e7ca      	b.n	8005b32 <__swbuf_r+0x1a>
 8005b9c:	4621      	mov	r1, r4
 8005b9e:	4628      	mov	r0, r5
 8005ba0:	f000 f81e 	bl	8005be0 <__swsetup_r>
 8005ba4:	2800      	cmp	r0, #0
 8005ba6:	d0cb      	beq.n	8005b40 <__swbuf_r+0x28>
 8005ba8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005bac:	e7ea      	b.n	8005b84 <__swbuf_r+0x6c>
 8005bae:	bf00      	nop
 8005bb0:	08007900 	.word	0x08007900
 8005bb4:	08007920 	.word	0x08007920
 8005bb8:	080078e0 	.word	0x080078e0

08005bbc <_write_r>:
 8005bbc:	b538      	push	{r3, r4, r5, lr}
 8005bbe:	4d07      	ldr	r5, [pc, #28]	; (8005bdc <_write_r+0x20>)
 8005bc0:	4604      	mov	r4, r0
 8005bc2:	4608      	mov	r0, r1
 8005bc4:	4611      	mov	r1, r2
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	602a      	str	r2, [r5, #0]
 8005bca:	461a      	mov	r2, r3
 8005bcc:	f7fb fbe2 	bl	8001394 <_write>
 8005bd0:	1c43      	adds	r3, r0, #1
 8005bd2:	d102      	bne.n	8005bda <_write_r+0x1e>
 8005bd4:	682b      	ldr	r3, [r5, #0]
 8005bd6:	b103      	cbz	r3, 8005bda <_write_r+0x1e>
 8005bd8:	6023      	str	r3, [r4, #0]
 8005bda:	bd38      	pop	{r3, r4, r5, pc}
 8005bdc:	200002cc 	.word	0x200002cc

08005be0 <__swsetup_r>:
 8005be0:	4b32      	ldr	r3, [pc, #200]	; (8005cac <__swsetup_r+0xcc>)
 8005be2:	b570      	push	{r4, r5, r6, lr}
 8005be4:	681d      	ldr	r5, [r3, #0]
 8005be6:	4606      	mov	r6, r0
 8005be8:	460c      	mov	r4, r1
 8005bea:	b125      	cbz	r5, 8005bf6 <__swsetup_r+0x16>
 8005bec:	69ab      	ldr	r3, [r5, #24]
 8005bee:	b913      	cbnz	r3, 8005bf6 <__swsetup_r+0x16>
 8005bf0:	4628      	mov	r0, r5
 8005bf2:	f7ff f88b 	bl	8004d0c <__sinit>
 8005bf6:	4b2e      	ldr	r3, [pc, #184]	; (8005cb0 <__swsetup_r+0xd0>)
 8005bf8:	429c      	cmp	r4, r3
 8005bfa:	d10f      	bne.n	8005c1c <__swsetup_r+0x3c>
 8005bfc:	686c      	ldr	r4, [r5, #4]
 8005bfe:	89a3      	ldrh	r3, [r4, #12]
 8005c00:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c04:	0719      	lsls	r1, r3, #28
 8005c06:	d42c      	bmi.n	8005c62 <__swsetup_r+0x82>
 8005c08:	06dd      	lsls	r5, r3, #27
 8005c0a:	d411      	bmi.n	8005c30 <__swsetup_r+0x50>
 8005c0c:	2309      	movs	r3, #9
 8005c0e:	6033      	str	r3, [r6, #0]
 8005c10:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005c14:	81a3      	strh	r3, [r4, #12]
 8005c16:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c1a:	e03e      	b.n	8005c9a <__swsetup_r+0xba>
 8005c1c:	4b25      	ldr	r3, [pc, #148]	; (8005cb4 <__swsetup_r+0xd4>)
 8005c1e:	429c      	cmp	r4, r3
 8005c20:	d101      	bne.n	8005c26 <__swsetup_r+0x46>
 8005c22:	68ac      	ldr	r4, [r5, #8]
 8005c24:	e7eb      	b.n	8005bfe <__swsetup_r+0x1e>
 8005c26:	4b24      	ldr	r3, [pc, #144]	; (8005cb8 <__swsetup_r+0xd8>)
 8005c28:	429c      	cmp	r4, r3
 8005c2a:	bf08      	it	eq
 8005c2c:	68ec      	ldreq	r4, [r5, #12]
 8005c2e:	e7e6      	b.n	8005bfe <__swsetup_r+0x1e>
 8005c30:	0758      	lsls	r0, r3, #29
 8005c32:	d512      	bpl.n	8005c5a <__swsetup_r+0x7a>
 8005c34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c36:	b141      	cbz	r1, 8005c4a <__swsetup_r+0x6a>
 8005c38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c3c:	4299      	cmp	r1, r3
 8005c3e:	d002      	beq.n	8005c46 <__swsetup_r+0x66>
 8005c40:	4630      	mov	r0, r6
 8005c42:	f7ff f9b3 	bl	8004fac <_free_r>
 8005c46:	2300      	movs	r3, #0
 8005c48:	6363      	str	r3, [r4, #52]	; 0x34
 8005c4a:	89a3      	ldrh	r3, [r4, #12]
 8005c4c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005c50:	81a3      	strh	r3, [r4, #12]
 8005c52:	2300      	movs	r3, #0
 8005c54:	6063      	str	r3, [r4, #4]
 8005c56:	6923      	ldr	r3, [r4, #16]
 8005c58:	6023      	str	r3, [r4, #0]
 8005c5a:	89a3      	ldrh	r3, [r4, #12]
 8005c5c:	f043 0308 	orr.w	r3, r3, #8
 8005c60:	81a3      	strh	r3, [r4, #12]
 8005c62:	6923      	ldr	r3, [r4, #16]
 8005c64:	b94b      	cbnz	r3, 8005c7a <__swsetup_r+0x9a>
 8005c66:	89a3      	ldrh	r3, [r4, #12]
 8005c68:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005c6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c70:	d003      	beq.n	8005c7a <__swsetup_r+0x9a>
 8005c72:	4621      	mov	r1, r4
 8005c74:	4630      	mov	r0, r6
 8005c76:	f7ff f933 	bl	8004ee0 <__smakebuf_r>
 8005c7a:	89a0      	ldrh	r0, [r4, #12]
 8005c7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c80:	f010 0301 	ands.w	r3, r0, #1
 8005c84:	d00a      	beq.n	8005c9c <__swsetup_r+0xbc>
 8005c86:	2300      	movs	r3, #0
 8005c88:	60a3      	str	r3, [r4, #8]
 8005c8a:	6963      	ldr	r3, [r4, #20]
 8005c8c:	425b      	negs	r3, r3
 8005c8e:	61a3      	str	r3, [r4, #24]
 8005c90:	6923      	ldr	r3, [r4, #16]
 8005c92:	b943      	cbnz	r3, 8005ca6 <__swsetup_r+0xc6>
 8005c94:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005c98:	d1ba      	bne.n	8005c10 <__swsetup_r+0x30>
 8005c9a:	bd70      	pop	{r4, r5, r6, pc}
 8005c9c:	0781      	lsls	r1, r0, #30
 8005c9e:	bf58      	it	pl
 8005ca0:	6963      	ldrpl	r3, [r4, #20]
 8005ca2:	60a3      	str	r3, [r4, #8]
 8005ca4:	e7f4      	b.n	8005c90 <__swsetup_r+0xb0>
 8005ca6:	2000      	movs	r0, #0
 8005ca8:	e7f7      	b.n	8005c9a <__swsetup_r+0xba>
 8005caa:	bf00      	nop
 8005cac:	20000014 	.word	0x20000014
 8005cb0:	08007900 	.word	0x08007900
 8005cb4:	08007920 	.word	0x08007920
 8005cb8:	080078e0 	.word	0x080078e0

08005cbc <__assert_func>:
 8005cbc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005cbe:	4614      	mov	r4, r2
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	4b09      	ldr	r3, [pc, #36]	; (8005ce8 <__assert_func+0x2c>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4605      	mov	r5, r0
 8005cc8:	68d8      	ldr	r0, [r3, #12]
 8005cca:	b14c      	cbz	r4, 8005ce0 <__assert_func+0x24>
 8005ccc:	4b07      	ldr	r3, [pc, #28]	; (8005cec <__assert_func+0x30>)
 8005cce:	9100      	str	r1, [sp, #0]
 8005cd0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005cd4:	4906      	ldr	r1, [pc, #24]	; (8005cf0 <__assert_func+0x34>)
 8005cd6:	462b      	mov	r3, r5
 8005cd8:	f000 fe98 	bl	8006a0c <fiprintf>
 8005cdc:	f001 fc11 	bl	8007502 <abort>
 8005ce0:	4b04      	ldr	r3, [pc, #16]	; (8005cf4 <__assert_func+0x38>)
 8005ce2:	461c      	mov	r4, r3
 8005ce4:	e7f3      	b.n	8005cce <__assert_func+0x12>
 8005ce6:	bf00      	nop
 8005ce8:	20000014 	.word	0x20000014
 8005cec:	08007978 	.word	0x08007978
 8005cf0:	08007985 	.word	0x08007985
 8005cf4:	080079b3 	.word	0x080079b3

08005cf8 <_close_r>:
 8005cf8:	b538      	push	{r3, r4, r5, lr}
 8005cfa:	4d06      	ldr	r5, [pc, #24]	; (8005d14 <_close_r+0x1c>)
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	4604      	mov	r4, r0
 8005d00:	4608      	mov	r0, r1
 8005d02:	602b      	str	r3, [r5, #0]
 8005d04:	f7fb fb62 	bl	80013cc <_close>
 8005d08:	1c43      	adds	r3, r0, #1
 8005d0a:	d102      	bne.n	8005d12 <_close_r+0x1a>
 8005d0c:	682b      	ldr	r3, [r5, #0]
 8005d0e:	b103      	cbz	r3, 8005d12 <_close_r+0x1a>
 8005d10:	6023      	str	r3, [r4, #0]
 8005d12:	bd38      	pop	{r3, r4, r5, pc}
 8005d14:	200002cc 	.word	0x200002cc

08005d18 <quorem>:
 8005d18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d1c:	6903      	ldr	r3, [r0, #16]
 8005d1e:	690c      	ldr	r4, [r1, #16]
 8005d20:	42a3      	cmp	r3, r4
 8005d22:	4607      	mov	r7, r0
 8005d24:	f2c0 8081 	blt.w	8005e2a <quorem+0x112>
 8005d28:	3c01      	subs	r4, #1
 8005d2a:	f101 0814 	add.w	r8, r1, #20
 8005d2e:	f100 0514 	add.w	r5, r0, #20
 8005d32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d36:	9301      	str	r3, [sp, #4]
 8005d38:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005d3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d40:	3301      	adds	r3, #1
 8005d42:	429a      	cmp	r2, r3
 8005d44:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005d48:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005d4c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d50:	d331      	bcc.n	8005db6 <quorem+0x9e>
 8005d52:	f04f 0e00 	mov.w	lr, #0
 8005d56:	4640      	mov	r0, r8
 8005d58:	46ac      	mov	ip, r5
 8005d5a:	46f2      	mov	sl, lr
 8005d5c:	f850 2b04 	ldr.w	r2, [r0], #4
 8005d60:	b293      	uxth	r3, r2
 8005d62:	fb06 e303 	mla	r3, r6, r3, lr
 8005d66:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005d6a:	b29b      	uxth	r3, r3
 8005d6c:	ebaa 0303 	sub.w	r3, sl, r3
 8005d70:	f8dc a000 	ldr.w	sl, [ip]
 8005d74:	0c12      	lsrs	r2, r2, #16
 8005d76:	fa13 f38a 	uxtah	r3, r3, sl
 8005d7a:	fb06 e202 	mla	r2, r6, r2, lr
 8005d7e:	9300      	str	r3, [sp, #0]
 8005d80:	9b00      	ldr	r3, [sp, #0]
 8005d82:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005d86:	b292      	uxth	r2, r2
 8005d88:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005d8c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d90:	f8bd 3000 	ldrh.w	r3, [sp]
 8005d94:	4581      	cmp	r9, r0
 8005d96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d9a:	f84c 3b04 	str.w	r3, [ip], #4
 8005d9e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005da2:	d2db      	bcs.n	8005d5c <quorem+0x44>
 8005da4:	f855 300b 	ldr.w	r3, [r5, fp]
 8005da8:	b92b      	cbnz	r3, 8005db6 <quorem+0x9e>
 8005daa:	9b01      	ldr	r3, [sp, #4]
 8005dac:	3b04      	subs	r3, #4
 8005dae:	429d      	cmp	r5, r3
 8005db0:	461a      	mov	r2, r3
 8005db2:	d32e      	bcc.n	8005e12 <quorem+0xfa>
 8005db4:	613c      	str	r4, [r7, #16]
 8005db6:	4638      	mov	r0, r7
 8005db8:	f001 f912 	bl	8006fe0 <__mcmp>
 8005dbc:	2800      	cmp	r0, #0
 8005dbe:	db24      	blt.n	8005e0a <quorem+0xf2>
 8005dc0:	3601      	adds	r6, #1
 8005dc2:	4628      	mov	r0, r5
 8005dc4:	f04f 0c00 	mov.w	ip, #0
 8005dc8:	f858 2b04 	ldr.w	r2, [r8], #4
 8005dcc:	f8d0 e000 	ldr.w	lr, [r0]
 8005dd0:	b293      	uxth	r3, r2
 8005dd2:	ebac 0303 	sub.w	r3, ip, r3
 8005dd6:	0c12      	lsrs	r2, r2, #16
 8005dd8:	fa13 f38e 	uxtah	r3, r3, lr
 8005ddc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005de0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005dea:	45c1      	cmp	r9, r8
 8005dec:	f840 3b04 	str.w	r3, [r0], #4
 8005df0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005df4:	d2e8      	bcs.n	8005dc8 <quorem+0xb0>
 8005df6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005dfa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dfe:	b922      	cbnz	r2, 8005e0a <quorem+0xf2>
 8005e00:	3b04      	subs	r3, #4
 8005e02:	429d      	cmp	r5, r3
 8005e04:	461a      	mov	r2, r3
 8005e06:	d30a      	bcc.n	8005e1e <quorem+0x106>
 8005e08:	613c      	str	r4, [r7, #16]
 8005e0a:	4630      	mov	r0, r6
 8005e0c:	b003      	add	sp, #12
 8005e0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e12:	6812      	ldr	r2, [r2, #0]
 8005e14:	3b04      	subs	r3, #4
 8005e16:	2a00      	cmp	r2, #0
 8005e18:	d1cc      	bne.n	8005db4 <quorem+0x9c>
 8005e1a:	3c01      	subs	r4, #1
 8005e1c:	e7c7      	b.n	8005dae <quorem+0x96>
 8005e1e:	6812      	ldr	r2, [r2, #0]
 8005e20:	3b04      	subs	r3, #4
 8005e22:	2a00      	cmp	r2, #0
 8005e24:	d1f0      	bne.n	8005e08 <quorem+0xf0>
 8005e26:	3c01      	subs	r4, #1
 8005e28:	e7eb      	b.n	8005e02 <quorem+0xea>
 8005e2a:	2000      	movs	r0, #0
 8005e2c:	e7ee      	b.n	8005e0c <quorem+0xf4>
	...

08005e30 <_dtoa_r>:
 8005e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e34:	ed2d 8b04 	vpush	{d8-d9}
 8005e38:	ec57 6b10 	vmov	r6, r7, d0
 8005e3c:	b093      	sub	sp, #76	; 0x4c
 8005e3e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005e40:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005e44:	9106      	str	r1, [sp, #24]
 8005e46:	ee10 aa10 	vmov	sl, s0
 8005e4a:	4604      	mov	r4, r0
 8005e4c:	9209      	str	r2, [sp, #36]	; 0x24
 8005e4e:	930c      	str	r3, [sp, #48]	; 0x30
 8005e50:	46bb      	mov	fp, r7
 8005e52:	b975      	cbnz	r5, 8005e72 <_dtoa_r+0x42>
 8005e54:	2010      	movs	r0, #16
 8005e56:	f7ff f883 	bl	8004f60 <malloc>
 8005e5a:	4602      	mov	r2, r0
 8005e5c:	6260      	str	r0, [r4, #36]	; 0x24
 8005e5e:	b920      	cbnz	r0, 8005e6a <_dtoa_r+0x3a>
 8005e60:	4ba7      	ldr	r3, [pc, #668]	; (8006100 <_dtoa_r+0x2d0>)
 8005e62:	21ea      	movs	r1, #234	; 0xea
 8005e64:	48a7      	ldr	r0, [pc, #668]	; (8006104 <_dtoa_r+0x2d4>)
 8005e66:	f7ff ff29 	bl	8005cbc <__assert_func>
 8005e6a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005e6e:	6005      	str	r5, [r0, #0]
 8005e70:	60c5      	str	r5, [r0, #12]
 8005e72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e74:	6819      	ldr	r1, [r3, #0]
 8005e76:	b151      	cbz	r1, 8005e8e <_dtoa_r+0x5e>
 8005e78:	685a      	ldr	r2, [r3, #4]
 8005e7a:	604a      	str	r2, [r1, #4]
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	4093      	lsls	r3, r2
 8005e80:	608b      	str	r3, [r1, #8]
 8005e82:	4620      	mov	r0, r4
 8005e84:	f000 fe6a 	bl	8006b5c <_Bfree>
 8005e88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	601a      	str	r2, [r3, #0]
 8005e8e:	1e3b      	subs	r3, r7, #0
 8005e90:	bfaa      	itet	ge
 8005e92:	2300      	movge	r3, #0
 8005e94:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005e98:	f8c8 3000 	strge.w	r3, [r8]
 8005e9c:	4b9a      	ldr	r3, [pc, #616]	; (8006108 <_dtoa_r+0x2d8>)
 8005e9e:	bfbc      	itt	lt
 8005ea0:	2201      	movlt	r2, #1
 8005ea2:	f8c8 2000 	strlt.w	r2, [r8]
 8005ea6:	ea33 030b 	bics.w	r3, r3, fp
 8005eaa:	d11b      	bne.n	8005ee4 <_dtoa_r+0xb4>
 8005eac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005eae:	f242 730f 	movw	r3, #9999	; 0x270f
 8005eb2:	6013      	str	r3, [r2, #0]
 8005eb4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005eb8:	4333      	orrs	r3, r6
 8005eba:	f000 8592 	beq.w	80069e2 <_dtoa_r+0xbb2>
 8005ebe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ec0:	b963      	cbnz	r3, 8005edc <_dtoa_r+0xac>
 8005ec2:	4b92      	ldr	r3, [pc, #584]	; (800610c <_dtoa_r+0x2dc>)
 8005ec4:	e022      	b.n	8005f0c <_dtoa_r+0xdc>
 8005ec6:	4b92      	ldr	r3, [pc, #584]	; (8006110 <_dtoa_r+0x2e0>)
 8005ec8:	9301      	str	r3, [sp, #4]
 8005eca:	3308      	adds	r3, #8
 8005ecc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005ece:	6013      	str	r3, [r2, #0]
 8005ed0:	9801      	ldr	r0, [sp, #4]
 8005ed2:	b013      	add	sp, #76	; 0x4c
 8005ed4:	ecbd 8b04 	vpop	{d8-d9}
 8005ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005edc:	4b8b      	ldr	r3, [pc, #556]	; (800610c <_dtoa_r+0x2dc>)
 8005ede:	9301      	str	r3, [sp, #4]
 8005ee0:	3303      	adds	r3, #3
 8005ee2:	e7f3      	b.n	8005ecc <_dtoa_r+0x9c>
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	4650      	mov	r0, sl
 8005eea:	4659      	mov	r1, fp
 8005eec:	f7fa fdc4 	bl	8000a78 <__aeabi_dcmpeq>
 8005ef0:	ec4b ab19 	vmov	d9, sl, fp
 8005ef4:	4680      	mov	r8, r0
 8005ef6:	b158      	cbz	r0, 8005f10 <_dtoa_r+0xe0>
 8005ef8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005efa:	2301      	movs	r3, #1
 8005efc:	6013      	str	r3, [r2, #0]
 8005efe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	f000 856b 	beq.w	80069dc <_dtoa_r+0xbac>
 8005f06:	4883      	ldr	r0, [pc, #524]	; (8006114 <_dtoa_r+0x2e4>)
 8005f08:	6018      	str	r0, [r3, #0]
 8005f0a:	1e43      	subs	r3, r0, #1
 8005f0c:	9301      	str	r3, [sp, #4]
 8005f0e:	e7df      	b.n	8005ed0 <_dtoa_r+0xa0>
 8005f10:	ec4b ab10 	vmov	d0, sl, fp
 8005f14:	aa10      	add	r2, sp, #64	; 0x40
 8005f16:	a911      	add	r1, sp, #68	; 0x44
 8005f18:	4620      	mov	r0, r4
 8005f1a:	f001 f907 	bl	800712c <__d2b>
 8005f1e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005f22:	ee08 0a10 	vmov	s16, r0
 8005f26:	2d00      	cmp	r5, #0
 8005f28:	f000 8084 	beq.w	8006034 <_dtoa_r+0x204>
 8005f2c:	ee19 3a90 	vmov	r3, s19
 8005f30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f34:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005f38:	4656      	mov	r6, sl
 8005f3a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005f3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005f42:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005f46:	4b74      	ldr	r3, [pc, #464]	; (8006118 <_dtoa_r+0x2e8>)
 8005f48:	2200      	movs	r2, #0
 8005f4a:	4630      	mov	r0, r6
 8005f4c:	4639      	mov	r1, r7
 8005f4e:	f7fa f973 	bl	8000238 <__aeabi_dsub>
 8005f52:	a365      	add	r3, pc, #404	; (adr r3, 80060e8 <_dtoa_r+0x2b8>)
 8005f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f58:	f7fa fb26 	bl	80005a8 <__aeabi_dmul>
 8005f5c:	a364      	add	r3, pc, #400	; (adr r3, 80060f0 <_dtoa_r+0x2c0>)
 8005f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f62:	f7fa f96b 	bl	800023c <__adddf3>
 8005f66:	4606      	mov	r6, r0
 8005f68:	4628      	mov	r0, r5
 8005f6a:	460f      	mov	r7, r1
 8005f6c:	f7fa fab2 	bl	80004d4 <__aeabi_i2d>
 8005f70:	a361      	add	r3, pc, #388	; (adr r3, 80060f8 <_dtoa_r+0x2c8>)
 8005f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f76:	f7fa fb17 	bl	80005a8 <__aeabi_dmul>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	4630      	mov	r0, r6
 8005f80:	4639      	mov	r1, r7
 8005f82:	f7fa f95b 	bl	800023c <__adddf3>
 8005f86:	4606      	mov	r6, r0
 8005f88:	460f      	mov	r7, r1
 8005f8a:	f7fa fdbd 	bl	8000b08 <__aeabi_d2iz>
 8005f8e:	2200      	movs	r2, #0
 8005f90:	9000      	str	r0, [sp, #0]
 8005f92:	2300      	movs	r3, #0
 8005f94:	4630      	mov	r0, r6
 8005f96:	4639      	mov	r1, r7
 8005f98:	f7fa fd78 	bl	8000a8c <__aeabi_dcmplt>
 8005f9c:	b150      	cbz	r0, 8005fb4 <_dtoa_r+0x184>
 8005f9e:	9800      	ldr	r0, [sp, #0]
 8005fa0:	f7fa fa98 	bl	80004d4 <__aeabi_i2d>
 8005fa4:	4632      	mov	r2, r6
 8005fa6:	463b      	mov	r3, r7
 8005fa8:	f7fa fd66 	bl	8000a78 <__aeabi_dcmpeq>
 8005fac:	b910      	cbnz	r0, 8005fb4 <_dtoa_r+0x184>
 8005fae:	9b00      	ldr	r3, [sp, #0]
 8005fb0:	3b01      	subs	r3, #1
 8005fb2:	9300      	str	r3, [sp, #0]
 8005fb4:	9b00      	ldr	r3, [sp, #0]
 8005fb6:	2b16      	cmp	r3, #22
 8005fb8:	d85a      	bhi.n	8006070 <_dtoa_r+0x240>
 8005fba:	9a00      	ldr	r2, [sp, #0]
 8005fbc:	4b57      	ldr	r3, [pc, #348]	; (800611c <_dtoa_r+0x2ec>)
 8005fbe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc6:	ec51 0b19 	vmov	r0, r1, d9
 8005fca:	f7fa fd5f 	bl	8000a8c <__aeabi_dcmplt>
 8005fce:	2800      	cmp	r0, #0
 8005fd0:	d050      	beq.n	8006074 <_dtoa_r+0x244>
 8005fd2:	9b00      	ldr	r3, [sp, #0]
 8005fd4:	3b01      	subs	r3, #1
 8005fd6:	9300      	str	r3, [sp, #0]
 8005fd8:	2300      	movs	r3, #0
 8005fda:	930b      	str	r3, [sp, #44]	; 0x2c
 8005fdc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005fde:	1b5d      	subs	r5, r3, r5
 8005fe0:	1e6b      	subs	r3, r5, #1
 8005fe2:	9305      	str	r3, [sp, #20]
 8005fe4:	bf45      	ittet	mi
 8005fe6:	f1c5 0301 	rsbmi	r3, r5, #1
 8005fea:	9304      	strmi	r3, [sp, #16]
 8005fec:	2300      	movpl	r3, #0
 8005fee:	2300      	movmi	r3, #0
 8005ff0:	bf4c      	ite	mi
 8005ff2:	9305      	strmi	r3, [sp, #20]
 8005ff4:	9304      	strpl	r3, [sp, #16]
 8005ff6:	9b00      	ldr	r3, [sp, #0]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	db3d      	blt.n	8006078 <_dtoa_r+0x248>
 8005ffc:	9b05      	ldr	r3, [sp, #20]
 8005ffe:	9a00      	ldr	r2, [sp, #0]
 8006000:	920a      	str	r2, [sp, #40]	; 0x28
 8006002:	4413      	add	r3, r2
 8006004:	9305      	str	r3, [sp, #20]
 8006006:	2300      	movs	r3, #0
 8006008:	9307      	str	r3, [sp, #28]
 800600a:	9b06      	ldr	r3, [sp, #24]
 800600c:	2b09      	cmp	r3, #9
 800600e:	f200 8089 	bhi.w	8006124 <_dtoa_r+0x2f4>
 8006012:	2b05      	cmp	r3, #5
 8006014:	bfc4      	itt	gt
 8006016:	3b04      	subgt	r3, #4
 8006018:	9306      	strgt	r3, [sp, #24]
 800601a:	9b06      	ldr	r3, [sp, #24]
 800601c:	f1a3 0302 	sub.w	r3, r3, #2
 8006020:	bfcc      	ite	gt
 8006022:	2500      	movgt	r5, #0
 8006024:	2501      	movle	r5, #1
 8006026:	2b03      	cmp	r3, #3
 8006028:	f200 8087 	bhi.w	800613a <_dtoa_r+0x30a>
 800602c:	e8df f003 	tbb	[pc, r3]
 8006030:	59383a2d 	.word	0x59383a2d
 8006034:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006038:	441d      	add	r5, r3
 800603a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800603e:	2b20      	cmp	r3, #32
 8006040:	bfc1      	itttt	gt
 8006042:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006046:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800604a:	fa0b f303 	lslgt.w	r3, fp, r3
 800604e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006052:	bfda      	itte	le
 8006054:	f1c3 0320 	rsble	r3, r3, #32
 8006058:	fa06 f003 	lslle.w	r0, r6, r3
 800605c:	4318      	orrgt	r0, r3
 800605e:	f7fa fa29 	bl	80004b4 <__aeabi_ui2d>
 8006062:	2301      	movs	r3, #1
 8006064:	4606      	mov	r6, r0
 8006066:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800606a:	3d01      	subs	r5, #1
 800606c:	930e      	str	r3, [sp, #56]	; 0x38
 800606e:	e76a      	b.n	8005f46 <_dtoa_r+0x116>
 8006070:	2301      	movs	r3, #1
 8006072:	e7b2      	b.n	8005fda <_dtoa_r+0x1aa>
 8006074:	900b      	str	r0, [sp, #44]	; 0x2c
 8006076:	e7b1      	b.n	8005fdc <_dtoa_r+0x1ac>
 8006078:	9b04      	ldr	r3, [sp, #16]
 800607a:	9a00      	ldr	r2, [sp, #0]
 800607c:	1a9b      	subs	r3, r3, r2
 800607e:	9304      	str	r3, [sp, #16]
 8006080:	4253      	negs	r3, r2
 8006082:	9307      	str	r3, [sp, #28]
 8006084:	2300      	movs	r3, #0
 8006086:	930a      	str	r3, [sp, #40]	; 0x28
 8006088:	e7bf      	b.n	800600a <_dtoa_r+0x1da>
 800608a:	2300      	movs	r3, #0
 800608c:	9308      	str	r3, [sp, #32]
 800608e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006090:	2b00      	cmp	r3, #0
 8006092:	dc55      	bgt.n	8006140 <_dtoa_r+0x310>
 8006094:	2301      	movs	r3, #1
 8006096:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800609a:	461a      	mov	r2, r3
 800609c:	9209      	str	r2, [sp, #36]	; 0x24
 800609e:	e00c      	b.n	80060ba <_dtoa_r+0x28a>
 80060a0:	2301      	movs	r3, #1
 80060a2:	e7f3      	b.n	800608c <_dtoa_r+0x25c>
 80060a4:	2300      	movs	r3, #0
 80060a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80060a8:	9308      	str	r3, [sp, #32]
 80060aa:	9b00      	ldr	r3, [sp, #0]
 80060ac:	4413      	add	r3, r2
 80060ae:	9302      	str	r3, [sp, #8]
 80060b0:	3301      	adds	r3, #1
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	9303      	str	r3, [sp, #12]
 80060b6:	bfb8      	it	lt
 80060b8:	2301      	movlt	r3, #1
 80060ba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80060bc:	2200      	movs	r2, #0
 80060be:	6042      	str	r2, [r0, #4]
 80060c0:	2204      	movs	r2, #4
 80060c2:	f102 0614 	add.w	r6, r2, #20
 80060c6:	429e      	cmp	r6, r3
 80060c8:	6841      	ldr	r1, [r0, #4]
 80060ca:	d93d      	bls.n	8006148 <_dtoa_r+0x318>
 80060cc:	4620      	mov	r0, r4
 80060ce:	f000 fd05 	bl	8006adc <_Balloc>
 80060d2:	9001      	str	r0, [sp, #4]
 80060d4:	2800      	cmp	r0, #0
 80060d6:	d13b      	bne.n	8006150 <_dtoa_r+0x320>
 80060d8:	4b11      	ldr	r3, [pc, #68]	; (8006120 <_dtoa_r+0x2f0>)
 80060da:	4602      	mov	r2, r0
 80060dc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80060e0:	e6c0      	b.n	8005e64 <_dtoa_r+0x34>
 80060e2:	2301      	movs	r3, #1
 80060e4:	e7df      	b.n	80060a6 <_dtoa_r+0x276>
 80060e6:	bf00      	nop
 80060e8:	636f4361 	.word	0x636f4361
 80060ec:	3fd287a7 	.word	0x3fd287a7
 80060f0:	8b60c8b3 	.word	0x8b60c8b3
 80060f4:	3fc68a28 	.word	0x3fc68a28
 80060f8:	509f79fb 	.word	0x509f79fb
 80060fc:	3fd34413 	.word	0x3fd34413
 8006100:	08007ac2 	.word	0x08007ac2
 8006104:	08007ad9 	.word	0x08007ad9
 8006108:	7ff00000 	.word	0x7ff00000
 800610c:	08007abe 	.word	0x08007abe
 8006110:	08007ab5 	.word	0x08007ab5
 8006114:	08007955 	.word	0x08007955
 8006118:	3ff80000 	.word	0x3ff80000
 800611c:	08007bd8 	.word	0x08007bd8
 8006120:	08007b34 	.word	0x08007b34
 8006124:	2501      	movs	r5, #1
 8006126:	2300      	movs	r3, #0
 8006128:	9306      	str	r3, [sp, #24]
 800612a:	9508      	str	r5, [sp, #32]
 800612c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006130:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006134:	2200      	movs	r2, #0
 8006136:	2312      	movs	r3, #18
 8006138:	e7b0      	b.n	800609c <_dtoa_r+0x26c>
 800613a:	2301      	movs	r3, #1
 800613c:	9308      	str	r3, [sp, #32]
 800613e:	e7f5      	b.n	800612c <_dtoa_r+0x2fc>
 8006140:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006142:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006146:	e7b8      	b.n	80060ba <_dtoa_r+0x28a>
 8006148:	3101      	adds	r1, #1
 800614a:	6041      	str	r1, [r0, #4]
 800614c:	0052      	lsls	r2, r2, #1
 800614e:	e7b8      	b.n	80060c2 <_dtoa_r+0x292>
 8006150:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006152:	9a01      	ldr	r2, [sp, #4]
 8006154:	601a      	str	r2, [r3, #0]
 8006156:	9b03      	ldr	r3, [sp, #12]
 8006158:	2b0e      	cmp	r3, #14
 800615a:	f200 809d 	bhi.w	8006298 <_dtoa_r+0x468>
 800615e:	2d00      	cmp	r5, #0
 8006160:	f000 809a 	beq.w	8006298 <_dtoa_r+0x468>
 8006164:	9b00      	ldr	r3, [sp, #0]
 8006166:	2b00      	cmp	r3, #0
 8006168:	dd32      	ble.n	80061d0 <_dtoa_r+0x3a0>
 800616a:	4ab7      	ldr	r2, [pc, #732]	; (8006448 <_dtoa_r+0x618>)
 800616c:	f003 030f 	and.w	r3, r3, #15
 8006170:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006174:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006178:	9b00      	ldr	r3, [sp, #0]
 800617a:	05d8      	lsls	r0, r3, #23
 800617c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006180:	d516      	bpl.n	80061b0 <_dtoa_r+0x380>
 8006182:	4bb2      	ldr	r3, [pc, #712]	; (800644c <_dtoa_r+0x61c>)
 8006184:	ec51 0b19 	vmov	r0, r1, d9
 8006188:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800618c:	f7fa fb36 	bl	80007fc <__aeabi_ddiv>
 8006190:	f007 070f 	and.w	r7, r7, #15
 8006194:	4682      	mov	sl, r0
 8006196:	468b      	mov	fp, r1
 8006198:	2503      	movs	r5, #3
 800619a:	4eac      	ldr	r6, [pc, #688]	; (800644c <_dtoa_r+0x61c>)
 800619c:	b957      	cbnz	r7, 80061b4 <_dtoa_r+0x384>
 800619e:	4642      	mov	r2, r8
 80061a0:	464b      	mov	r3, r9
 80061a2:	4650      	mov	r0, sl
 80061a4:	4659      	mov	r1, fp
 80061a6:	f7fa fb29 	bl	80007fc <__aeabi_ddiv>
 80061aa:	4682      	mov	sl, r0
 80061ac:	468b      	mov	fp, r1
 80061ae:	e028      	b.n	8006202 <_dtoa_r+0x3d2>
 80061b0:	2502      	movs	r5, #2
 80061b2:	e7f2      	b.n	800619a <_dtoa_r+0x36a>
 80061b4:	07f9      	lsls	r1, r7, #31
 80061b6:	d508      	bpl.n	80061ca <_dtoa_r+0x39a>
 80061b8:	4640      	mov	r0, r8
 80061ba:	4649      	mov	r1, r9
 80061bc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80061c0:	f7fa f9f2 	bl	80005a8 <__aeabi_dmul>
 80061c4:	3501      	adds	r5, #1
 80061c6:	4680      	mov	r8, r0
 80061c8:	4689      	mov	r9, r1
 80061ca:	107f      	asrs	r7, r7, #1
 80061cc:	3608      	adds	r6, #8
 80061ce:	e7e5      	b.n	800619c <_dtoa_r+0x36c>
 80061d0:	f000 809b 	beq.w	800630a <_dtoa_r+0x4da>
 80061d4:	9b00      	ldr	r3, [sp, #0]
 80061d6:	4f9d      	ldr	r7, [pc, #628]	; (800644c <_dtoa_r+0x61c>)
 80061d8:	425e      	negs	r6, r3
 80061da:	4b9b      	ldr	r3, [pc, #620]	; (8006448 <_dtoa_r+0x618>)
 80061dc:	f006 020f 	and.w	r2, r6, #15
 80061e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061e8:	ec51 0b19 	vmov	r0, r1, d9
 80061ec:	f7fa f9dc 	bl	80005a8 <__aeabi_dmul>
 80061f0:	1136      	asrs	r6, r6, #4
 80061f2:	4682      	mov	sl, r0
 80061f4:	468b      	mov	fp, r1
 80061f6:	2300      	movs	r3, #0
 80061f8:	2502      	movs	r5, #2
 80061fa:	2e00      	cmp	r6, #0
 80061fc:	d17a      	bne.n	80062f4 <_dtoa_r+0x4c4>
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d1d3      	bne.n	80061aa <_dtoa_r+0x37a>
 8006202:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006204:	2b00      	cmp	r3, #0
 8006206:	f000 8082 	beq.w	800630e <_dtoa_r+0x4de>
 800620a:	4b91      	ldr	r3, [pc, #580]	; (8006450 <_dtoa_r+0x620>)
 800620c:	2200      	movs	r2, #0
 800620e:	4650      	mov	r0, sl
 8006210:	4659      	mov	r1, fp
 8006212:	f7fa fc3b 	bl	8000a8c <__aeabi_dcmplt>
 8006216:	2800      	cmp	r0, #0
 8006218:	d079      	beq.n	800630e <_dtoa_r+0x4de>
 800621a:	9b03      	ldr	r3, [sp, #12]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d076      	beq.n	800630e <_dtoa_r+0x4de>
 8006220:	9b02      	ldr	r3, [sp, #8]
 8006222:	2b00      	cmp	r3, #0
 8006224:	dd36      	ble.n	8006294 <_dtoa_r+0x464>
 8006226:	9b00      	ldr	r3, [sp, #0]
 8006228:	4650      	mov	r0, sl
 800622a:	4659      	mov	r1, fp
 800622c:	1e5f      	subs	r7, r3, #1
 800622e:	2200      	movs	r2, #0
 8006230:	4b88      	ldr	r3, [pc, #544]	; (8006454 <_dtoa_r+0x624>)
 8006232:	f7fa f9b9 	bl	80005a8 <__aeabi_dmul>
 8006236:	9e02      	ldr	r6, [sp, #8]
 8006238:	4682      	mov	sl, r0
 800623a:	468b      	mov	fp, r1
 800623c:	3501      	adds	r5, #1
 800623e:	4628      	mov	r0, r5
 8006240:	f7fa f948 	bl	80004d4 <__aeabi_i2d>
 8006244:	4652      	mov	r2, sl
 8006246:	465b      	mov	r3, fp
 8006248:	f7fa f9ae 	bl	80005a8 <__aeabi_dmul>
 800624c:	4b82      	ldr	r3, [pc, #520]	; (8006458 <_dtoa_r+0x628>)
 800624e:	2200      	movs	r2, #0
 8006250:	f7f9 fff4 	bl	800023c <__adddf3>
 8006254:	46d0      	mov	r8, sl
 8006256:	46d9      	mov	r9, fp
 8006258:	4682      	mov	sl, r0
 800625a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800625e:	2e00      	cmp	r6, #0
 8006260:	d158      	bne.n	8006314 <_dtoa_r+0x4e4>
 8006262:	4b7e      	ldr	r3, [pc, #504]	; (800645c <_dtoa_r+0x62c>)
 8006264:	2200      	movs	r2, #0
 8006266:	4640      	mov	r0, r8
 8006268:	4649      	mov	r1, r9
 800626a:	f7f9 ffe5 	bl	8000238 <__aeabi_dsub>
 800626e:	4652      	mov	r2, sl
 8006270:	465b      	mov	r3, fp
 8006272:	4680      	mov	r8, r0
 8006274:	4689      	mov	r9, r1
 8006276:	f7fa fc27 	bl	8000ac8 <__aeabi_dcmpgt>
 800627a:	2800      	cmp	r0, #0
 800627c:	f040 8295 	bne.w	80067aa <_dtoa_r+0x97a>
 8006280:	4652      	mov	r2, sl
 8006282:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006286:	4640      	mov	r0, r8
 8006288:	4649      	mov	r1, r9
 800628a:	f7fa fbff 	bl	8000a8c <__aeabi_dcmplt>
 800628e:	2800      	cmp	r0, #0
 8006290:	f040 8289 	bne.w	80067a6 <_dtoa_r+0x976>
 8006294:	ec5b ab19 	vmov	sl, fp, d9
 8006298:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800629a:	2b00      	cmp	r3, #0
 800629c:	f2c0 8148 	blt.w	8006530 <_dtoa_r+0x700>
 80062a0:	9a00      	ldr	r2, [sp, #0]
 80062a2:	2a0e      	cmp	r2, #14
 80062a4:	f300 8144 	bgt.w	8006530 <_dtoa_r+0x700>
 80062a8:	4b67      	ldr	r3, [pc, #412]	; (8006448 <_dtoa_r+0x618>)
 80062aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 80062b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	f280 80d5 	bge.w	8006464 <_dtoa_r+0x634>
 80062ba:	9b03      	ldr	r3, [sp, #12]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	f300 80d1 	bgt.w	8006464 <_dtoa_r+0x634>
 80062c2:	f040 826f 	bne.w	80067a4 <_dtoa_r+0x974>
 80062c6:	4b65      	ldr	r3, [pc, #404]	; (800645c <_dtoa_r+0x62c>)
 80062c8:	2200      	movs	r2, #0
 80062ca:	4640      	mov	r0, r8
 80062cc:	4649      	mov	r1, r9
 80062ce:	f7fa f96b 	bl	80005a8 <__aeabi_dmul>
 80062d2:	4652      	mov	r2, sl
 80062d4:	465b      	mov	r3, fp
 80062d6:	f7fa fbed 	bl	8000ab4 <__aeabi_dcmpge>
 80062da:	9e03      	ldr	r6, [sp, #12]
 80062dc:	4637      	mov	r7, r6
 80062de:	2800      	cmp	r0, #0
 80062e0:	f040 8245 	bne.w	800676e <_dtoa_r+0x93e>
 80062e4:	9d01      	ldr	r5, [sp, #4]
 80062e6:	2331      	movs	r3, #49	; 0x31
 80062e8:	f805 3b01 	strb.w	r3, [r5], #1
 80062ec:	9b00      	ldr	r3, [sp, #0]
 80062ee:	3301      	adds	r3, #1
 80062f0:	9300      	str	r3, [sp, #0]
 80062f2:	e240      	b.n	8006776 <_dtoa_r+0x946>
 80062f4:	07f2      	lsls	r2, r6, #31
 80062f6:	d505      	bpl.n	8006304 <_dtoa_r+0x4d4>
 80062f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062fc:	f7fa f954 	bl	80005a8 <__aeabi_dmul>
 8006300:	3501      	adds	r5, #1
 8006302:	2301      	movs	r3, #1
 8006304:	1076      	asrs	r6, r6, #1
 8006306:	3708      	adds	r7, #8
 8006308:	e777      	b.n	80061fa <_dtoa_r+0x3ca>
 800630a:	2502      	movs	r5, #2
 800630c:	e779      	b.n	8006202 <_dtoa_r+0x3d2>
 800630e:	9f00      	ldr	r7, [sp, #0]
 8006310:	9e03      	ldr	r6, [sp, #12]
 8006312:	e794      	b.n	800623e <_dtoa_r+0x40e>
 8006314:	9901      	ldr	r1, [sp, #4]
 8006316:	4b4c      	ldr	r3, [pc, #304]	; (8006448 <_dtoa_r+0x618>)
 8006318:	4431      	add	r1, r6
 800631a:	910d      	str	r1, [sp, #52]	; 0x34
 800631c:	9908      	ldr	r1, [sp, #32]
 800631e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006322:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006326:	2900      	cmp	r1, #0
 8006328:	d043      	beq.n	80063b2 <_dtoa_r+0x582>
 800632a:	494d      	ldr	r1, [pc, #308]	; (8006460 <_dtoa_r+0x630>)
 800632c:	2000      	movs	r0, #0
 800632e:	f7fa fa65 	bl	80007fc <__aeabi_ddiv>
 8006332:	4652      	mov	r2, sl
 8006334:	465b      	mov	r3, fp
 8006336:	f7f9 ff7f 	bl	8000238 <__aeabi_dsub>
 800633a:	9d01      	ldr	r5, [sp, #4]
 800633c:	4682      	mov	sl, r0
 800633e:	468b      	mov	fp, r1
 8006340:	4649      	mov	r1, r9
 8006342:	4640      	mov	r0, r8
 8006344:	f7fa fbe0 	bl	8000b08 <__aeabi_d2iz>
 8006348:	4606      	mov	r6, r0
 800634a:	f7fa f8c3 	bl	80004d4 <__aeabi_i2d>
 800634e:	4602      	mov	r2, r0
 8006350:	460b      	mov	r3, r1
 8006352:	4640      	mov	r0, r8
 8006354:	4649      	mov	r1, r9
 8006356:	f7f9 ff6f 	bl	8000238 <__aeabi_dsub>
 800635a:	3630      	adds	r6, #48	; 0x30
 800635c:	f805 6b01 	strb.w	r6, [r5], #1
 8006360:	4652      	mov	r2, sl
 8006362:	465b      	mov	r3, fp
 8006364:	4680      	mov	r8, r0
 8006366:	4689      	mov	r9, r1
 8006368:	f7fa fb90 	bl	8000a8c <__aeabi_dcmplt>
 800636c:	2800      	cmp	r0, #0
 800636e:	d163      	bne.n	8006438 <_dtoa_r+0x608>
 8006370:	4642      	mov	r2, r8
 8006372:	464b      	mov	r3, r9
 8006374:	4936      	ldr	r1, [pc, #216]	; (8006450 <_dtoa_r+0x620>)
 8006376:	2000      	movs	r0, #0
 8006378:	f7f9 ff5e 	bl	8000238 <__aeabi_dsub>
 800637c:	4652      	mov	r2, sl
 800637e:	465b      	mov	r3, fp
 8006380:	f7fa fb84 	bl	8000a8c <__aeabi_dcmplt>
 8006384:	2800      	cmp	r0, #0
 8006386:	f040 80b5 	bne.w	80064f4 <_dtoa_r+0x6c4>
 800638a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800638c:	429d      	cmp	r5, r3
 800638e:	d081      	beq.n	8006294 <_dtoa_r+0x464>
 8006390:	4b30      	ldr	r3, [pc, #192]	; (8006454 <_dtoa_r+0x624>)
 8006392:	2200      	movs	r2, #0
 8006394:	4650      	mov	r0, sl
 8006396:	4659      	mov	r1, fp
 8006398:	f7fa f906 	bl	80005a8 <__aeabi_dmul>
 800639c:	4b2d      	ldr	r3, [pc, #180]	; (8006454 <_dtoa_r+0x624>)
 800639e:	4682      	mov	sl, r0
 80063a0:	468b      	mov	fp, r1
 80063a2:	4640      	mov	r0, r8
 80063a4:	4649      	mov	r1, r9
 80063a6:	2200      	movs	r2, #0
 80063a8:	f7fa f8fe 	bl	80005a8 <__aeabi_dmul>
 80063ac:	4680      	mov	r8, r0
 80063ae:	4689      	mov	r9, r1
 80063b0:	e7c6      	b.n	8006340 <_dtoa_r+0x510>
 80063b2:	4650      	mov	r0, sl
 80063b4:	4659      	mov	r1, fp
 80063b6:	f7fa f8f7 	bl	80005a8 <__aeabi_dmul>
 80063ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063bc:	9d01      	ldr	r5, [sp, #4]
 80063be:	930f      	str	r3, [sp, #60]	; 0x3c
 80063c0:	4682      	mov	sl, r0
 80063c2:	468b      	mov	fp, r1
 80063c4:	4649      	mov	r1, r9
 80063c6:	4640      	mov	r0, r8
 80063c8:	f7fa fb9e 	bl	8000b08 <__aeabi_d2iz>
 80063cc:	4606      	mov	r6, r0
 80063ce:	f7fa f881 	bl	80004d4 <__aeabi_i2d>
 80063d2:	3630      	adds	r6, #48	; 0x30
 80063d4:	4602      	mov	r2, r0
 80063d6:	460b      	mov	r3, r1
 80063d8:	4640      	mov	r0, r8
 80063da:	4649      	mov	r1, r9
 80063dc:	f7f9 ff2c 	bl	8000238 <__aeabi_dsub>
 80063e0:	f805 6b01 	strb.w	r6, [r5], #1
 80063e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063e6:	429d      	cmp	r5, r3
 80063e8:	4680      	mov	r8, r0
 80063ea:	4689      	mov	r9, r1
 80063ec:	f04f 0200 	mov.w	r2, #0
 80063f0:	d124      	bne.n	800643c <_dtoa_r+0x60c>
 80063f2:	4b1b      	ldr	r3, [pc, #108]	; (8006460 <_dtoa_r+0x630>)
 80063f4:	4650      	mov	r0, sl
 80063f6:	4659      	mov	r1, fp
 80063f8:	f7f9 ff20 	bl	800023c <__adddf3>
 80063fc:	4602      	mov	r2, r0
 80063fe:	460b      	mov	r3, r1
 8006400:	4640      	mov	r0, r8
 8006402:	4649      	mov	r1, r9
 8006404:	f7fa fb60 	bl	8000ac8 <__aeabi_dcmpgt>
 8006408:	2800      	cmp	r0, #0
 800640a:	d173      	bne.n	80064f4 <_dtoa_r+0x6c4>
 800640c:	4652      	mov	r2, sl
 800640e:	465b      	mov	r3, fp
 8006410:	4913      	ldr	r1, [pc, #76]	; (8006460 <_dtoa_r+0x630>)
 8006412:	2000      	movs	r0, #0
 8006414:	f7f9 ff10 	bl	8000238 <__aeabi_dsub>
 8006418:	4602      	mov	r2, r0
 800641a:	460b      	mov	r3, r1
 800641c:	4640      	mov	r0, r8
 800641e:	4649      	mov	r1, r9
 8006420:	f7fa fb34 	bl	8000a8c <__aeabi_dcmplt>
 8006424:	2800      	cmp	r0, #0
 8006426:	f43f af35 	beq.w	8006294 <_dtoa_r+0x464>
 800642a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800642c:	1e6b      	subs	r3, r5, #1
 800642e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006430:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006434:	2b30      	cmp	r3, #48	; 0x30
 8006436:	d0f8      	beq.n	800642a <_dtoa_r+0x5fa>
 8006438:	9700      	str	r7, [sp, #0]
 800643a:	e049      	b.n	80064d0 <_dtoa_r+0x6a0>
 800643c:	4b05      	ldr	r3, [pc, #20]	; (8006454 <_dtoa_r+0x624>)
 800643e:	f7fa f8b3 	bl	80005a8 <__aeabi_dmul>
 8006442:	4680      	mov	r8, r0
 8006444:	4689      	mov	r9, r1
 8006446:	e7bd      	b.n	80063c4 <_dtoa_r+0x594>
 8006448:	08007bd8 	.word	0x08007bd8
 800644c:	08007bb0 	.word	0x08007bb0
 8006450:	3ff00000 	.word	0x3ff00000
 8006454:	40240000 	.word	0x40240000
 8006458:	401c0000 	.word	0x401c0000
 800645c:	40140000 	.word	0x40140000
 8006460:	3fe00000 	.word	0x3fe00000
 8006464:	9d01      	ldr	r5, [sp, #4]
 8006466:	4656      	mov	r6, sl
 8006468:	465f      	mov	r7, fp
 800646a:	4642      	mov	r2, r8
 800646c:	464b      	mov	r3, r9
 800646e:	4630      	mov	r0, r6
 8006470:	4639      	mov	r1, r7
 8006472:	f7fa f9c3 	bl	80007fc <__aeabi_ddiv>
 8006476:	f7fa fb47 	bl	8000b08 <__aeabi_d2iz>
 800647a:	4682      	mov	sl, r0
 800647c:	f7fa f82a 	bl	80004d4 <__aeabi_i2d>
 8006480:	4642      	mov	r2, r8
 8006482:	464b      	mov	r3, r9
 8006484:	f7fa f890 	bl	80005a8 <__aeabi_dmul>
 8006488:	4602      	mov	r2, r0
 800648a:	460b      	mov	r3, r1
 800648c:	4630      	mov	r0, r6
 800648e:	4639      	mov	r1, r7
 8006490:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006494:	f7f9 fed0 	bl	8000238 <__aeabi_dsub>
 8006498:	f805 6b01 	strb.w	r6, [r5], #1
 800649c:	9e01      	ldr	r6, [sp, #4]
 800649e:	9f03      	ldr	r7, [sp, #12]
 80064a0:	1bae      	subs	r6, r5, r6
 80064a2:	42b7      	cmp	r7, r6
 80064a4:	4602      	mov	r2, r0
 80064a6:	460b      	mov	r3, r1
 80064a8:	d135      	bne.n	8006516 <_dtoa_r+0x6e6>
 80064aa:	f7f9 fec7 	bl	800023c <__adddf3>
 80064ae:	4642      	mov	r2, r8
 80064b0:	464b      	mov	r3, r9
 80064b2:	4606      	mov	r6, r0
 80064b4:	460f      	mov	r7, r1
 80064b6:	f7fa fb07 	bl	8000ac8 <__aeabi_dcmpgt>
 80064ba:	b9d0      	cbnz	r0, 80064f2 <_dtoa_r+0x6c2>
 80064bc:	4642      	mov	r2, r8
 80064be:	464b      	mov	r3, r9
 80064c0:	4630      	mov	r0, r6
 80064c2:	4639      	mov	r1, r7
 80064c4:	f7fa fad8 	bl	8000a78 <__aeabi_dcmpeq>
 80064c8:	b110      	cbz	r0, 80064d0 <_dtoa_r+0x6a0>
 80064ca:	f01a 0f01 	tst.w	sl, #1
 80064ce:	d110      	bne.n	80064f2 <_dtoa_r+0x6c2>
 80064d0:	4620      	mov	r0, r4
 80064d2:	ee18 1a10 	vmov	r1, s16
 80064d6:	f000 fb41 	bl	8006b5c <_Bfree>
 80064da:	2300      	movs	r3, #0
 80064dc:	9800      	ldr	r0, [sp, #0]
 80064de:	702b      	strb	r3, [r5, #0]
 80064e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80064e2:	3001      	adds	r0, #1
 80064e4:	6018      	str	r0, [r3, #0]
 80064e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	f43f acf1 	beq.w	8005ed0 <_dtoa_r+0xa0>
 80064ee:	601d      	str	r5, [r3, #0]
 80064f0:	e4ee      	b.n	8005ed0 <_dtoa_r+0xa0>
 80064f2:	9f00      	ldr	r7, [sp, #0]
 80064f4:	462b      	mov	r3, r5
 80064f6:	461d      	mov	r5, r3
 80064f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064fc:	2a39      	cmp	r2, #57	; 0x39
 80064fe:	d106      	bne.n	800650e <_dtoa_r+0x6de>
 8006500:	9a01      	ldr	r2, [sp, #4]
 8006502:	429a      	cmp	r2, r3
 8006504:	d1f7      	bne.n	80064f6 <_dtoa_r+0x6c6>
 8006506:	9901      	ldr	r1, [sp, #4]
 8006508:	2230      	movs	r2, #48	; 0x30
 800650a:	3701      	adds	r7, #1
 800650c:	700a      	strb	r2, [r1, #0]
 800650e:	781a      	ldrb	r2, [r3, #0]
 8006510:	3201      	adds	r2, #1
 8006512:	701a      	strb	r2, [r3, #0]
 8006514:	e790      	b.n	8006438 <_dtoa_r+0x608>
 8006516:	4ba6      	ldr	r3, [pc, #664]	; (80067b0 <_dtoa_r+0x980>)
 8006518:	2200      	movs	r2, #0
 800651a:	f7fa f845 	bl	80005a8 <__aeabi_dmul>
 800651e:	2200      	movs	r2, #0
 8006520:	2300      	movs	r3, #0
 8006522:	4606      	mov	r6, r0
 8006524:	460f      	mov	r7, r1
 8006526:	f7fa faa7 	bl	8000a78 <__aeabi_dcmpeq>
 800652a:	2800      	cmp	r0, #0
 800652c:	d09d      	beq.n	800646a <_dtoa_r+0x63a>
 800652e:	e7cf      	b.n	80064d0 <_dtoa_r+0x6a0>
 8006530:	9a08      	ldr	r2, [sp, #32]
 8006532:	2a00      	cmp	r2, #0
 8006534:	f000 80d7 	beq.w	80066e6 <_dtoa_r+0x8b6>
 8006538:	9a06      	ldr	r2, [sp, #24]
 800653a:	2a01      	cmp	r2, #1
 800653c:	f300 80ba 	bgt.w	80066b4 <_dtoa_r+0x884>
 8006540:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006542:	2a00      	cmp	r2, #0
 8006544:	f000 80b2 	beq.w	80066ac <_dtoa_r+0x87c>
 8006548:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800654c:	9e07      	ldr	r6, [sp, #28]
 800654e:	9d04      	ldr	r5, [sp, #16]
 8006550:	9a04      	ldr	r2, [sp, #16]
 8006552:	441a      	add	r2, r3
 8006554:	9204      	str	r2, [sp, #16]
 8006556:	9a05      	ldr	r2, [sp, #20]
 8006558:	2101      	movs	r1, #1
 800655a:	441a      	add	r2, r3
 800655c:	4620      	mov	r0, r4
 800655e:	9205      	str	r2, [sp, #20]
 8006560:	f000 fbb4 	bl	8006ccc <__i2b>
 8006564:	4607      	mov	r7, r0
 8006566:	2d00      	cmp	r5, #0
 8006568:	dd0c      	ble.n	8006584 <_dtoa_r+0x754>
 800656a:	9b05      	ldr	r3, [sp, #20]
 800656c:	2b00      	cmp	r3, #0
 800656e:	dd09      	ble.n	8006584 <_dtoa_r+0x754>
 8006570:	42ab      	cmp	r3, r5
 8006572:	9a04      	ldr	r2, [sp, #16]
 8006574:	bfa8      	it	ge
 8006576:	462b      	movge	r3, r5
 8006578:	1ad2      	subs	r2, r2, r3
 800657a:	9204      	str	r2, [sp, #16]
 800657c:	9a05      	ldr	r2, [sp, #20]
 800657e:	1aed      	subs	r5, r5, r3
 8006580:	1ad3      	subs	r3, r2, r3
 8006582:	9305      	str	r3, [sp, #20]
 8006584:	9b07      	ldr	r3, [sp, #28]
 8006586:	b31b      	cbz	r3, 80065d0 <_dtoa_r+0x7a0>
 8006588:	9b08      	ldr	r3, [sp, #32]
 800658a:	2b00      	cmp	r3, #0
 800658c:	f000 80af 	beq.w	80066ee <_dtoa_r+0x8be>
 8006590:	2e00      	cmp	r6, #0
 8006592:	dd13      	ble.n	80065bc <_dtoa_r+0x78c>
 8006594:	4639      	mov	r1, r7
 8006596:	4632      	mov	r2, r6
 8006598:	4620      	mov	r0, r4
 800659a:	f000 fc57 	bl	8006e4c <__pow5mult>
 800659e:	ee18 2a10 	vmov	r2, s16
 80065a2:	4601      	mov	r1, r0
 80065a4:	4607      	mov	r7, r0
 80065a6:	4620      	mov	r0, r4
 80065a8:	f000 fba6 	bl	8006cf8 <__multiply>
 80065ac:	ee18 1a10 	vmov	r1, s16
 80065b0:	4680      	mov	r8, r0
 80065b2:	4620      	mov	r0, r4
 80065b4:	f000 fad2 	bl	8006b5c <_Bfree>
 80065b8:	ee08 8a10 	vmov	s16, r8
 80065bc:	9b07      	ldr	r3, [sp, #28]
 80065be:	1b9a      	subs	r2, r3, r6
 80065c0:	d006      	beq.n	80065d0 <_dtoa_r+0x7a0>
 80065c2:	ee18 1a10 	vmov	r1, s16
 80065c6:	4620      	mov	r0, r4
 80065c8:	f000 fc40 	bl	8006e4c <__pow5mult>
 80065cc:	ee08 0a10 	vmov	s16, r0
 80065d0:	2101      	movs	r1, #1
 80065d2:	4620      	mov	r0, r4
 80065d4:	f000 fb7a 	bl	8006ccc <__i2b>
 80065d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065da:	2b00      	cmp	r3, #0
 80065dc:	4606      	mov	r6, r0
 80065de:	f340 8088 	ble.w	80066f2 <_dtoa_r+0x8c2>
 80065e2:	461a      	mov	r2, r3
 80065e4:	4601      	mov	r1, r0
 80065e6:	4620      	mov	r0, r4
 80065e8:	f000 fc30 	bl	8006e4c <__pow5mult>
 80065ec:	9b06      	ldr	r3, [sp, #24]
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	4606      	mov	r6, r0
 80065f2:	f340 8081 	ble.w	80066f8 <_dtoa_r+0x8c8>
 80065f6:	f04f 0800 	mov.w	r8, #0
 80065fa:	6933      	ldr	r3, [r6, #16]
 80065fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006600:	6918      	ldr	r0, [r3, #16]
 8006602:	f000 fb13 	bl	8006c2c <__hi0bits>
 8006606:	f1c0 0020 	rsb	r0, r0, #32
 800660a:	9b05      	ldr	r3, [sp, #20]
 800660c:	4418      	add	r0, r3
 800660e:	f010 001f 	ands.w	r0, r0, #31
 8006612:	f000 8092 	beq.w	800673a <_dtoa_r+0x90a>
 8006616:	f1c0 0320 	rsb	r3, r0, #32
 800661a:	2b04      	cmp	r3, #4
 800661c:	f340 808a 	ble.w	8006734 <_dtoa_r+0x904>
 8006620:	f1c0 001c 	rsb	r0, r0, #28
 8006624:	9b04      	ldr	r3, [sp, #16]
 8006626:	4403      	add	r3, r0
 8006628:	9304      	str	r3, [sp, #16]
 800662a:	9b05      	ldr	r3, [sp, #20]
 800662c:	4403      	add	r3, r0
 800662e:	4405      	add	r5, r0
 8006630:	9305      	str	r3, [sp, #20]
 8006632:	9b04      	ldr	r3, [sp, #16]
 8006634:	2b00      	cmp	r3, #0
 8006636:	dd07      	ble.n	8006648 <_dtoa_r+0x818>
 8006638:	ee18 1a10 	vmov	r1, s16
 800663c:	461a      	mov	r2, r3
 800663e:	4620      	mov	r0, r4
 8006640:	f000 fc5e 	bl	8006f00 <__lshift>
 8006644:	ee08 0a10 	vmov	s16, r0
 8006648:	9b05      	ldr	r3, [sp, #20]
 800664a:	2b00      	cmp	r3, #0
 800664c:	dd05      	ble.n	800665a <_dtoa_r+0x82a>
 800664e:	4631      	mov	r1, r6
 8006650:	461a      	mov	r2, r3
 8006652:	4620      	mov	r0, r4
 8006654:	f000 fc54 	bl	8006f00 <__lshift>
 8006658:	4606      	mov	r6, r0
 800665a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800665c:	2b00      	cmp	r3, #0
 800665e:	d06e      	beq.n	800673e <_dtoa_r+0x90e>
 8006660:	ee18 0a10 	vmov	r0, s16
 8006664:	4631      	mov	r1, r6
 8006666:	f000 fcbb 	bl	8006fe0 <__mcmp>
 800666a:	2800      	cmp	r0, #0
 800666c:	da67      	bge.n	800673e <_dtoa_r+0x90e>
 800666e:	9b00      	ldr	r3, [sp, #0]
 8006670:	3b01      	subs	r3, #1
 8006672:	ee18 1a10 	vmov	r1, s16
 8006676:	9300      	str	r3, [sp, #0]
 8006678:	220a      	movs	r2, #10
 800667a:	2300      	movs	r3, #0
 800667c:	4620      	mov	r0, r4
 800667e:	f000 fa8f 	bl	8006ba0 <__multadd>
 8006682:	9b08      	ldr	r3, [sp, #32]
 8006684:	ee08 0a10 	vmov	s16, r0
 8006688:	2b00      	cmp	r3, #0
 800668a:	f000 81b1 	beq.w	80069f0 <_dtoa_r+0xbc0>
 800668e:	2300      	movs	r3, #0
 8006690:	4639      	mov	r1, r7
 8006692:	220a      	movs	r2, #10
 8006694:	4620      	mov	r0, r4
 8006696:	f000 fa83 	bl	8006ba0 <__multadd>
 800669a:	9b02      	ldr	r3, [sp, #8]
 800669c:	2b00      	cmp	r3, #0
 800669e:	4607      	mov	r7, r0
 80066a0:	f300 808e 	bgt.w	80067c0 <_dtoa_r+0x990>
 80066a4:	9b06      	ldr	r3, [sp, #24]
 80066a6:	2b02      	cmp	r3, #2
 80066a8:	dc51      	bgt.n	800674e <_dtoa_r+0x91e>
 80066aa:	e089      	b.n	80067c0 <_dtoa_r+0x990>
 80066ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80066ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80066b2:	e74b      	b.n	800654c <_dtoa_r+0x71c>
 80066b4:	9b03      	ldr	r3, [sp, #12]
 80066b6:	1e5e      	subs	r6, r3, #1
 80066b8:	9b07      	ldr	r3, [sp, #28]
 80066ba:	42b3      	cmp	r3, r6
 80066bc:	bfbf      	itttt	lt
 80066be:	9b07      	ldrlt	r3, [sp, #28]
 80066c0:	9607      	strlt	r6, [sp, #28]
 80066c2:	1af2      	sublt	r2, r6, r3
 80066c4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80066c6:	bfb6      	itet	lt
 80066c8:	189b      	addlt	r3, r3, r2
 80066ca:	1b9e      	subge	r6, r3, r6
 80066cc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80066ce:	9b03      	ldr	r3, [sp, #12]
 80066d0:	bfb8      	it	lt
 80066d2:	2600      	movlt	r6, #0
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	bfb7      	itett	lt
 80066d8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80066dc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80066e0:	1a9d      	sublt	r5, r3, r2
 80066e2:	2300      	movlt	r3, #0
 80066e4:	e734      	b.n	8006550 <_dtoa_r+0x720>
 80066e6:	9e07      	ldr	r6, [sp, #28]
 80066e8:	9d04      	ldr	r5, [sp, #16]
 80066ea:	9f08      	ldr	r7, [sp, #32]
 80066ec:	e73b      	b.n	8006566 <_dtoa_r+0x736>
 80066ee:	9a07      	ldr	r2, [sp, #28]
 80066f0:	e767      	b.n	80065c2 <_dtoa_r+0x792>
 80066f2:	9b06      	ldr	r3, [sp, #24]
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	dc18      	bgt.n	800672a <_dtoa_r+0x8fa>
 80066f8:	f1ba 0f00 	cmp.w	sl, #0
 80066fc:	d115      	bne.n	800672a <_dtoa_r+0x8fa>
 80066fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006702:	b993      	cbnz	r3, 800672a <_dtoa_r+0x8fa>
 8006704:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006708:	0d1b      	lsrs	r3, r3, #20
 800670a:	051b      	lsls	r3, r3, #20
 800670c:	b183      	cbz	r3, 8006730 <_dtoa_r+0x900>
 800670e:	9b04      	ldr	r3, [sp, #16]
 8006710:	3301      	adds	r3, #1
 8006712:	9304      	str	r3, [sp, #16]
 8006714:	9b05      	ldr	r3, [sp, #20]
 8006716:	3301      	adds	r3, #1
 8006718:	9305      	str	r3, [sp, #20]
 800671a:	f04f 0801 	mov.w	r8, #1
 800671e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006720:	2b00      	cmp	r3, #0
 8006722:	f47f af6a 	bne.w	80065fa <_dtoa_r+0x7ca>
 8006726:	2001      	movs	r0, #1
 8006728:	e76f      	b.n	800660a <_dtoa_r+0x7da>
 800672a:	f04f 0800 	mov.w	r8, #0
 800672e:	e7f6      	b.n	800671e <_dtoa_r+0x8ee>
 8006730:	4698      	mov	r8, r3
 8006732:	e7f4      	b.n	800671e <_dtoa_r+0x8ee>
 8006734:	f43f af7d 	beq.w	8006632 <_dtoa_r+0x802>
 8006738:	4618      	mov	r0, r3
 800673a:	301c      	adds	r0, #28
 800673c:	e772      	b.n	8006624 <_dtoa_r+0x7f4>
 800673e:	9b03      	ldr	r3, [sp, #12]
 8006740:	2b00      	cmp	r3, #0
 8006742:	dc37      	bgt.n	80067b4 <_dtoa_r+0x984>
 8006744:	9b06      	ldr	r3, [sp, #24]
 8006746:	2b02      	cmp	r3, #2
 8006748:	dd34      	ble.n	80067b4 <_dtoa_r+0x984>
 800674a:	9b03      	ldr	r3, [sp, #12]
 800674c:	9302      	str	r3, [sp, #8]
 800674e:	9b02      	ldr	r3, [sp, #8]
 8006750:	b96b      	cbnz	r3, 800676e <_dtoa_r+0x93e>
 8006752:	4631      	mov	r1, r6
 8006754:	2205      	movs	r2, #5
 8006756:	4620      	mov	r0, r4
 8006758:	f000 fa22 	bl	8006ba0 <__multadd>
 800675c:	4601      	mov	r1, r0
 800675e:	4606      	mov	r6, r0
 8006760:	ee18 0a10 	vmov	r0, s16
 8006764:	f000 fc3c 	bl	8006fe0 <__mcmp>
 8006768:	2800      	cmp	r0, #0
 800676a:	f73f adbb 	bgt.w	80062e4 <_dtoa_r+0x4b4>
 800676e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006770:	9d01      	ldr	r5, [sp, #4]
 8006772:	43db      	mvns	r3, r3
 8006774:	9300      	str	r3, [sp, #0]
 8006776:	f04f 0800 	mov.w	r8, #0
 800677a:	4631      	mov	r1, r6
 800677c:	4620      	mov	r0, r4
 800677e:	f000 f9ed 	bl	8006b5c <_Bfree>
 8006782:	2f00      	cmp	r7, #0
 8006784:	f43f aea4 	beq.w	80064d0 <_dtoa_r+0x6a0>
 8006788:	f1b8 0f00 	cmp.w	r8, #0
 800678c:	d005      	beq.n	800679a <_dtoa_r+0x96a>
 800678e:	45b8      	cmp	r8, r7
 8006790:	d003      	beq.n	800679a <_dtoa_r+0x96a>
 8006792:	4641      	mov	r1, r8
 8006794:	4620      	mov	r0, r4
 8006796:	f000 f9e1 	bl	8006b5c <_Bfree>
 800679a:	4639      	mov	r1, r7
 800679c:	4620      	mov	r0, r4
 800679e:	f000 f9dd 	bl	8006b5c <_Bfree>
 80067a2:	e695      	b.n	80064d0 <_dtoa_r+0x6a0>
 80067a4:	2600      	movs	r6, #0
 80067a6:	4637      	mov	r7, r6
 80067a8:	e7e1      	b.n	800676e <_dtoa_r+0x93e>
 80067aa:	9700      	str	r7, [sp, #0]
 80067ac:	4637      	mov	r7, r6
 80067ae:	e599      	b.n	80062e4 <_dtoa_r+0x4b4>
 80067b0:	40240000 	.word	0x40240000
 80067b4:	9b08      	ldr	r3, [sp, #32]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	f000 80ca 	beq.w	8006950 <_dtoa_r+0xb20>
 80067bc:	9b03      	ldr	r3, [sp, #12]
 80067be:	9302      	str	r3, [sp, #8]
 80067c0:	2d00      	cmp	r5, #0
 80067c2:	dd05      	ble.n	80067d0 <_dtoa_r+0x9a0>
 80067c4:	4639      	mov	r1, r7
 80067c6:	462a      	mov	r2, r5
 80067c8:	4620      	mov	r0, r4
 80067ca:	f000 fb99 	bl	8006f00 <__lshift>
 80067ce:	4607      	mov	r7, r0
 80067d0:	f1b8 0f00 	cmp.w	r8, #0
 80067d4:	d05b      	beq.n	800688e <_dtoa_r+0xa5e>
 80067d6:	6879      	ldr	r1, [r7, #4]
 80067d8:	4620      	mov	r0, r4
 80067da:	f000 f97f 	bl	8006adc <_Balloc>
 80067de:	4605      	mov	r5, r0
 80067e0:	b928      	cbnz	r0, 80067ee <_dtoa_r+0x9be>
 80067e2:	4b87      	ldr	r3, [pc, #540]	; (8006a00 <_dtoa_r+0xbd0>)
 80067e4:	4602      	mov	r2, r0
 80067e6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80067ea:	f7ff bb3b 	b.w	8005e64 <_dtoa_r+0x34>
 80067ee:	693a      	ldr	r2, [r7, #16]
 80067f0:	3202      	adds	r2, #2
 80067f2:	0092      	lsls	r2, r2, #2
 80067f4:	f107 010c 	add.w	r1, r7, #12
 80067f8:	300c      	adds	r0, #12
 80067fa:	f7fe fbc1 	bl	8004f80 <memcpy>
 80067fe:	2201      	movs	r2, #1
 8006800:	4629      	mov	r1, r5
 8006802:	4620      	mov	r0, r4
 8006804:	f000 fb7c 	bl	8006f00 <__lshift>
 8006808:	9b01      	ldr	r3, [sp, #4]
 800680a:	f103 0901 	add.w	r9, r3, #1
 800680e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006812:	4413      	add	r3, r2
 8006814:	9305      	str	r3, [sp, #20]
 8006816:	f00a 0301 	and.w	r3, sl, #1
 800681a:	46b8      	mov	r8, r7
 800681c:	9304      	str	r3, [sp, #16]
 800681e:	4607      	mov	r7, r0
 8006820:	4631      	mov	r1, r6
 8006822:	ee18 0a10 	vmov	r0, s16
 8006826:	f7ff fa77 	bl	8005d18 <quorem>
 800682a:	4641      	mov	r1, r8
 800682c:	9002      	str	r0, [sp, #8]
 800682e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006832:	ee18 0a10 	vmov	r0, s16
 8006836:	f000 fbd3 	bl	8006fe0 <__mcmp>
 800683a:	463a      	mov	r2, r7
 800683c:	9003      	str	r0, [sp, #12]
 800683e:	4631      	mov	r1, r6
 8006840:	4620      	mov	r0, r4
 8006842:	f000 fbe9 	bl	8007018 <__mdiff>
 8006846:	68c2      	ldr	r2, [r0, #12]
 8006848:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800684c:	4605      	mov	r5, r0
 800684e:	bb02      	cbnz	r2, 8006892 <_dtoa_r+0xa62>
 8006850:	4601      	mov	r1, r0
 8006852:	ee18 0a10 	vmov	r0, s16
 8006856:	f000 fbc3 	bl	8006fe0 <__mcmp>
 800685a:	4602      	mov	r2, r0
 800685c:	4629      	mov	r1, r5
 800685e:	4620      	mov	r0, r4
 8006860:	9207      	str	r2, [sp, #28]
 8006862:	f000 f97b 	bl	8006b5c <_Bfree>
 8006866:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800686a:	ea43 0102 	orr.w	r1, r3, r2
 800686e:	9b04      	ldr	r3, [sp, #16]
 8006870:	430b      	orrs	r3, r1
 8006872:	464d      	mov	r5, r9
 8006874:	d10f      	bne.n	8006896 <_dtoa_r+0xa66>
 8006876:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800687a:	d02a      	beq.n	80068d2 <_dtoa_r+0xaa2>
 800687c:	9b03      	ldr	r3, [sp, #12]
 800687e:	2b00      	cmp	r3, #0
 8006880:	dd02      	ble.n	8006888 <_dtoa_r+0xa58>
 8006882:	9b02      	ldr	r3, [sp, #8]
 8006884:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006888:	f88b a000 	strb.w	sl, [fp]
 800688c:	e775      	b.n	800677a <_dtoa_r+0x94a>
 800688e:	4638      	mov	r0, r7
 8006890:	e7ba      	b.n	8006808 <_dtoa_r+0x9d8>
 8006892:	2201      	movs	r2, #1
 8006894:	e7e2      	b.n	800685c <_dtoa_r+0xa2c>
 8006896:	9b03      	ldr	r3, [sp, #12]
 8006898:	2b00      	cmp	r3, #0
 800689a:	db04      	blt.n	80068a6 <_dtoa_r+0xa76>
 800689c:	9906      	ldr	r1, [sp, #24]
 800689e:	430b      	orrs	r3, r1
 80068a0:	9904      	ldr	r1, [sp, #16]
 80068a2:	430b      	orrs	r3, r1
 80068a4:	d122      	bne.n	80068ec <_dtoa_r+0xabc>
 80068a6:	2a00      	cmp	r2, #0
 80068a8:	ddee      	ble.n	8006888 <_dtoa_r+0xa58>
 80068aa:	ee18 1a10 	vmov	r1, s16
 80068ae:	2201      	movs	r2, #1
 80068b0:	4620      	mov	r0, r4
 80068b2:	f000 fb25 	bl	8006f00 <__lshift>
 80068b6:	4631      	mov	r1, r6
 80068b8:	ee08 0a10 	vmov	s16, r0
 80068bc:	f000 fb90 	bl	8006fe0 <__mcmp>
 80068c0:	2800      	cmp	r0, #0
 80068c2:	dc03      	bgt.n	80068cc <_dtoa_r+0xa9c>
 80068c4:	d1e0      	bne.n	8006888 <_dtoa_r+0xa58>
 80068c6:	f01a 0f01 	tst.w	sl, #1
 80068ca:	d0dd      	beq.n	8006888 <_dtoa_r+0xa58>
 80068cc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80068d0:	d1d7      	bne.n	8006882 <_dtoa_r+0xa52>
 80068d2:	2339      	movs	r3, #57	; 0x39
 80068d4:	f88b 3000 	strb.w	r3, [fp]
 80068d8:	462b      	mov	r3, r5
 80068da:	461d      	mov	r5, r3
 80068dc:	3b01      	subs	r3, #1
 80068de:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80068e2:	2a39      	cmp	r2, #57	; 0x39
 80068e4:	d071      	beq.n	80069ca <_dtoa_r+0xb9a>
 80068e6:	3201      	adds	r2, #1
 80068e8:	701a      	strb	r2, [r3, #0]
 80068ea:	e746      	b.n	800677a <_dtoa_r+0x94a>
 80068ec:	2a00      	cmp	r2, #0
 80068ee:	dd07      	ble.n	8006900 <_dtoa_r+0xad0>
 80068f0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80068f4:	d0ed      	beq.n	80068d2 <_dtoa_r+0xaa2>
 80068f6:	f10a 0301 	add.w	r3, sl, #1
 80068fa:	f88b 3000 	strb.w	r3, [fp]
 80068fe:	e73c      	b.n	800677a <_dtoa_r+0x94a>
 8006900:	9b05      	ldr	r3, [sp, #20]
 8006902:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006906:	4599      	cmp	r9, r3
 8006908:	d047      	beq.n	800699a <_dtoa_r+0xb6a>
 800690a:	ee18 1a10 	vmov	r1, s16
 800690e:	2300      	movs	r3, #0
 8006910:	220a      	movs	r2, #10
 8006912:	4620      	mov	r0, r4
 8006914:	f000 f944 	bl	8006ba0 <__multadd>
 8006918:	45b8      	cmp	r8, r7
 800691a:	ee08 0a10 	vmov	s16, r0
 800691e:	f04f 0300 	mov.w	r3, #0
 8006922:	f04f 020a 	mov.w	r2, #10
 8006926:	4641      	mov	r1, r8
 8006928:	4620      	mov	r0, r4
 800692a:	d106      	bne.n	800693a <_dtoa_r+0xb0a>
 800692c:	f000 f938 	bl	8006ba0 <__multadd>
 8006930:	4680      	mov	r8, r0
 8006932:	4607      	mov	r7, r0
 8006934:	f109 0901 	add.w	r9, r9, #1
 8006938:	e772      	b.n	8006820 <_dtoa_r+0x9f0>
 800693a:	f000 f931 	bl	8006ba0 <__multadd>
 800693e:	4639      	mov	r1, r7
 8006940:	4680      	mov	r8, r0
 8006942:	2300      	movs	r3, #0
 8006944:	220a      	movs	r2, #10
 8006946:	4620      	mov	r0, r4
 8006948:	f000 f92a 	bl	8006ba0 <__multadd>
 800694c:	4607      	mov	r7, r0
 800694e:	e7f1      	b.n	8006934 <_dtoa_r+0xb04>
 8006950:	9b03      	ldr	r3, [sp, #12]
 8006952:	9302      	str	r3, [sp, #8]
 8006954:	9d01      	ldr	r5, [sp, #4]
 8006956:	ee18 0a10 	vmov	r0, s16
 800695a:	4631      	mov	r1, r6
 800695c:	f7ff f9dc 	bl	8005d18 <quorem>
 8006960:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006964:	9b01      	ldr	r3, [sp, #4]
 8006966:	f805 ab01 	strb.w	sl, [r5], #1
 800696a:	1aea      	subs	r2, r5, r3
 800696c:	9b02      	ldr	r3, [sp, #8]
 800696e:	4293      	cmp	r3, r2
 8006970:	dd09      	ble.n	8006986 <_dtoa_r+0xb56>
 8006972:	ee18 1a10 	vmov	r1, s16
 8006976:	2300      	movs	r3, #0
 8006978:	220a      	movs	r2, #10
 800697a:	4620      	mov	r0, r4
 800697c:	f000 f910 	bl	8006ba0 <__multadd>
 8006980:	ee08 0a10 	vmov	s16, r0
 8006984:	e7e7      	b.n	8006956 <_dtoa_r+0xb26>
 8006986:	9b02      	ldr	r3, [sp, #8]
 8006988:	2b00      	cmp	r3, #0
 800698a:	bfc8      	it	gt
 800698c:	461d      	movgt	r5, r3
 800698e:	9b01      	ldr	r3, [sp, #4]
 8006990:	bfd8      	it	le
 8006992:	2501      	movle	r5, #1
 8006994:	441d      	add	r5, r3
 8006996:	f04f 0800 	mov.w	r8, #0
 800699a:	ee18 1a10 	vmov	r1, s16
 800699e:	2201      	movs	r2, #1
 80069a0:	4620      	mov	r0, r4
 80069a2:	f000 faad 	bl	8006f00 <__lshift>
 80069a6:	4631      	mov	r1, r6
 80069a8:	ee08 0a10 	vmov	s16, r0
 80069ac:	f000 fb18 	bl	8006fe0 <__mcmp>
 80069b0:	2800      	cmp	r0, #0
 80069b2:	dc91      	bgt.n	80068d8 <_dtoa_r+0xaa8>
 80069b4:	d102      	bne.n	80069bc <_dtoa_r+0xb8c>
 80069b6:	f01a 0f01 	tst.w	sl, #1
 80069ba:	d18d      	bne.n	80068d8 <_dtoa_r+0xaa8>
 80069bc:	462b      	mov	r3, r5
 80069be:	461d      	mov	r5, r3
 80069c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80069c4:	2a30      	cmp	r2, #48	; 0x30
 80069c6:	d0fa      	beq.n	80069be <_dtoa_r+0xb8e>
 80069c8:	e6d7      	b.n	800677a <_dtoa_r+0x94a>
 80069ca:	9a01      	ldr	r2, [sp, #4]
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d184      	bne.n	80068da <_dtoa_r+0xaaa>
 80069d0:	9b00      	ldr	r3, [sp, #0]
 80069d2:	3301      	adds	r3, #1
 80069d4:	9300      	str	r3, [sp, #0]
 80069d6:	2331      	movs	r3, #49	; 0x31
 80069d8:	7013      	strb	r3, [r2, #0]
 80069da:	e6ce      	b.n	800677a <_dtoa_r+0x94a>
 80069dc:	4b09      	ldr	r3, [pc, #36]	; (8006a04 <_dtoa_r+0xbd4>)
 80069de:	f7ff ba95 	b.w	8005f0c <_dtoa_r+0xdc>
 80069e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	f47f aa6e 	bne.w	8005ec6 <_dtoa_r+0x96>
 80069ea:	4b07      	ldr	r3, [pc, #28]	; (8006a08 <_dtoa_r+0xbd8>)
 80069ec:	f7ff ba8e 	b.w	8005f0c <_dtoa_r+0xdc>
 80069f0:	9b02      	ldr	r3, [sp, #8]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	dcae      	bgt.n	8006954 <_dtoa_r+0xb24>
 80069f6:	9b06      	ldr	r3, [sp, #24]
 80069f8:	2b02      	cmp	r3, #2
 80069fa:	f73f aea8 	bgt.w	800674e <_dtoa_r+0x91e>
 80069fe:	e7a9      	b.n	8006954 <_dtoa_r+0xb24>
 8006a00:	08007b34 	.word	0x08007b34
 8006a04:	08007954 	.word	0x08007954
 8006a08:	08007ab5 	.word	0x08007ab5

08006a0c <fiprintf>:
 8006a0c:	b40e      	push	{r1, r2, r3}
 8006a0e:	b503      	push	{r0, r1, lr}
 8006a10:	4601      	mov	r1, r0
 8006a12:	ab03      	add	r3, sp, #12
 8006a14:	4805      	ldr	r0, [pc, #20]	; (8006a2c <fiprintf+0x20>)
 8006a16:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a1a:	6800      	ldr	r0, [r0, #0]
 8006a1c:	9301      	str	r3, [sp, #4]
 8006a1e:	f000 fc21 	bl	8007264 <_vfiprintf_r>
 8006a22:	b002      	add	sp, #8
 8006a24:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a28:	b003      	add	sp, #12
 8006a2a:	4770      	bx	lr
 8006a2c:	20000014 	.word	0x20000014

08006a30 <_fstat_r>:
 8006a30:	b538      	push	{r3, r4, r5, lr}
 8006a32:	4d07      	ldr	r5, [pc, #28]	; (8006a50 <_fstat_r+0x20>)
 8006a34:	2300      	movs	r3, #0
 8006a36:	4604      	mov	r4, r0
 8006a38:	4608      	mov	r0, r1
 8006a3a:	4611      	mov	r1, r2
 8006a3c:	602b      	str	r3, [r5, #0]
 8006a3e:	f7fa fcd1 	bl	80013e4 <_fstat>
 8006a42:	1c43      	adds	r3, r0, #1
 8006a44:	d102      	bne.n	8006a4c <_fstat_r+0x1c>
 8006a46:	682b      	ldr	r3, [r5, #0]
 8006a48:	b103      	cbz	r3, 8006a4c <_fstat_r+0x1c>
 8006a4a:	6023      	str	r3, [r4, #0]
 8006a4c:	bd38      	pop	{r3, r4, r5, pc}
 8006a4e:	bf00      	nop
 8006a50:	200002cc 	.word	0x200002cc

08006a54 <_isatty_r>:
 8006a54:	b538      	push	{r3, r4, r5, lr}
 8006a56:	4d06      	ldr	r5, [pc, #24]	; (8006a70 <_isatty_r+0x1c>)
 8006a58:	2300      	movs	r3, #0
 8006a5a:	4604      	mov	r4, r0
 8006a5c:	4608      	mov	r0, r1
 8006a5e:	602b      	str	r3, [r5, #0]
 8006a60:	f7fa fcd0 	bl	8001404 <_isatty>
 8006a64:	1c43      	adds	r3, r0, #1
 8006a66:	d102      	bne.n	8006a6e <_isatty_r+0x1a>
 8006a68:	682b      	ldr	r3, [r5, #0]
 8006a6a:	b103      	cbz	r3, 8006a6e <_isatty_r+0x1a>
 8006a6c:	6023      	str	r3, [r4, #0]
 8006a6e:	bd38      	pop	{r3, r4, r5, pc}
 8006a70:	200002cc 	.word	0x200002cc

08006a74 <_localeconv_r>:
 8006a74:	4800      	ldr	r0, [pc, #0]	; (8006a78 <_localeconv_r+0x4>)
 8006a76:	4770      	bx	lr
 8006a78:	20000168 	.word	0x20000168

08006a7c <_lseek_r>:
 8006a7c:	b538      	push	{r3, r4, r5, lr}
 8006a7e:	4d07      	ldr	r5, [pc, #28]	; (8006a9c <_lseek_r+0x20>)
 8006a80:	4604      	mov	r4, r0
 8006a82:	4608      	mov	r0, r1
 8006a84:	4611      	mov	r1, r2
 8006a86:	2200      	movs	r2, #0
 8006a88:	602a      	str	r2, [r5, #0]
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	f7fa fcc5 	bl	800141a <_lseek>
 8006a90:	1c43      	adds	r3, r0, #1
 8006a92:	d102      	bne.n	8006a9a <_lseek_r+0x1e>
 8006a94:	682b      	ldr	r3, [r5, #0]
 8006a96:	b103      	cbz	r3, 8006a9a <_lseek_r+0x1e>
 8006a98:	6023      	str	r3, [r4, #0]
 8006a9a:	bd38      	pop	{r3, r4, r5, pc}
 8006a9c:	200002cc 	.word	0x200002cc

08006aa0 <__ascii_mbtowc>:
 8006aa0:	b082      	sub	sp, #8
 8006aa2:	b901      	cbnz	r1, 8006aa6 <__ascii_mbtowc+0x6>
 8006aa4:	a901      	add	r1, sp, #4
 8006aa6:	b142      	cbz	r2, 8006aba <__ascii_mbtowc+0x1a>
 8006aa8:	b14b      	cbz	r3, 8006abe <__ascii_mbtowc+0x1e>
 8006aaa:	7813      	ldrb	r3, [r2, #0]
 8006aac:	600b      	str	r3, [r1, #0]
 8006aae:	7812      	ldrb	r2, [r2, #0]
 8006ab0:	1e10      	subs	r0, r2, #0
 8006ab2:	bf18      	it	ne
 8006ab4:	2001      	movne	r0, #1
 8006ab6:	b002      	add	sp, #8
 8006ab8:	4770      	bx	lr
 8006aba:	4610      	mov	r0, r2
 8006abc:	e7fb      	b.n	8006ab6 <__ascii_mbtowc+0x16>
 8006abe:	f06f 0001 	mvn.w	r0, #1
 8006ac2:	e7f8      	b.n	8006ab6 <__ascii_mbtowc+0x16>

08006ac4 <__malloc_lock>:
 8006ac4:	4801      	ldr	r0, [pc, #4]	; (8006acc <__malloc_lock+0x8>)
 8006ac6:	f7fe b9e4 	b.w	8004e92 <__retarget_lock_acquire_recursive>
 8006aca:	bf00      	nop
 8006acc:	200002c0 	.word	0x200002c0

08006ad0 <__malloc_unlock>:
 8006ad0:	4801      	ldr	r0, [pc, #4]	; (8006ad8 <__malloc_unlock+0x8>)
 8006ad2:	f7fe b9df 	b.w	8004e94 <__retarget_lock_release_recursive>
 8006ad6:	bf00      	nop
 8006ad8:	200002c0 	.word	0x200002c0

08006adc <_Balloc>:
 8006adc:	b570      	push	{r4, r5, r6, lr}
 8006ade:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006ae0:	4604      	mov	r4, r0
 8006ae2:	460d      	mov	r5, r1
 8006ae4:	b976      	cbnz	r6, 8006b04 <_Balloc+0x28>
 8006ae6:	2010      	movs	r0, #16
 8006ae8:	f7fe fa3a 	bl	8004f60 <malloc>
 8006aec:	4602      	mov	r2, r0
 8006aee:	6260      	str	r0, [r4, #36]	; 0x24
 8006af0:	b920      	cbnz	r0, 8006afc <_Balloc+0x20>
 8006af2:	4b18      	ldr	r3, [pc, #96]	; (8006b54 <_Balloc+0x78>)
 8006af4:	4818      	ldr	r0, [pc, #96]	; (8006b58 <_Balloc+0x7c>)
 8006af6:	2166      	movs	r1, #102	; 0x66
 8006af8:	f7ff f8e0 	bl	8005cbc <__assert_func>
 8006afc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b00:	6006      	str	r6, [r0, #0]
 8006b02:	60c6      	str	r6, [r0, #12]
 8006b04:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006b06:	68f3      	ldr	r3, [r6, #12]
 8006b08:	b183      	cbz	r3, 8006b2c <_Balloc+0x50>
 8006b0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b0c:	68db      	ldr	r3, [r3, #12]
 8006b0e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006b12:	b9b8      	cbnz	r0, 8006b44 <_Balloc+0x68>
 8006b14:	2101      	movs	r1, #1
 8006b16:	fa01 f605 	lsl.w	r6, r1, r5
 8006b1a:	1d72      	adds	r2, r6, #5
 8006b1c:	0092      	lsls	r2, r2, #2
 8006b1e:	4620      	mov	r0, r4
 8006b20:	f000 fb60 	bl	80071e4 <_calloc_r>
 8006b24:	b160      	cbz	r0, 8006b40 <_Balloc+0x64>
 8006b26:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006b2a:	e00e      	b.n	8006b4a <_Balloc+0x6e>
 8006b2c:	2221      	movs	r2, #33	; 0x21
 8006b2e:	2104      	movs	r1, #4
 8006b30:	4620      	mov	r0, r4
 8006b32:	f000 fb57 	bl	80071e4 <_calloc_r>
 8006b36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b38:	60f0      	str	r0, [r6, #12]
 8006b3a:	68db      	ldr	r3, [r3, #12]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d1e4      	bne.n	8006b0a <_Balloc+0x2e>
 8006b40:	2000      	movs	r0, #0
 8006b42:	bd70      	pop	{r4, r5, r6, pc}
 8006b44:	6802      	ldr	r2, [r0, #0]
 8006b46:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006b50:	e7f7      	b.n	8006b42 <_Balloc+0x66>
 8006b52:	bf00      	nop
 8006b54:	08007ac2 	.word	0x08007ac2
 8006b58:	08007b4f 	.word	0x08007b4f

08006b5c <_Bfree>:
 8006b5c:	b570      	push	{r4, r5, r6, lr}
 8006b5e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006b60:	4605      	mov	r5, r0
 8006b62:	460c      	mov	r4, r1
 8006b64:	b976      	cbnz	r6, 8006b84 <_Bfree+0x28>
 8006b66:	2010      	movs	r0, #16
 8006b68:	f7fe f9fa 	bl	8004f60 <malloc>
 8006b6c:	4602      	mov	r2, r0
 8006b6e:	6268      	str	r0, [r5, #36]	; 0x24
 8006b70:	b920      	cbnz	r0, 8006b7c <_Bfree+0x20>
 8006b72:	4b09      	ldr	r3, [pc, #36]	; (8006b98 <_Bfree+0x3c>)
 8006b74:	4809      	ldr	r0, [pc, #36]	; (8006b9c <_Bfree+0x40>)
 8006b76:	218a      	movs	r1, #138	; 0x8a
 8006b78:	f7ff f8a0 	bl	8005cbc <__assert_func>
 8006b7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b80:	6006      	str	r6, [r0, #0]
 8006b82:	60c6      	str	r6, [r0, #12]
 8006b84:	b13c      	cbz	r4, 8006b96 <_Bfree+0x3a>
 8006b86:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006b88:	6862      	ldr	r2, [r4, #4]
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006b90:	6021      	str	r1, [r4, #0]
 8006b92:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006b96:	bd70      	pop	{r4, r5, r6, pc}
 8006b98:	08007ac2 	.word	0x08007ac2
 8006b9c:	08007b4f 	.word	0x08007b4f

08006ba0 <__multadd>:
 8006ba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ba4:	690d      	ldr	r5, [r1, #16]
 8006ba6:	4607      	mov	r7, r0
 8006ba8:	460c      	mov	r4, r1
 8006baa:	461e      	mov	r6, r3
 8006bac:	f101 0c14 	add.w	ip, r1, #20
 8006bb0:	2000      	movs	r0, #0
 8006bb2:	f8dc 3000 	ldr.w	r3, [ip]
 8006bb6:	b299      	uxth	r1, r3
 8006bb8:	fb02 6101 	mla	r1, r2, r1, r6
 8006bbc:	0c1e      	lsrs	r6, r3, #16
 8006bbe:	0c0b      	lsrs	r3, r1, #16
 8006bc0:	fb02 3306 	mla	r3, r2, r6, r3
 8006bc4:	b289      	uxth	r1, r1
 8006bc6:	3001      	adds	r0, #1
 8006bc8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006bcc:	4285      	cmp	r5, r0
 8006bce:	f84c 1b04 	str.w	r1, [ip], #4
 8006bd2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006bd6:	dcec      	bgt.n	8006bb2 <__multadd+0x12>
 8006bd8:	b30e      	cbz	r6, 8006c1e <__multadd+0x7e>
 8006bda:	68a3      	ldr	r3, [r4, #8]
 8006bdc:	42ab      	cmp	r3, r5
 8006bde:	dc19      	bgt.n	8006c14 <__multadd+0x74>
 8006be0:	6861      	ldr	r1, [r4, #4]
 8006be2:	4638      	mov	r0, r7
 8006be4:	3101      	adds	r1, #1
 8006be6:	f7ff ff79 	bl	8006adc <_Balloc>
 8006bea:	4680      	mov	r8, r0
 8006bec:	b928      	cbnz	r0, 8006bfa <__multadd+0x5a>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	4b0c      	ldr	r3, [pc, #48]	; (8006c24 <__multadd+0x84>)
 8006bf2:	480d      	ldr	r0, [pc, #52]	; (8006c28 <__multadd+0x88>)
 8006bf4:	21b5      	movs	r1, #181	; 0xb5
 8006bf6:	f7ff f861 	bl	8005cbc <__assert_func>
 8006bfa:	6922      	ldr	r2, [r4, #16]
 8006bfc:	3202      	adds	r2, #2
 8006bfe:	f104 010c 	add.w	r1, r4, #12
 8006c02:	0092      	lsls	r2, r2, #2
 8006c04:	300c      	adds	r0, #12
 8006c06:	f7fe f9bb 	bl	8004f80 <memcpy>
 8006c0a:	4621      	mov	r1, r4
 8006c0c:	4638      	mov	r0, r7
 8006c0e:	f7ff ffa5 	bl	8006b5c <_Bfree>
 8006c12:	4644      	mov	r4, r8
 8006c14:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006c18:	3501      	adds	r5, #1
 8006c1a:	615e      	str	r6, [r3, #20]
 8006c1c:	6125      	str	r5, [r4, #16]
 8006c1e:	4620      	mov	r0, r4
 8006c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c24:	08007b34 	.word	0x08007b34
 8006c28:	08007b4f 	.word	0x08007b4f

08006c2c <__hi0bits>:
 8006c2c:	0c03      	lsrs	r3, r0, #16
 8006c2e:	041b      	lsls	r3, r3, #16
 8006c30:	b9d3      	cbnz	r3, 8006c68 <__hi0bits+0x3c>
 8006c32:	0400      	lsls	r0, r0, #16
 8006c34:	2310      	movs	r3, #16
 8006c36:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006c3a:	bf04      	itt	eq
 8006c3c:	0200      	lsleq	r0, r0, #8
 8006c3e:	3308      	addeq	r3, #8
 8006c40:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006c44:	bf04      	itt	eq
 8006c46:	0100      	lsleq	r0, r0, #4
 8006c48:	3304      	addeq	r3, #4
 8006c4a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006c4e:	bf04      	itt	eq
 8006c50:	0080      	lsleq	r0, r0, #2
 8006c52:	3302      	addeq	r3, #2
 8006c54:	2800      	cmp	r0, #0
 8006c56:	db05      	blt.n	8006c64 <__hi0bits+0x38>
 8006c58:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006c5c:	f103 0301 	add.w	r3, r3, #1
 8006c60:	bf08      	it	eq
 8006c62:	2320      	moveq	r3, #32
 8006c64:	4618      	mov	r0, r3
 8006c66:	4770      	bx	lr
 8006c68:	2300      	movs	r3, #0
 8006c6a:	e7e4      	b.n	8006c36 <__hi0bits+0xa>

08006c6c <__lo0bits>:
 8006c6c:	6803      	ldr	r3, [r0, #0]
 8006c6e:	f013 0207 	ands.w	r2, r3, #7
 8006c72:	4601      	mov	r1, r0
 8006c74:	d00b      	beq.n	8006c8e <__lo0bits+0x22>
 8006c76:	07da      	lsls	r2, r3, #31
 8006c78:	d423      	bmi.n	8006cc2 <__lo0bits+0x56>
 8006c7a:	0798      	lsls	r0, r3, #30
 8006c7c:	bf49      	itett	mi
 8006c7e:	085b      	lsrmi	r3, r3, #1
 8006c80:	089b      	lsrpl	r3, r3, #2
 8006c82:	2001      	movmi	r0, #1
 8006c84:	600b      	strmi	r3, [r1, #0]
 8006c86:	bf5c      	itt	pl
 8006c88:	600b      	strpl	r3, [r1, #0]
 8006c8a:	2002      	movpl	r0, #2
 8006c8c:	4770      	bx	lr
 8006c8e:	b298      	uxth	r0, r3
 8006c90:	b9a8      	cbnz	r0, 8006cbe <__lo0bits+0x52>
 8006c92:	0c1b      	lsrs	r3, r3, #16
 8006c94:	2010      	movs	r0, #16
 8006c96:	b2da      	uxtb	r2, r3
 8006c98:	b90a      	cbnz	r2, 8006c9e <__lo0bits+0x32>
 8006c9a:	3008      	adds	r0, #8
 8006c9c:	0a1b      	lsrs	r3, r3, #8
 8006c9e:	071a      	lsls	r2, r3, #28
 8006ca0:	bf04      	itt	eq
 8006ca2:	091b      	lsreq	r3, r3, #4
 8006ca4:	3004      	addeq	r0, #4
 8006ca6:	079a      	lsls	r2, r3, #30
 8006ca8:	bf04      	itt	eq
 8006caa:	089b      	lsreq	r3, r3, #2
 8006cac:	3002      	addeq	r0, #2
 8006cae:	07da      	lsls	r2, r3, #31
 8006cb0:	d403      	bmi.n	8006cba <__lo0bits+0x4e>
 8006cb2:	085b      	lsrs	r3, r3, #1
 8006cb4:	f100 0001 	add.w	r0, r0, #1
 8006cb8:	d005      	beq.n	8006cc6 <__lo0bits+0x5a>
 8006cba:	600b      	str	r3, [r1, #0]
 8006cbc:	4770      	bx	lr
 8006cbe:	4610      	mov	r0, r2
 8006cc0:	e7e9      	b.n	8006c96 <__lo0bits+0x2a>
 8006cc2:	2000      	movs	r0, #0
 8006cc4:	4770      	bx	lr
 8006cc6:	2020      	movs	r0, #32
 8006cc8:	4770      	bx	lr
	...

08006ccc <__i2b>:
 8006ccc:	b510      	push	{r4, lr}
 8006cce:	460c      	mov	r4, r1
 8006cd0:	2101      	movs	r1, #1
 8006cd2:	f7ff ff03 	bl	8006adc <_Balloc>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	b928      	cbnz	r0, 8006ce6 <__i2b+0x1a>
 8006cda:	4b05      	ldr	r3, [pc, #20]	; (8006cf0 <__i2b+0x24>)
 8006cdc:	4805      	ldr	r0, [pc, #20]	; (8006cf4 <__i2b+0x28>)
 8006cde:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006ce2:	f7fe ffeb 	bl	8005cbc <__assert_func>
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	6144      	str	r4, [r0, #20]
 8006cea:	6103      	str	r3, [r0, #16]
 8006cec:	bd10      	pop	{r4, pc}
 8006cee:	bf00      	nop
 8006cf0:	08007b34 	.word	0x08007b34
 8006cf4:	08007b4f 	.word	0x08007b4f

08006cf8 <__multiply>:
 8006cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cfc:	4691      	mov	r9, r2
 8006cfe:	690a      	ldr	r2, [r1, #16]
 8006d00:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006d04:	429a      	cmp	r2, r3
 8006d06:	bfb8      	it	lt
 8006d08:	460b      	movlt	r3, r1
 8006d0a:	460c      	mov	r4, r1
 8006d0c:	bfbc      	itt	lt
 8006d0e:	464c      	movlt	r4, r9
 8006d10:	4699      	movlt	r9, r3
 8006d12:	6927      	ldr	r7, [r4, #16]
 8006d14:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006d18:	68a3      	ldr	r3, [r4, #8]
 8006d1a:	6861      	ldr	r1, [r4, #4]
 8006d1c:	eb07 060a 	add.w	r6, r7, sl
 8006d20:	42b3      	cmp	r3, r6
 8006d22:	b085      	sub	sp, #20
 8006d24:	bfb8      	it	lt
 8006d26:	3101      	addlt	r1, #1
 8006d28:	f7ff fed8 	bl	8006adc <_Balloc>
 8006d2c:	b930      	cbnz	r0, 8006d3c <__multiply+0x44>
 8006d2e:	4602      	mov	r2, r0
 8006d30:	4b44      	ldr	r3, [pc, #272]	; (8006e44 <__multiply+0x14c>)
 8006d32:	4845      	ldr	r0, [pc, #276]	; (8006e48 <__multiply+0x150>)
 8006d34:	f240 115d 	movw	r1, #349	; 0x15d
 8006d38:	f7fe ffc0 	bl	8005cbc <__assert_func>
 8006d3c:	f100 0514 	add.w	r5, r0, #20
 8006d40:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006d44:	462b      	mov	r3, r5
 8006d46:	2200      	movs	r2, #0
 8006d48:	4543      	cmp	r3, r8
 8006d4a:	d321      	bcc.n	8006d90 <__multiply+0x98>
 8006d4c:	f104 0314 	add.w	r3, r4, #20
 8006d50:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006d54:	f109 0314 	add.w	r3, r9, #20
 8006d58:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006d5c:	9202      	str	r2, [sp, #8]
 8006d5e:	1b3a      	subs	r2, r7, r4
 8006d60:	3a15      	subs	r2, #21
 8006d62:	f022 0203 	bic.w	r2, r2, #3
 8006d66:	3204      	adds	r2, #4
 8006d68:	f104 0115 	add.w	r1, r4, #21
 8006d6c:	428f      	cmp	r7, r1
 8006d6e:	bf38      	it	cc
 8006d70:	2204      	movcc	r2, #4
 8006d72:	9201      	str	r2, [sp, #4]
 8006d74:	9a02      	ldr	r2, [sp, #8]
 8006d76:	9303      	str	r3, [sp, #12]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d80c      	bhi.n	8006d96 <__multiply+0x9e>
 8006d7c:	2e00      	cmp	r6, #0
 8006d7e:	dd03      	ble.n	8006d88 <__multiply+0x90>
 8006d80:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d05a      	beq.n	8006e3e <__multiply+0x146>
 8006d88:	6106      	str	r6, [r0, #16]
 8006d8a:	b005      	add	sp, #20
 8006d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d90:	f843 2b04 	str.w	r2, [r3], #4
 8006d94:	e7d8      	b.n	8006d48 <__multiply+0x50>
 8006d96:	f8b3 a000 	ldrh.w	sl, [r3]
 8006d9a:	f1ba 0f00 	cmp.w	sl, #0
 8006d9e:	d024      	beq.n	8006dea <__multiply+0xf2>
 8006da0:	f104 0e14 	add.w	lr, r4, #20
 8006da4:	46a9      	mov	r9, r5
 8006da6:	f04f 0c00 	mov.w	ip, #0
 8006daa:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006dae:	f8d9 1000 	ldr.w	r1, [r9]
 8006db2:	fa1f fb82 	uxth.w	fp, r2
 8006db6:	b289      	uxth	r1, r1
 8006db8:	fb0a 110b 	mla	r1, sl, fp, r1
 8006dbc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006dc0:	f8d9 2000 	ldr.w	r2, [r9]
 8006dc4:	4461      	add	r1, ip
 8006dc6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006dca:	fb0a c20b 	mla	r2, sl, fp, ip
 8006dce:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006dd2:	b289      	uxth	r1, r1
 8006dd4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006dd8:	4577      	cmp	r7, lr
 8006dda:	f849 1b04 	str.w	r1, [r9], #4
 8006dde:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006de2:	d8e2      	bhi.n	8006daa <__multiply+0xb2>
 8006de4:	9a01      	ldr	r2, [sp, #4]
 8006de6:	f845 c002 	str.w	ip, [r5, r2]
 8006dea:	9a03      	ldr	r2, [sp, #12]
 8006dec:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006df0:	3304      	adds	r3, #4
 8006df2:	f1b9 0f00 	cmp.w	r9, #0
 8006df6:	d020      	beq.n	8006e3a <__multiply+0x142>
 8006df8:	6829      	ldr	r1, [r5, #0]
 8006dfa:	f104 0c14 	add.w	ip, r4, #20
 8006dfe:	46ae      	mov	lr, r5
 8006e00:	f04f 0a00 	mov.w	sl, #0
 8006e04:	f8bc b000 	ldrh.w	fp, [ip]
 8006e08:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006e0c:	fb09 220b 	mla	r2, r9, fp, r2
 8006e10:	4492      	add	sl, r2
 8006e12:	b289      	uxth	r1, r1
 8006e14:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006e18:	f84e 1b04 	str.w	r1, [lr], #4
 8006e1c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006e20:	f8be 1000 	ldrh.w	r1, [lr]
 8006e24:	0c12      	lsrs	r2, r2, #16
 8006e26:	fb09 1102 	mla	r1, r9, r2, r1
 8006e2a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006e2e:	4567      	cmp	r7, ip
 8006e30:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006e34:	d8e6      	bhi.n	8006e04 <__multiply+0x10c>
 8006e36:	9a01      	ldr	r2, [sp, #4]
 8006e38:	50a9      	str	r1, [r5, r2]
 8006e3a:	3504      	adds	r5, #4
 8006e3c:	e79a      	b.n	8006d74 <__multiply+0x7c>
 8006e3e:	3e01      	subs	r6, #1
 8006e40:	e79c      	b.n	8006d7c <__multiply+0x84>
 8006e42:	bf00      	nop
 8006e44:	08007b34 	.word	0x08007b34
 8006e48:	08007b4f 	.word	0x08007b4f

08006e4c <__pow5mult>:
 8006e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e50:	4615      	mov	r5, r2
 8006e52:	f012 0203 	ands.w	r2, r2, #3
 8006e56:	4606      	mov	r6, r0
 8006e58:	460f      	mov	r7, r1
 8006e5a:	d007      	beq.n	8006e6c <__pow5mult+0x20>
 8006e5c:	4c25      	ldr	r4, [pc, #148]	; (8006ef4 <__pow5mult+0xa8>)
 8006e5e:	3a01      	subs	r2, #1
 8006e60:	2300      	movs	r3, #0
 8006e62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e66:	f7ff fe9b 	bl	8006ba0 <__multadd>
 8006e6a:	4607      	mov	r7, r0
 8006e6c:	10ad      	asrs	r5, r5, #2
 8006e6e:	d03d      	beq.n	8006eec <__pow5mult+0xa0>
 8006e70:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006e72:	b97c      	cbnz	r4, 8006e94 <__pow5mult+0x48>
 8006e74:	2010      	movs	r0, #16
 8006e76:	f7fe f873 	bl	8004f60 <malloc>
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	6270      	str	r0, [r6, #36]	; 0x24
 8006e7e:	b928      	cbnz	r0, 8006e8c <__pow5mult+0x40>
 8006e80:	4b1d      	ldr	r3, [pc, #116]	; (8006ef8 <__pow5mult+0xac>)
 8006e82:	481e      	ldr	r0, [pc, #120]	; (8006efc <__pow5mult+0xb0>)
 8006e84:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006e88:	f7fe ff18 	bl	8005cbc <__assert_func>
 8006e8c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e90:	6004      	str	r4, [r0, #0]
 8006e92:	60c4      	str	r4, [r0, #12]
 8006e94:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006e98:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006e9c:	b94c      	cbnz	r4, 8006eb2 <__pow5mult+0x66>
 8006e9e:	f240 2171 	movw	r1, #625	; 0x271
 8006ea2:	4630      	mov	r0, r6
 8006ea4:	f7ff ff12 	bl	8006ccc <__i2b>
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	f8c8 0008 	str.w	r0, [r8, #8]
 8006eae:	4604      	mov	r4, r0
 8006eb0:	6003      	str	r3, [r0, #0]
 8006eb2:	f04f 0900 	mov.w	r9, #0
 8006eb6:	07eb      	lsls	r3, r5, #31
 8006eb8:	d50a      	bpl.n	8006ed0 <__pow5mult+0x84>
 8006eba:	4639      	mov	r1, r7
 8006ebc:	4622      	mov	r2, r4
 8006ebe:	4630      	mov	r0, r6
 8006ec0:	f7ff ff1a 	bl	8006cf8 <__multiply>
 8006ec4:	4639      	mov	r1, r7
 8006ec6:	4680      	mov	r8, r0
 8006ec8:	4630      	mov	r0, r6
 8006eca:	f7ff fe47 	bl	8006b5c <_Bfree>
 8006ece:	4647      	mov	r7, r8
 8006ed0:	106d      	asrs	r5, r5, #1
 8006ed2:	d00b      	beq.n	8006eec <__pow5mult+0xa0>
 8006ed4:	6820      	ldr	r0, [r4, #0]
 8006ed6:	b938      	cbnz	r0, 8006ee8 <__pow5mult+0x9c>
 8006ed8:	4622      	mov	r2, r4
 8006eda:	4621      	mov	r1, r4
 8006edc:	4630      	mov	r0, r6
 8006ede:	f7ff ff0b 	bl	8006cf8 <__multiply>
 8006ee2:	6020      	str	r0, [r4, #0]
 8006ee4:	f8c0 9000 	str.w	r9, [r0]
 8006ee8:	4604      	mov	r4, r0
 8006eea:	e7e4      	b.n	8006eb6 <__pow5mult+0x6a>
 8006eec:	4638      	mov	r0, r7
 8006eee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ef2:	bf00      	nop
 8006ef4:	08007ca0 	.word	0x08007ca0
 8006ef8:	08007ac2 	.word	0x08007ac2
 8006efc:	08007b4f 	.word	0x08007b4f

08006f00 <__lshift>:
 8006f00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f04:	460c      	mov	r4, r1
 8006f06:	6849      	ldr	r1, [r1, #4]
 8006f08:	6923      	ldr	r3, [r4, #16]
 8006f0a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006f0e:	68a3      	ldr	r3, [r4, #8]
 8006f10:	4607      	mov	r7, r0
 8006f12:	4691      	mov	r9, r2
 8006f14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006f18:	f108 0601 	add.w	r6, r8, #1
 8006f1c:	42b3      	cmp	r3, r6
 8006f1e:	db0b      	blt.n	8006f38 <__lshift+0x38>
 8006f20:	4638      	mov	r0, r7
 8006f22:	f7ff fddb 	bl	8006adc <_Balloc>
 8006f26:	4605      	mov	r5, r0
 8006f28:	b948      	cbnz	r0, 8006f3e <__lshift+0x3e>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	4b2a      	ldr	r3, [pc, #168]	; (8006fd8 <__lshift+0xd8>)
 8006f2e:	482b      	ldr	r0, [pc, #172]	; (8006fdc <__lshift+0xdc>)
 8006f30:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006f34:	f7fe fec2 	bl	8005cbc <__assert_func>
 8006f38:	3101      	adds	r1, #1
 8006f3a:	005b      	lsls	r3, r3, #1
 8006f3c:	e7ee      	b.n	8006f1c <__lshift+0x1c>
 8006f3e:	2300      	movs	r3, #0
 8006f40:	f100 0114 	add.w	r1, r0, #20
 8006f44:	f100 0210 	add.w	r2, r0, #16
 8006f48:	4618      	mov	r0, r3
 8006f4a:	4553      	cmp	r3, sl
 8006f4c:	db37      	blt.n	8006fbe <__lshift+0xbe>
 8006f4e:	6920      	ldr	r0, [r4, #16]
 8006f50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f54:	f104 0314 	add.w	r3, r4, #20
 8006f58:	f019 091f 	ands.w	r9, r9, #31
 8006f5c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f60:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006f64:	d02f      	beq.n	8006fc6 <__lshift+0xc6>
 8006f66:	f1c9 0e20 	rsb	lr, r9, #32
 8006f6a:	468a      	mov	sl, r1
 8006f6c:	f04f 0c00 	mov.w	ip, #0
 8006f70:	681a      	ldr	r2, [r3, #0]
 8006f72:	fa02 f209 	lsl.w	r2, r2, r9
 8006f76:	ea42 020c 	orr.w	r2, r2, ip
 8006f7a:	f84a 2b04 	str.w	r2, [sl], #4
 8006f7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f82:	4298      	cmp	r0, r3
 8006f84:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006f88:	d8f2      	bhi.n	8006f70 <__lshift+0x70>
 8006f8a:	1b03      	subs	r3, r0, r4
 8006f8c:	3b15      	subs	r3, #21
 8006f8e:	f023 0303 	bic.w	r3, r3, #3
 8006f92:	3304      	adds	r3, #4
 8006f94:	f104 0215 	add.w	r2, r4, #21
 8006f98:	4290      	cmp	r0, r2
 8006f9a:	bf38      	it	cc
 8006f9c:	2304      	movcc	r3, #4
 8006f9e:	f841 c003 	str.w	ip, [r1, r3]
 8006fa2:	f1bc 0f00 	cmp.w	ip, #0
 8006fa6:	d001      	beq.n	8006fac <__lshift+0xac>
 8006fa8:	f108 0602 	add.w	r6, r8, #2
 8006fac:	3e01      	subs	r6, #1
 8006fae:	4638      	mov	r0, r7
 8006fb0:	612e      	str	r6, [r5, #16]
 8006fb2:	4621      	mov	r1, r4
 8006fb4:	f7ff fdd2 	bl	8006b5c <_Bfree>
 8006fb8:	4628      	mov	r0, r5
 8006fba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fbe:	f842 0f04 	str.w	r0, [r2, #4]!
 8006fc2:	3301      	adds	r3, #1
 8006fc4:	e7c1      	b.n	8006f4a <__lshift+0x4a>
 8006fc6:	3904      	subs	r1, #4
 8006fc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fcc:	f841 2f04 	str.w	r2, [r1, #4]!
 8006fd0:	4298      	cmp	r0, r3
 8006fd2:	d8f9      	bhi.n	8006fc8 <__lshift+0xc8>
 8006fd4:	e7ea      	b.n	8006fac <__lshift+0xac>
 8006fd6:	bf00      	nop
 8006fd8:	08007b34 	.word	0x08007b34
 8006fdc:	08007b4f 	.word	0x08007b4f

08006fe0 <__mcmp>:
 8006fe0:	b530      	push	{r4, r5, lr}
 8006fe2:	6902      	ldr	r2, [r0, #16]
 8006fe4:	690c      	ldr	r4, [r1, #16]
 8006fe6:	1b12      	subs	r2, r2, r4
 8006fe8:	d10e      	bne.n	8007008 <__mcmp+0x28>
 8006fea:	f100 0314 	add.w	r3, r0, #20
 8006fee:	3114      	adds	r1, #20
 8006ff0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006ff4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006ff8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006ffc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007000:	42a5      	cmp	r5, r4
 8007002:	d003      	beq.n	800700c <__mcmp+0x2c>
 8007004:	d305      	bcc.n	8007012 <__mcmp+0x32>
 8007006:	2201      	movs	r2, #1
 8007008:	4610      	mov	r0, r2
 800700a:	bd30      	pop	{r4, r5, pc}
 800700c:	4283      	cmp	r3, r0
 800700e:	d3f3      	bcc.n	8006ff8 <__mcmp+0x18>
 8007010:	e7fa      	b.n	8007008 <__mcmp+0x28>
 8007012:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007016:	e7f7      	b.n	8007008 <__mcmp+0x28>

08007018 <__mdiff>:
 8007018:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800701c:	460c      	mov	r4, r1
 800701e:	4606      	mov	r6, r0
 8007020:	4611      	mov	r1, r2
 8007022:	4620      	mov	r0, r4
 8007024:	4690      	mov	r8, r2
 8007026:	f7ff ffdb 	bl	8006fe0 <__mcmp>
 800702a:	1e05      	subs	r5, r0, #0
 800702c:	d110      	bne.n	8007050 <__mdiff+0x38>
 800702e:	4629      	mov	r1, r5
 8007030:	4630      	mov	r0, r6
 8007032:	f7ff fd53 	bl	8006adc <_Balloc>
 8007036:	b930      	cbnz	r0, 8007046 <__mdiff+0x2e>
 8007038:	4b3a      	ldr	r3, [pc, #232]	; (8007124 <__mdiff+0x10c>)
 800703a:	4602      	mov	r2, r0
 800703c:	f240 2132 	movw	r1, #562	; 0x232
 8007040:	4839      	ldr	r0, [pc, #228]	; (8007128 <__mdiff+0x110>)
 8007042:	f7fe fe3b 	bl	8005cbc <__assert_func>
 8007046:	2301      	movs	r3, #1
 8007048:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800704c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007050:	bfa4      	itt	ge
 8007052:	4643      	movge	r3, r8
 8007054:	46a0      	movge	r8, r4
 8007056:	4630      	mov	r0, r6
 8007058:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800705c:	bfa6      	itte	ge
 800705e:	461c      	movge	r4, r3
 8007060:	2500      	movge	r5, #0
 8007062:	2501      	movlt	r5, #1
 8007064:	f7ff fd3a 	bl	8006adc <_Balloc>
 8007068:	b920      	cbnz	r0, 8007074 <__mdiff+0x5c>
 800706a:	4b2e      	ldr	r3, [pc, #184]	; (8007124 <__mdiff+0x10c>)
 800706c:	4602      	mov	r2, r0
 800706e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007072:	e7e5      	b.n	8007040 <__mdiff+0x28>
 8007074:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007078:	6926      	ldr	r6, [r4, #16]
 800707a:	60c5      	str	r5, [r0, #12]
 800707c:	f104 0914 	add.w	r9, r4, #20
 8007080:	f108 0514 	add.w	r5, r8, #20
 8007084:	f100 0e14 	add.w	lr, r0, #20
 8007088:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800708c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007090:	f108 0210 	add.w	r2, r8, #16
 8007094:	46f2      	mov	sl, lr
 8007096:	2100      	movs	r1, #0
 8007098:	f859 3b04 	ldr.w	r3, [r9], #4
 800709c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80070a0:	fa1f f883 	uxth.w	r8, r3
 80070a4:	fa11 f18b 	uxtah	r1, r1, fp
 80070a8:	0c1b      	lsrs	r3, r3, #16
 80070aa:	eba1 0808 	sub.w	r8, r1, r8
 80070ae:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80070b2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80070b6:	fa1f f888 	uxth.w	r8, r8
 80070ba:	1419      	asrs	r1, r3, #16
 80070bc:	454e      	cmp	r6, r9
 80070be:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80070c2:	f84a 3b04 	str.w	r3, [sl], #4
 80070c6:	d8e7      	bhi.n	8007098 <__mdiff+0x80>
 80070c8:	1b33      	subs	r3, r6, r4
 80070ca:	3b15      	subs	r3, #21
 80070cc:	f023 0303 	bic.w	r3, r3, #3
 80070d0:	3304      	adds	r3, #4
 80070d2:	3415      	adds	r4, #21
 80070d4:	42a6      	cmp	r6, r4
 80070d6:	bf38      	it	cc
 80070d8:	2304      	movcc	r3, #4
 80070da:	441d      	add	r5, r3
 80070dc:	4473      	add	r3, lr
 80070de:	469e      	mov	lr, r3
 80070e0:	462e      	mov	r6, r5
 80070e2:	4566      	cmp	r6, ip
 80070e4:	d30e      	bcc.n	8007104 <__mdiff+0xec>
 80070e6:	f10c 0203 	add.w	r2, ip, #3
 80070ea:	1b52      	subs	r2, r2, r5
 80070ec:	f022 0203 	bic.w	r2, r2, #3
 80070f0:	3d03      	subs	r5, #3
 80070f2:	45ac      	cmp	ip, r5
 80070f4:	bf38      	it	cc
 80070f6:	2200      	movcc	r2, #0
 80070f8:	441a      	add	r2, r3
 80070fa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80070fe:	b17b      	cbz	r3, 8007120 <__mdiff+0x108>
 8007100:	6107      	str	r7, [r0, #16]
 8007102:	e7a3      	b.n	800704c <__mdiff+0x34>
 8007104:	f856 8b04 	ldr.w	r8, [r6], #4
 8007108:	fa11 f288 	uxtah	r2, r1, r8
 800710c:	1414      	asrs	r4, r2, #16
 800710e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007112:	b292      	uxth	r2, r2
 8007114:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007118:	f84e 2b04 	str.w	r2, [lr], #4
 800711c:	1421      	asrs	r1, r4, #16
 800711e:	e7e0      	b.n	80070e2 <__mdiff+0xca>
 8007120:	3f01      	subs	r7, #1
 8007122:	e7ea      	b.n	80070fa <__mdiff+0xe2>
 8007124:	08007b34 	.word	0x08007b34
 8007128:	08007b4f 	.word	0x08007b4f

0800712c <__d2b>:
 800712c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007130:	4689      	mov	r9, r1
 8007132:	2101      	movs	r1, #1
 8007134:	ec57 6b10 	vmov	r6, r7, d0
 8007138:	4690      	mov	r8, r2
 800713a:	f7ff fccf 	bl	8006adc <_Balloc>
 800713e:	4604      	mov	r4, r0
 8007140:	b930      	cbnz	r0, 8007150 <__d2b+0x24>
 8007142:	4602      	mov	r2, r0
 8007144:	4b25      	ldr	r3, [pc, #148]	; (80071dc <__d2b+0xb0>)
 8007146:	4826      	ldr	r0, [pc, #152]	; (80071e0 <__d2b+0xb4>)
 8007148:	f240 310a 	movw	r1, #778	; 0x30a
 800714c:	f7fe fdb6 	bl	8005cbc <__assert_func>
 8007150:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007154:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007158:	bb35      	cbnz	r5, 80071a8 <__d2b+0x7c>
 800715a:	2e00      	cmp	r6, #0
 800715c:	9301      	str	r3, [sp, #4]
 800715e:	d028      	beq.n	80071b2 <__d2b+0x86>
 8007160:	4668      	mov	r0, sp
 8007162:	9600      	str	r6, [sp, #0]
 8007164:	f7ff fd82 	bl	8006c6c <__lo0bits>
 8007168:	9900      	ldr	r1, [sp, #0]
 800716a:	b300      	cbz	r0, 80071ae <__d2b+0x82>
 800716c:	9a01      	ldr	r2, [sp, #4]
 800716e:	f1c0 0320 	rsb	r3, r0, #32
 8007172:	fa02 f303 	lsl.w	r3, r2, r3
 8007176:	430b      	orrs	r3, r1
 8007178:	40c2      	lsrs	r2, r0
 800717a:	6163      	str	r3, [r4, #20]
 800717c:	9201      	str	r2, [sp, #4]
 800717e:	9b01      	ldr	r3, [sp, #4]
 8007180:	61a3      	str	r3, [r4, #24]
 8007182:	2b00      	cmp	r3, #0
 8007184:	bf14      	ite	ne
 8007186:	2202      	movne	r2, #2
 8007188:	2201      	moveq	r2, #1
 800718a:	6122      	str	r2, [r4, #16]
 800718c:	b1d5      	cbz	r5, 80071c4 <__d2b+0x98>
 800718e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007192:	4405      	add	r5, r0
 8007194:	f8c9 5000 	str.w	r5, [r9]
 8007198:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800719c:	f8c8 0000 	str.w	r0, [r8]
 80071a0:	4620      	mov	r0, r4
 80071a2:	b003      	add	sp, #12
 80071a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80071a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071ac:	e7d5      	b.n	800715a <__d2b+0x2e>
 80071ae:	6161      	str	r1, [r4, #20]
 80071b0:	e7e5      	b.n	800717e <__d2b+0x52>
 80071b2:	a801      	add	r0, sp, #4
 80071b4:	f7ff fd5a 	bl	8006c6c <__lo0bits>
 80071b8:	9b01      	ldr	r3, [sp, #4]
 80071ba:	6163      	str	r3, [r4, #20]
 80071bc:	2201      	movs	r2, #1
 80071be:	6122      	str	r2, [r4, #16]
 80071c0:	3020      	adds	r0, #32
 80071c2:	e7e3      	b.n	800718c <__d2b+0x60>
 80071c4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80071c8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80071cc:	f8c9 0000 	str.w	r0, [r9]
 80071d0:	6918      	ldr	r0, [r3, #16]
 80071d2:	f7ff fd2b 	bl	8006c2c <__hi0bits>
 80071d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80071da:	e7df      	b.n	800719c <__d2b+0x70>
 80071dc:	08007b34 	.word	0x08007b34
 80071e0:	08007b4f 	.word	0x08007b4f

080071e4 <_calloc_r>:
 80071e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80071e6:	fba1 2402 	umull	r2, r4, r1, r2
 80071ea:	b94c      	cbnz	r4, 8007200 <_calloc_r+0x1c>
 80071ec:	4611      	mov	r1, r2
 80071ee:	9201      	str	r2, [sp, #4]
 80071f0:	f7fd ff48 	bl	8005084 <_malloc_r>
 80071f4:	9a01      	ldr	r2, [sp, #4]
 80071f6:	4605      	mov	r5, r0
 80071f8:	b930      	cbnz	r0, 8007208 <_calloc_r+0x24>
 80071fa:	4628      	mov	r0, r5
 80071fc:	b003      	add	sp, #12
 80071fe:	bd30      	pop	{r4, r5, pc}
 8007200:	220c      	movs	r2, #12
 8007202:	6002      	str	r2, [r0, #0]
 8007204:	2500      	movs	r5, #0
 8007206:	e7f8      	b.n	80071fa <_calloc_r+0x16>
 8007208:	4621      	mov	r1, r4
 800720a:	f7fd fec7 	bl	8004f9c <memset>
 800720e:	e7f4      	b.n	80071fa <_calloc_r+0x16>

08007210 <__sfputc_r>:
 8007210:	6893      	ldr	r3, [r2, #8]
 8007212:	3b01      	subs	r3, #1
 8007214:	2b00      	cmp	r3, #0
 8007216:	b410      	push	{r4}
 8007218:	6093      	str	r3, [r2, #8]
 800721a:	da08      	bge.n	800722e <__sfputc_r+0x1e>
 800721c:	6994      	ldr	r4, [r2, #24]
 800721e:	42a3      	cmp	r3, r4
 8007220:	db01      	blt.n	8007226 <__sfputc_r+0x16>
 8007222:	290a      	cmp	r1, #10
 8007224:	d103      	bne.n	800722e <__sfputc_r+0x1e>
 8007226:	f85d 4b04 	ldr.w	r4, [sp], #4
 800722a:	f7fe bc75 	b.w	8005b18 <__swbuf_r>
 800722e:	6813      	ldr	r3, [r2, #0]
 8007230:	1c58      	adds	r0, r3, #1
 8007232:	6010      	str	r0, [r2, #0]
 8007234:	7019      	strb	r1, [r3, #0]
 8007236:	4608      	mov	r0, r1
 8007238:	f85d 4b04 	ldr.w	r4, [sp], #4
 800723c:	4770      	bx	lr

0800723e <__sfputs_r>:
 800723e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007240:	4606      	mov	r6, r0
 8007242:	460f      	mov	r7, r1
 8007244:	4614      	mov	r4, r2
 8007246:	18d5      	adds	r5, r2, r3
 8007248:	42ac      	cmp	r4, r5
 800724a:	d101      	bne.n	8007250 <__sfputs_r+0x12>
 800724c:	2000      	movs	r0, #0
 800724e:	e007      	b.n	8007260 <__sfputs_r+0x22>
 8007250:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007254:	463a      	mov	r2, r7
 8007256:	4630      	mov	r0, r6
 8007258:	f7ff ffda 	bl	8007210 <__sfputc_r>
 800725c:	1c43      	adds	r3, r0, #1
 800725e:	d1f3      	bne.n	8007248 <__sfputs_r+0xa>
 8007260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007264 <_vfiprintf_r>:
 8007264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007268:	460d      	mov	r5, r1
 800726a:	b09d      	sub	sp, #116	; 0x74
 800726c:	4614      	mov	r4, r2
 800726e:	4698      	mov	r8, r3
 8007270:	4606      	mov	r6, r0
 8007272:	b118      	cbz	r0, 800727c <_vfiprintf_r+0x18>
 8007274:	6983      	ldr	r3, [r0, #24]
 8007276:	b90b      	cbnz	r3, 800727c <_vfiprintf_r+0x18>
 8007278:	f7fd fd48 	bl	8004d0c <__sinit>
 800727c:	4b89      	ldr	r3, [pc, #548]	; (80074a4 <_vfiprintf_r+0x240>)
 800727e:	429d      	cmp	r5, r3
 8007280:	d11b      	bne.n	80072ba <_vfiprintf_r+0x56>
 8007282:	6875      	ldr	r5, [r6, #4]
 8007284:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007286:	07d9      	lsls	r1, r3, #31
 8007288:	d405      	bmi.n	8007296 <_vfiprintf_r+0x32>
 800728a:	89ab      	ldrh	r3, [r5, #12]
 800728c:	059a      	lsls	r2, r3, #22
 800728e:	d402      	bmi.n	8007296 <_vfiprintf_r+0x32>
 8007290:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007292:	f7fd fdfe 	bl	8004e92 <__retarget_lock_acquire_recursive>
 8007296:	89ab      	ldrh	r3, [r5, #12]
 8007298:	071b      	lsls	r3, r3, #28
 800729a:	d501      	bpl.n	80072a0 <_vfiprintf_r+0x3c>
 800729c:	692b      	ldr	r3, [r5, #16]
 800729e:	b9eb      	cbnz	r3, 80072dc <_vfiprintf_r+0x78>
 80072a0:	4629      	mov	r1, r5
 80072a2:	4630      	mov	r0, r6
 80072a4:	f7fe fc9c 	bl	8005be0 <__swsetup_r>
 80072a8:	b1c0      	cbz	r0, 80072dc <_vfiprintf_r+0x78>
 80072aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80072ac:	07dc      	lsls	r4, r3, #31
 80072ae:	d50e      	bpl.n	80072ce <_vfiprintf_r+0x6a>
 80072b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80072b4:	b01d      	add	sp, #116	; 0x74
 80072b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072ba:	4b7b      	ldr	r3, [pc, #492]	; (80074a8 <_vfiprintf_r+0x244>)
 80072bc:	429d      	cmp	r5, r3
 80072be:	d101      	bne.n	80072c4 <_vfiprintf_r+0x60>
 80072c0:	68b5      	ldr	r5, [r6, #8]
 80072c2:	e7df      	b.n	8007284 <_vfiprintf_r+0x20>
 80072c4:	4b79      	ldr	r3, [pc, #484]	; (80074ac <_vfiprintf_r+0x248>)
 80072c6:	429d      	cmp	r5, r3
 80072c8:	bf08      	it	eq
 80072ca:	68f5      	ldreq	r5, [r6, #12]
 80072cc:	e7da      	b.n	8007284 <_vfiprintf_r+0x20>
 80072ce:	89ab      	ldrh	r3, [r5, #12]
 80072d0:	0598      	lsls	r0, r3, #22
 80072d2:	d4ed      	bmi.n	80072b0 <_vfiprintf_r+0x4c>
 80072d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80072d6:	f7fd fddd 	bl	8004e94 <__retarget_lock_release_recursive>
 80072da:	e7e9      	b.n	80072b0 <_vfiprintf_r+0x4c>
 80072dc:	2300      	movs	r3, #0
 80072de:	9309      	str	r3, [sp, #36]	; 0x24
 80072e0:	2320      	movs	r3, #32
 80072e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80072e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80072ea:	2330      	movs	r3, #48	; 0x30
 80072ec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80074b0 <_vfiprintf_r+0x24c>
 80072f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80072f4:	f04f 0901 	mov.w	r9, #1
 80072f8:	4623      	mov	r3, r4
 80072fa:	469a      	mov	sl, r3
 80072fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007300:	b10a      	cbz	r2, 8007306 <_vfiprintf_r+0xa2>
 8007302:	2a25      	cmp	r2, #37	; 0x25
 8007304:	d1f9      	bne.n	80072fa <_vfiprintf_r+0x96>
 8007306:	ebba 0b04 	subs.w	fp, sl, r4
 800730a:	d00b      	beq.n	8007324 <_vfiprintf_r+0xc0>
 800730c:	465b      	mov	r3, fp
 800730e:	4622      	mov	r2, r4
 8007310:	4629      	mov	r1, r5
 8007312:	4630      	mov	r0, r6
 8007314:	f7ff ff93 	bl	800723e <__sfputs_r>
 8007318:	3001      	adds	r0, #1
 800731a:	f000 80aa 	beq.w	8007472 <_vfiprintf_r+0x20e>
 800731e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007320:	445a      	add	r2, fp
 8007322:	9209      	str	r2, [sp, #36]	; 0x24
 8007324:	f89a 3000 	ldrb.w	r3, [sl]
 8007328:	2b00      	cmp	r3, #0
 800732a:	f000 80a2 	beq.w	8007472 <_vfiprintf_r+0x20e>
 800732e:	2300      	movs	r3, #0
 8007330:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007334:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007338:	f10a 0a01 	add.w	sl, sl, #1
 800733c:	9304      	str	r3, [sp, #16]
 800733e:	9307      	str	r3, [sp, #28]
 8007340:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007344:	931a      	str	r3, [sp, #104]	; 0x68
 8007346:	4654      	mov	r4, sl
 8007348:	2205      	movs	r2, #5
 800734a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800734e:	4858      	ldr	r0, [pc, #352]	; (80074b0 <_vfiprintf_r+0x24c>)
 8007350:	f7f8 ff16 	bl	8000180 <memchr>
 8007354:	9a04      	ldr	r2, [sp, #16]
 8007356:	b9d8      	cbnz	r0, 8007390 <_vfiprintf_r+0x12c>
 8007358:	06d1      	lsls	r1, r2, #27
 800735a:	bf44      	itt	mi
 800735c:	2320      	movmi	r3, #32
 800735e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007362:	0713      	lsls	r3, r2, #28
 8007364:	bf44      	itt	mi
 8007366:	232b      	movmi	r3, #43	; 0x2b
 8007368:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800736c:	f89a 3000 	ldrb.w	r3, [sl]
 8007370:	2b2a      	cmp	r3, #42	; 0x2a
 8007372:	d015      	beq.n	80073a0 <_vfiprintf_r+0x13c>
 8007374:	9a07      	ldr	r2, [sp, #28]
 8007376:	4654      	mov	r4, sl
 8007378:	2000      	movs	r0, #0
 800737a:	f04f 0c0a 	mov.w	ip, #10
 800737e:	4621      	mov	r1, r4
 8007380:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007384:	3b30      	subs	r3, #48	; 0x30
 8007386:	2b09      	cmp	r3, #9
 8007388:	d94e      	bls.n	8007428 <_vfiprintf_r+0x1c4>
 800738a:	b1b0      	cbz	r0, 80073ba <_vfiprintf_r+0x156>
 800738c:	9207      	str	r2, [sp, #28]
 800738e:	e014      	b.n	80073ba <_vfiprintf_r+0x156>
 8007390:	eba0 0308 	sub.w	r3, r0, r8
 8007394:	fa09 f303 	lsl.w	r3, r9, r3
 8007398:	4313      	orrs	r3, r2
 800739a:	9304      	str	r3, [sp, #16]
 800739c:	46a2      	mov	sl, r4
 800739e:	e7d2      	b.n	8007346 <_vfiprintf_r+0xe2>
 80073a0:	9b03      	ldr	r3, [sp, #12]
 80073a2:	1d19      	adds	r1, r3, #4
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	9103      	str	r1, [sp, #12]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	bfbb      	ittet	lt
 80073ac:	425b      	neglt	r3, r3
 80073ae:	f042 0202 	orrlt.w	r2, r2, #2
 80073b2:	9307      	strge	r3, [sp, #28]
 80073b4:	9307      	strlt	r3, [sp, #28]
 80073b6:	bfb8      	it	lt
 80073b8:	9204      	strlt	r2, [sp, #16]
 80073ba:	7823      	ldrb	r3, [r4, #0]
 80073bc:	2b2e      	cmp	r3, #46	; 0x2e
 80073be:	d10c      	bne.n	80073da <_vfiprintf_r+0x176>
 80073c0:	7863      	ldrb	r3, [r4, #1]
 80073c2:	2b2a      	cmp	r3, #42	; 0x2a
 80073c4:	d135      	bne.n	8007432 <_vfiprintf_r+0x1ce>
 80073c6:	9b03      	ldr	r3, [sp, #12]
 80073c8:	1d1a      	adds	r2, r3, #4
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	9203      	str	r2, [sp, #12]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	bfb8      	it	lt
 80073d2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80073d6:	3402      	adds	r4, #2
 80073d8:	9305      	str	r3, [sp, #20]
 80073da:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80074c0 <_vfiprintf_r+0x25c>
 80073de:	7821      	ldrb	r1, [r4, #0]
 80073e0:	2203      	movs	r2, #3
 80073e2:	4650      	mov	r0, sl
 80073e4:	f7f8 fecc 	bl	8000180 <memchr>
 80073e8:	b140      	cbz	r0, 80073fc <_vfiprintf_r+0x198>
 80073ea:	2340      	movs	r3, #64	; 0x40
 80073ec:	eba0 000a 	sub.w	r0, r0, sl
 80073f0:	fa03 f000 	lsl.w	r0, r3, r0
 80073f4:	9b04      	ldr	r3, [sp, #16]
 80073f6:	4303      	orrs	r3, r0
 80073f8:	3401      	adds	r4, #1
 80073fa:	9304      	str	r3, [sp, #16]
 80073fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007400:	482c      	ldr	r0, [pc, #176]	; (80074b4 <_vfiprintf_r+0x250>)
 8007402:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007406:	2206      	movs	r2, #6
 8007408:	f7f8 feba 	bl	8000180 <memchr>
 800740c:	2800      	cmp	r0, #0
 800740e:	d03f      	beq.n	8007490 <_vfiprintf_r+0x22c>
 8007410:	4b29      	ldr	r3, [pc, #164]	; (80074b8 <_vfiprintf_r+0x254>)
 8007412:	bb1b      	cbnz	r3, 800745c <_vfiprintf_r+0x1f8>
 8007414:	9b03      	ldr	r3, [sp, #12]
 8007416:	3307      	adds	r3, #7
 8007418:	f023 0307 	bic.w	r3, r3, #7
 800741c:	3308      	adds	r3, #8
 800741e:	9303      	str	r3, [sp, #12]
 8007420:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007422:	443b      	add	r3, r7
 8007424:	9309      	str	r3, [sp, #36]	; 0x24
 8007426:	e767      	b.n	80072f8 <_vfiprintf_r+0x94>
 8007428:	fb0c 3202 	mla	r2, ip, r2, r3
 800742c:	460c      	mov	r4, r1
 800742e:	2001      	movs	r0, #1
 8007430:	e7a5      	b.n	800737e <_vfiprintf_r+0x11a>
 8007432:	2300      	movs	r3, #0
 8007434:	3401      	adds	r4, #1
 8007436:	9305      	str	r3, [sp, #20]
 8007438:	4619      	mov	r1, r3
 800743a:	f04f 0c0a 	mov.w	ip, #10
 800743e:	4620      	mov	r0, r4
 8007440:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007444:	3a30      	subs	r2, #48	; 0x30
 8007446:	2a09      	cmp	r2, #9
 8007448:	d903      	bls.n	8007452 <_vfiprintf_r+0x1ee>
 800744a:	2b00      	cmp	r3, #0
 800744c:	d0c5      	beq.n	80073da <_vfiprintf_r+0x176>
 800744e:	9105      	str	r1, [sp, #20]
 8007450:	e7c3      	b.n	80073da <_vfiprintf_r+0x176>
 8007452:	fb0c 2101 	mla	r1, ip, r1, r2
 8007456:	4604      	mov	r4, r0
 8007458:	2301      	movs	r3, #1
 800745a:	e7f0      	b.n	800743e <_vfiprintf_r+0x1da>
 800745c:	ab03      	add	r3, sp, #12
 800745e:	9300      	str	r3, [sp, #0]
 8007460:	462a      	mov	r2, r5
 8007462:	4b16      	ldr	r3, [pc, #88]	; (80074bc <_vfiprintf_r+0x258>)
 8007464:	a904      	add	r1, sp, #16
 8007466:	4630      	mov	r0, r6
 8007468:	f7fd ff20 	bl	80052ac <_printf_float>
 800746c:	4607      	mov	r7, r0
 800746e:	1c78      	adds	r0, r7, #1
 8007470:	d1d6      	bne.n	8007420 <_vfiprintf_r+0x1bc>
 8007472:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007474:	07d9      	lsls	r1, r3, #31
 8007476:	d405      	bmi.n	8007484 <_vfiprintf_r+0x220>
 8007478:	89ab      	ldrh	r3, [r5, #12]
 800747a:	059a      	lsls	r2, r3, #22
 800747c:	d402      	bmi.n	8007484 <_vfiprintf_r+0x220>
 800747e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007480:	f7fd fd08 	bl	8004e94 <__retarget_lock_release_recursive>
 8007484:	89ab      	ldrh	r3, [r5, #12]
 8007486:	065b      	lsls	r3, r3, #25
 8007488:	f53f af12 	bmi.w	80072b0 <_vfiprintf_r+0x4c>
 800748c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800748e:	e711      	b.n	80072b4 <_vfiprintf_r+0x50>
 8007490:	ab03      	add	r3, sp, #12
 8007492:	9300      	str	r3, [sp, #0]
 8007494:	462a      	mov	r2, r5
 8007496:	4b09      	ldr	r3, [pc, #36]	; (80074bc <_vfiprintf_r+0x258>)
 8007498:	a904      	add	r1, sp, #16
 800749a:	4630      	mov	r0, r6
 800749c:	f7fe f9aa 	bl	80057f4 <_printf_i>
 80074a0:	e7e4      	b.n	800746c <_vfiprintf_r+0x208>
 80074a2:	bf00      	nop
 80074a4:	08007900 	.word	0x08007900
 80074a8:	08007920 	.word	0x08007920
 80074ac:	080078e0 	.word	0x080078e0
 80074b0:	08007cac 	.word	0x08007cac
 80074b4:	08007cb6 	.word	0x08007cb6
 80074b8:	080052ad 	.word	0x080052ad
 80074bc:	0800723f 	.word	0x0800723f
 80074c0:	08007cb2 	.word	0x08007cb2

080074c4 <_read_r>:
 80074c4:	b538      	push	{r3, r4, r5, lr}
 80074c6:	4d07      	ldr	r5, [pc, #28]	; (80074e4 <_read_r+0x20>)
 80074c8:	4604      	mov	r4, r0
 80074ca:	4608      	mov	r0, r1
 80074cc:	4611      	mov	r1, r2
 80074ce:	2200      	movs	r2, #0
 80074d0:	602a      	str	r2, [r5, #0]
 80074d2:	461a      	mov	r2, r3
 80074d4:	f7f9 ff41 	bl	800135a <_read>
 80074d8:	1c43      	adds	r3, r0, #1
 80074da:	d102      	bne.n	80074e2 <_read_r+0x1e>
 80074dc:	682b      	ldr	r3, [r5, #0]
 80074de:	b103      	cbz	r3, 80074e2 <_read_r+0x1e>
 80074e0:	6023      	str	r3, [r4, #0]
 80074e2:	bd38      	pop	{r3, r4, r5, pc}
 80074e4:	200002cc 	.word	0x200002cc

080074e8 <__ascii_wctomb>:
 80074e8:	b149      	cbz	r1, 80074fe <__ascii_wctomb+0x16>
 80074ea:	2aff      	cmp	r2, #255	; 0xff
 80074ec:	bf85      	ittet	hi
 80074ee:	238a      	movhi	r3, #138	; 0x8a
 80074f0:	6003      	strhi	r3, [r0, #0]
 80074f2:	700a      	strbls	r2, [r1, #0]
 80074f4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80074f8:	bf98      	it	ls
 80074fa:	2001      	movls	r0, #1
 80074fc:	4770      	bx	lr
 80074fe:	4608      	mov	r0, r1
 8007500:	4770      	bx	lr

08007502 <abort>:
 8007502:	b508      	push	{r3, lr}
 8007504:	2006      	movs	r0, #6
 8007506:	f000 f82b 	bl	8007560 <raise>
 800750a:	2001      	movs	r0, #1
 800750c:	f7f9 ff1b 	bl	8001346 <_exit>

08007510 <_raise_r>:
 8007510:	291f      	cmp	r1, #31
 8007512:	b538      	push	{r3, r4, r5, lr}
 8007514:	4604      	mov	r4, r0
 8007516:	460d      	mov	r5, r1
 8007518:	d904      	bls.n	8007524 <_raise_r+0x14>
 800751a:	2316      	movs	r3, #22
 800751c:	6003      	str	r3, [r0, #0]
 800751e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007522:	bd38      	pop	{r3, r4, r5, pc}
 8007524:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007526:	b112      	cbz	r2, 800752e <_raise_r+0x1e>
 8007528:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800752c:	b94b      	cbnz	r3, 8007542 <_raise_r+0x32>
 800752e:	4620      	mov	r0, r4
 8007530:	f000 f830 	bl	8007594 <_getpid_r>
 8007534:	462a      	mov	r2, r5
 8007536:	4601      	mov	r1, r0
 8007538:	4620      	mov	r0, r4
 800753a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800753e:	f000 b817 	b.w	8007570 <_kill_r>
 8007542:	2b01      	cmp	r3, #1
 8007544:	d00a      	beq.n	800755c <_raise_r+0x4c>
 8007546:	1c59      	adds	r1, r3, #1
 8007548:	d103      	bne.n	8007552 <_raise_r+0x42>
 800754a:	2316      	movs	r3, #22
 800754c:	6003      	str	r3, [r0, #0]
 800754e:	2001      	movs	r0, #1
 8007550:	e7e7      	b.n	8007522 <_raise_r+0x12>
 8007552:	2400      	movs	r4, #0
 8007554:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007558:	4628      	mov	r0, r5
 800755a:	4798      	blx	r3
 800755c:	2000      	movs	r0, #0
 800755e:	e7e0      	b.n	8007522 <_raise_r+0x12>

08007560 <raise>:
 8007560:	4b02      	ldr	r3, [pc, #8]	; (800756c <raise+0xc>)
 8007562:	4601      	mov	r1, r0
 8007564:	6818      	ldr	r0, [r3, #0]
 8007566:	f7ff bfd3 	b.w	8007510 <_raise_r>
 800756a:	bf00      	nop
 800756c:	20000014 	.word	0x20000014

08007570 <_kill_r>:
 8007570:	b538      	push	{r3, r4, r5, lr}
 8007572:	4d07      	ldr	r5, [pc, #28]	; (8007590 <_kill_r+0x20>)
 8007574:	2300      	movs	r3, #0
 8007576:	4604      	mov	r4, r0
 8007578:	4608      	mov	r0, r1
 800757a:	4611      	mov	r1, r2
 800757c:	602b      	str	r3, [r5, #0]
 800757e:	f7f9 fed2 	bl	8001326 <_kill>
 8007582:	1c43      	adds	r3, r0, #1
 8007584:	d102      	bne.n	800758c <_kill_r+0x1c>
 8007586:	682b      	ldr	r3, [r5, #0]
 8007588:	b103      	cbz	r3, 800758c <_kill_r+0x1c>
 800758a:	6023      	str	r3, [r4, #0]
 800758c:	bd38      	pop	{r3, r4, r5, pc}
 800758e:	bf00      	nop
 8007590:	200002cc 	.word	0x200002cc

08007594 <_getpid_r>:
 8007594:	f7f9 bebf 	b.w	8001316 <_getpid>

08007598 <_init>:
 8007598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800759a:	bf00      	nop
 800759c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800759e:	bc08      	pop	{r3}
 80075a0:	469e      	mov	lr, r3
 80075a2:	4770      	bx	lr

080075a4 <_fini>:
 80075a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075a6:	bf00      	nop
 80075a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075aa:	bc08      	pop	{r3}
 80075ac:	469e      	mov	lr, r3
 80075ae:	4770      	bx	lr
