// Seed: 3052050231
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri id_3,
    output wand id_4
);
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    output tri id_2,
    output wor id_3,
    output supply1 id_4,
    input uwire id_5
    , id_8,
    output tri1 id_6
);
  always @(posedge 0) begin
    id_8 = 1;
  end
  module_0(
      id_1, id_5, id_5, id_0, id_6
  );
endmodule
module module_2 (
    input  tri   id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    output tri   id_3,
    output tri   id_4,
    input  tri1  id_5,
    output uwire id_6
);
  id_8(
      !id_6, id_4, 0
  );
  nand (id_6, id_0, id_1, id_8, id_2, id_5);
  module_0(
      id_2, id_5, id_5, id_3, id_6
  );
  assign id_4 = 1;
  always @(*) id_4 = 1 + 1'd0;
endmodule
