# compile verilog/system verilog design source files
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv"
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv"
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv"
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv"
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv"
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv"
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv"
verilog blk_mem_gen_v8_3_3  "../../../single.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/ip/IR/sim/IR.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/ip/DR/sim/DR.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/SignExtend.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/ALU.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/Addr_transform.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/GenALUSrc1.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/PCadd.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/Instruct_Split.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/GenALUSrc2.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/RegFile.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/GenRFDst.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/Little_Big_Endian_Transform.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/PCBranch.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/GenBeqBne.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/GenRFRes.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/Zero_extend.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/SignExtend_sa.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/GenNextPC.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/ControlUnit.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/PC.v"
verilog xil_defaultlib  "../../../single.srcs/sources_1/imports/new/top.v"
verilog xil_defaultlib  "../../../single.srcs/sim_1/imports/new/top_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
