###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID ensc-esil-03)
#  Generated on:      Sun Apr 18 22:29:10 2021
#  Design:            ensc450
#  Command:           report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/pt5-06-cts_hold.rpt
###############################################################
Path 1: MET Hold Check with Pin My_DMA/wstart_reg_reg[0]/CK 
Endpoint:   My_DMA/wstart_reg_reg[0]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[0]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.216
  Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[0] | CK ^         |          | 0.000 | clk         |            | 6227.537 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[0] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n230 |            |    1.703 | 0.184 |   0.184 | 
     | My_DMA/U183              |              | OAI22_X1 | 0.031 | My_DMA/n230 |       SPEF |    1.703 | 0.000 |   0.184 | 
     | My_DMA/U183              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n676 |            |    1.292 | 0.032 |   0.216 | 
     | My_DMA/wstart_reg_reg[0] |              | DFF_X1   | 0.014 | My_DMA/n676 |       SPEF |    1.292 | 0.000 |   0.216 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin My_DMA/rstart_reg_reg[19]/CK 
Endpoint:   My_DMA/rstart_reg_reg[19]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[19]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[19] | CK ^         |          | 0.000 | clk         |            | 6227.537 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[19] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n321 |            |    1.767 | 0.185 |   0.185 | 
     | My_DMA/U272               |              | OAI22_X1 | 0.031 | My_DMA/n321 |       SPEF |    1.767 | 0.000 |   0.185 | 
     | My_DMA/U272               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n759 |            |    1.302 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[19] |              | DFF_X1   | 0.014 | My_DMA/n759 |       SPEF |    1.302 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin My_DMA/rstart_reg_reg[20]/CK 
Endpoint:   My_DMA/rstart_reg_reg[20]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[20]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[20] | CK ^         |          | 0.000 | clk         |            | 6227.537 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[20] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n322 |            |    1.745 | 0.185 |   0.185 | 
     | My_DMA/U273               |              | OAI22_X1 | 0.031 | My_DMA/n322 |       SPEF |    1.745 | 0.000 |   0.185 | 
     | My_DMA/U273               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n760 |            |    1.368 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[20] |              | DFF_X1   | 0.014 | My_DMA/n760 |       SPEF |    1.368 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin My_DMA/rstart_reg_reg[16]/CK 
Endpoint:   My_DMA/rstart_reg_reg[16]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[16]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[16] | CK ^         |          | 0.000 | clk         |            | 6227.537 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[16] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n318 |            |    1.745 | 0.185 |   0.185 | 
     | My_DMA/U269               |              | OAI22_X1 | 0.031 | My_DMA/n318 |       SPEF |    1.745 | 0.000 |   0.185 | 
     | My_DMA/U269               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n756 |            |    1.422 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[16] |              | DFF_X1   | 0.014 | My_DMA/n756 |       SPEF |    1.422 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin My_DMA/rstart_reg_reg[13]/CK 
Endpoint:   My_DMA/rstart_reg_reg[13]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[13]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[13] | CK ^         |          | 0.000 | clk         |            | 6227.537 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[13] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n315 |            |    1.805 | 0.185 |   0.185 | 
     | My_DMA/U266               |              | OAI22_X1 | 0.032 | My_DMA/n315 |       SPEF |    1.805 | 0.000 |   0.185 | 
     | My_DMA/U266               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n753 |            |    1.256 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[13] |              | DFF_X1   | 0.014 | My_DMA/n753 |       SPEF |    1.256 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin My_DMA/rstart_reg_reg[0]/CK 
Endpoint:   My_DMA/rstart_reg_reg[0]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[0]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[0] | CK ^         |          | 0.000 | clk         |            | 6227.537 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[0] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n300 |            |    1.815 | 0.185 |   0.185 | 
     | My_DMA/U253              |              | OAI22_X1 | 0.032 | My_DMA/n300 |       SPEF |    1.815 | 0.000 |   0.185 | 
     | My_DMA/U253              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n740 |            |    1.236 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[0] |              | DFF_X1   | 0.014 | My_DMA/n740 |       SPEF |    1.236 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin My_DMA/wstart_reg_reg[1]/CK 
Endpoint:   My_DMA/wstart_reg_reg[1]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[1]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[1] | CK ^         |          | 0.000 | clk         |            | 6227.537 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[1] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n233 |            |    1.800 | 0.185 |   0.185 | 
     | My_DMA/U184              |              | OAI22_X1 | 0.032 | My_DMA/n233 |       SPEF |    1.800 | 0.000 |   0.185 | 
     | My_DMA/U184              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n677 |            |    1.260 | 0.032 |   0.217 | 
     | My_DMA/wstart_reg_reg[1] |              | DFF_X1   | 0.014 | My_DMA/n677 |       SPEF |    1.260 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin My_DMA/wstart_reg_reg[16]/CK 
Endpoint:   My_DMA/wstart_reg_reg[16]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[16]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[16] | CK ^         |          | 0.000 | clk         |            | 6227.537 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[16] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n248 |            |    1.757 | 0.185 |   0.185 | 
     | My_DMA/U199               |              | OAI22_X1 | 0.031 | My_DMA/n248 |       SPEF |    1.757 | 0.000 |   0.185 | 
     | My_DMA/U199               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n692 |            |    1.419 | 0.033 |   0.217 | 
     | My_DMA/wstart_reg_reg[16] |              | DFF_X1   | 0.014 | My_DMA/n692 |       SPEF |    1.419 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin My_DMA/wstart_reg_reg[29]/CK 
Endpoint:   My_DMA/wstart_reg_reg[29]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[29]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[29] | CK ^         |          | 0.000 | clk         |            | 6227.537 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[29] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n261 |            |    1.804 | 0.185 |   0.185 | 
     | My_DMA/U212               |              | OAI22_X1 | 0.032 | My_DMA/n261 |       SPEF |    1.804 | 0.000 |   0.185 | 
     | My_DMA/U212               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n705 |            |    1.290 | 0.032 |   0.217 | 
     | My_DMA/wstart_reg_reg[29] |              | DFF_X1   | 0.014 | My_DMA/n705 |       SPEF |    1.290 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin My_DMA/rstart_reg_reg[31]/CK 
Endpoint:   My_DMA/rstart_reg_reg[31]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[31]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[31] | CK ^         |          | 0.000 | clk         |            | 6227.537 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[31] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n333 |            |    1.825 | 0.185 |   0.185 | 
     | My_DMA/U284               |              | OAI22_X1 | 0.032 | My_DMA/n333 |       SPEF |    1.825 | 0.000 |   0.185 | 
     | My_DMA/U284               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n771 |            |    1.223 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[31] |              | DFF_X1   | 0.014 | My_DMA/n771 |       SPEF |    1.223 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 

