{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 19:14:13 2016 " "Info: Processing started: Mon Oct 24 19:14:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ROM -c ROM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ROM -c ROM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sw_clk " "Info: Assuming node \"sw_clk\" is an undefined clock" {  } { { "ROM.bdf" "" { Schematic "E:/ROM/ROM.bdf" { { 160 64 232 176 "sw_clk" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "sw_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sw_clk memory memory lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|ram_block1a0~porta_address_reg0 lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|q_a\[15\] 180.05 MHz Internal " "Info: Clock \"sw_clk\" Internal fmax is restricted to 180.05 MHz between source memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|q_a\[15\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.777 ns 2.777 ns 5.554 ns " "Info: fmax restricted to Clock High delay (2.777 ns) plus Clock Low delay (2.777 ns) : restricted to 5.554 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.641 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X41_Y22 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y22; Fanout = 16; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_nnv.tdf" "" { Text "E:/ROM/db/altsyncram_nnv.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.641 ns) 3.641 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|q_a\[15\] 2 MEM M4K_X41_Y22 1 " "Info: 2: + IC(0.000 ns) + CELL(3.641 ns) = 3.641 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|q_a\[15\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "3.641 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] } "NODE_NAME" } "" } } { "db/altsyncram_nnv.tdf" "" { Text "E:/ROM/db/altsyncram_nnv.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.641 ns ( 100.00 % ) " "Info: Total cell delay = 3.641 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "3.641 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.641 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] } { 0.000ns 0.000ns } { 0.000ns 3.641ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.020 ns - Smallest " "Info: - Smallest clock skew is -0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk destination 2.965 ns + Shortest memory " "Info: + Shortest clock path from clock \"sw_clk\" to destination memory is 2.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "" { sw_clk } "NODE_NAME" } "" } } { "ROM.bdf" "" { Schematic "E:/ROM/ROM.bdf" { { 160 64 232 176 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "ROM.bdf" "" { Schematic "E:/ROM/ROM.bdf" { { 160 64 232 176 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.815 ns) 2.965 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|q_a\[15\] 3 MEM M4K_X41_Y22 1 " "Info: 3: + IC(0.997 ns) + CELL(0.815 ns) = 2.965 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|q_a\[15\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "1.812 ns" { sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] } "NODE_NAME" } "" } } { "db/altsyncram_nnv.tdf" "" { Text "E:/ROM/db/altsyncram_nnv.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.835 ns ( 61.89 % ) " "Info: Total cell delay = 1.835 ns ( 61.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 38.11 % ) " "Info: Total interconnect delay = 1.130 ns ( 38.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "2.965 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.965 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.815ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk source 2.985 ns - Longest memory " "Info: - Longest clock path from clock \"sw_clk\" to source memory is 2.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "" { sw_clk } "NODE_NAME" } "" } } { "ROM.bdf" "" { Schematic "E:/ROM/ROM.bdf" { { 160 64 232 176 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "ROM.bdf" "" { Schematic "E:/ROM/ROM.bdf" { { 160 64 232 176 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.835 ns) 2.985 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X41_Y22 16 " "Info: 3: + IC(0.997 ns) + CELL(0.835 ns) = 2.985 ns; Loc. = M4K_X41_Y22; Fanout = 16; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "1.832 ns" { sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_nnv.tdf" "" { Text "E:/ROM/db/altsyncram_nnv.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 62.14 % ) " "Info: Total cell delay = 1.855 ns ( 62.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 37.86 % ) " "Info: Total interconnect delay = 1.130 ns ( 37.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "2.985 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "2.965 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.965 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.815ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "2.985 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_nnv.tdf" "" { Text "E:/ROM/db/altsyncram_nnv.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_nnv.tdf" "" { Text "E:/ROM/db/altsyncram_nnv.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "3.641 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.641 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] } { 0.000ns 0.000ns } { 0.000ns 3.641ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "2.965 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.965 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.815ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "2.985 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] } { 0.000ns } { 0.109ns } } } { "db/altsyncram_nnv.tdf" "" { Text "E:/ROM/db/altsyncram_nnv.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|ram_block1a0~porta_address_reg2 rom_add\[2\] sw_clk 5.530 ns memory " "Info: tsu for memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"rom_add\[2\]\", clock pin = \"sw_clk\") is 5.530 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.469 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.855 ns) 0.855 ns rom_add\[2\] 1 PIN PIN_14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.855 ns) = 0.855 ns; Loc. = PIN_14; Fanout = 1; PIN Node = 'rom_add\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "" { rom_add[2] } "NODE_NAME" } "" } } { "ROM.bdf" "" { Schematic "E:/ROM/ROM.bdf" { { 136 64 232 152 "rom_add\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.438 ns) + CELL(0.176 ns) 8.469 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X41_Y22 16 " "Info: 2: + IC(7.438 ns) + CELL(0.176 ns) = 8.469 ns; Loc. = M4K_X41_Y22; Fanout = 16; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "7.614 ns" { rom_add[2] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } "" } } { "db/altsyncram_nnv.tdf" "" { Text "E:/ROM/db/altsyncram_nnv.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.031 ns ( 12.17 % ) " "Info: Total cell delay = 1.031 ns ( 12.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.438 ns ( 87.83 % ) " "Info: Total interconnect delay = 7.438 ns ( 87.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "8.469 ns" { rom_add[2] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.469 ns" { rom_add[2] rom_add[2]~combout lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 } { 0.000ns 0.000ns 7.438ns } { 0.000ns 0.855ns 0.176ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_nnv.tdf" "" { Text "E:/ROM/db/altsyncram_nnv.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk destination 2.985 ns - Shortest memory " "Info: - Shortest clock path from clock \"sw_clk\" to destination memory is 2.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "" { sw_clk } "NODE_NAME" } "" } } { "ROM.bdf" "" { Schematic "E:/ROM/ROM.bdf" { { 160 64 232 176 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "ROM.bdf" "" { Schematic "E:/ROM/ROM.bdf" { { 160 64 232 176 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.835 ns) 2.985 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X41_Y22 16 " "Info: 3: + IC(0.997 ns) + CELL(0.835 ns) = 2.985 ns; Loc. = M4K_X41_Y22; Fanout = 16; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "1.832 ns" { sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } "" } } { "db/altsyncram_nnv.tdf" "" { Text "E:/ROM/db/altsyncram_nnv.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 62.14 % ) " "Info: Total cell delay = 1.855 ns ( 62.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 37.86 % ) " "Info: Total interconnect delay = 1.130 ns ( 37.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "2.985 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "8.469 ns" { rom_add[2] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.469 ns" { rom_add[2] rom_add[2]~combout lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 } { 0.000ns 0.000ns 7.438ns } { 0.000ns 0.855ns 0.176ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "2.985 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sw_clk rom_out\[0\] lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|q_a\[0\] 8.810 ns memory " "Info: tco from clock \"sw_clk\" to destination pin \"rom_out\[0\]\" through memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|q_a\[0\]\" is 8.810 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk source 2.965 ns + Longest memory " "Info: + Longest clock path from clock \"sw_clk\" to source memory is 2.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "" { sw_clk } "NODE_NAME" } "" } } { "ROM.bdf" "" { Schematic "E:/ROM/ROM.bdf" { { 160 64 232 176 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "ROM.bdf" "" { Schematic "E:/ROM/ROM.bdf" { { 160 64 232 176 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.815 ns) 2.965 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|q_a\[0\] 3 MEM M4K_X41_Y22 1 " "Info: 3: + IC(0.997 ns) + CELL(0.815 ns) = 2.965 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "1.812 ns" { sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0] } "NODE_NAME" } "" } } { "db/altsyncram_nnv.tdf" "" { Text "E:/ROM/db/altsyncram_nnv.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.835 ns ( 61.89 % ) " "Info: Total cell delay = 1.835 ns ( 61.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 38.11 % ) " "Info: Total interconnect delay = 1.130 ns ( 38.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "2.965 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.965 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0] } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.815ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_nnv.tdf" "" { Text "E:/ROM/db/altsyncram_nnv.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.585 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|q_a\[0\] 1 MEM M4K_X41_Y22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0] } "NODE_NAME" } "" } } { "db/altsyncram_nnv.tdf" "" { Text "E:/ROM/db/altsyncram_nnv.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.460 ns) + CELL(3.016 ns) 5.585 ns rom_out\[0\] 2 PIN PIN_161 0 " "Info: 2: + IC(2.460 ns) + CELL(3.016 ns) = 5.585 ns; Loc. = PIN_161; Fanout = 0; PIN Node = 'rom_out\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "5.476 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0] rom_out[0] } "NODE_NAME" } "" } } { "ROM.bdf" "" { Schematic "E:/ROM/ROM.bdf" { { 152 632 808 168 "rom_out\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.125 ns ( 55.95 % ) " "Info: Total cell delay = 3.125 ns ( 55.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.460 ns ( 44.05 % ) " "Info: Total interconnect delay = 2.460 ns ( 44.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "5.585 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0] rom_out[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.585 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0] rom_out[0] } { 0.000ns 2.460ns } { 0.109ns 3.016ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "2.965 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.965 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0] } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.815ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "5.585 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0] rom_out[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.585 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0] rom_out[0] } { 0.000ns 2.460ns } { 0.109ns 3.016ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|ram_block1a0~porta_address_reg4 rom_add\[4\] sw_clk -4.847 ns memory " "Info: th for memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|ram_block1a0~porta_address_reg4\" (data pin = \"rom_add\[4\]\", clock pin = \"sw_clk\") is -4.847 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk destination 2.985 ns + Longest memory " "Info: + Longest clock path from clock \"sw_clk\" to destination memory is 2.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "" { sw_clk } "NODE_NAME" } "" } } { "ROM.bdf" "" { Schematic "E:/ROM/ROM.bdf" { { 160 64 232 176 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "ROM.bdf" "" { Schematic "E:/ROM/ROM.bdf" { { 160 64 232 176 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.835 ns) 2.985 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M4K_X41_Y22 16 " "Info: 3: + IC(0.997 ns) + CELL(0.835 ns) = 2.985 ns; Loc. = M4K_X41_Y22; Fanout = 16; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "1.832 ns" { sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } "" } } { "db/altsyncram_nnv.tdf" "" { Text "E:/ROM/db/altsyncram_nnv.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 62.14 % ) " "Info: Total cell delay = 1.855 ns ( 62.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 37.86 % ) " "Info: Total interconnect delay = 1.130 ns ( 37.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "2.985 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_nnv.tdf" "" { Text "E:/ROM/db/altsyncram_nnv.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.099 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 8.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.855 ns) 0.855 ns rom_add\[4\] 1 PIN PIN_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.855 ns) = 0.855 ns; Loc. = PIN_11; Fanout = 1; PIN Node = 'rom_add\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "" { rom_add[4] } "NODE_NAME" } "" } } { "ROM.bdf" "" { Schematic "E:/ROM/ROM.bdf" { { 136 64 232 152 "rom_add\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.068 ns) + CELL(0.176 ns) 8.099 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|ram_block1a0~porta_address_reg4 2 MEM M4K_X41_Y22 16 " "Info: 2: + IC(7.068 ns) + CELL(0.176 ns) = 8.099 ns; Loc. = M4K_X41_Y22; Fanout = 16; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_nnv:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "7.244 ns" { rom_add[4] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } "" } } { "db/altsyncram_nnv.tdf" "" { Text "E:/ROM/db/altsyncram_nnv.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.031 ns ( 12.73 % ) " "Info: Total cell delay = 1.031 ns ( 12.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.068 ns ( 87.27 % ) " "Info: Total interconnect delay = 7.068 ns ( 87.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "8.099 ns" { rom_add[4] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.099 ns" { rom_add[4] rom_add[4]~combout lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 } { 0.000ns 0.000ns 7.068ns } { 0.000ns 0.855ns 0.176ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "2.985 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM" "UNKNOWN" "V1" "E:/ROM/db/ROM.quartus_db" { Floorplan "E:/ROM/" "" "8.099 ns" { rom_add[4] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.099 ns" { rom_add[4] rom_add[4]~combout lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 } { 0.000ns 0.000ns 7.068ns } { 0.000ns 0.855ns 0.176ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 19:14:13 2016 " "Info: Processing ended: Mon Oct 24 19:14:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
