Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Feb  6 20:17:00 2023
| Host         : x1g9 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file ntt_memory_wrapper_control_sets_placed.rpt
| Design       : ntt_memory_wrapper
| Device       : xc7vx485t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   115 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           11172 |         2820 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             225 |           97 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             456 |          131 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                                                           Enable Signal                                                          |                                        Set/Reset Signal                                        | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[5].NTT_SDF_STAGE/counter_ntt_ct_reg[9]_0                                       |                2 |              5 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[10].NTT_SDF_STAGE/DELAY_FINISH/stage_start[11]_377                                                               | rst_IBUF                                                                                       |                3 |             12 |
|  clk_IBUF_BUFG | DELAY_START/read_address0                                                                                                        | rst_IBUF                                                                                       |                4 |             13 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[0].NTT_SDF_STAGE/DELAY_FINISH/wea_OBUF                                                                           | rst_IBUF                                                                                       |                4 |             13 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[11].NTT_SDF_STAGE/DELAY_FINISH/stage_start[10]_379                                                               | rst_IBUF                                                                                       |                4 |             14 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             16 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]   | DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             16 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[10].NTT_SDF_STAGE/DELAY_FINISH/stage_start[9]_381                                                                | rst_IBUF                                                                                       |                5 |             17 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                    | DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             18 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                             | DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             18 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[9].NTT_SDF_STAGE/DELAY_FINISH/stage_start[8]_383                                                                 | rst_IBUF                                                                                       |                5 |             19 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             21 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[8].NTT_SDF_STAGE/DELAY_FINISH/stage_start[7]_385                                                                 | rst_IBUF                                                                                       |                6 |             21 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             21 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             23 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]   | DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             23 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[1].NTT_SDF_STAGE/DELAY_FINISH/stage_start[0]_378                                                                 | rst_IBUF                                                                                       |                6 |             23 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[7].NTT_SDF_STAGE/DELAY_FINISH/stage_start[6]_387                                                                 | rst_IBUF                                                                                       |                7 |             23 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[6].NTT_SDF_STAGE/DELAY_FINISH/stage_start[5]_388                                                                 | rst_IBUF                                                                                       |                7 |             25 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[5].NTT_SDF_STAGE/DELAY_FINISH/stage_start[4]_386                                                                 | rst_IBUF                                                                                       |                7 |             27 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[4].NTT_SDF_STAGE/DELAY_FINISH/stage_start[3]_384                                                                 | rst_IBUF                                                                                       |                8 |             29 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[3].NTT_SDF_STAGE/DELAY_FINISH/stage_start[2]_382                                                                 | rst_IBUF                                                                                       |                9 |             31 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[2].NTT_SDF_STAGE/DELAY_FINISH/stage_start[1]_380                                                                 | rst_IBUF                                                                                       |                9 |             33 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[11].NTT_SDF_STAGE/counter_reg[0]                                               |               36 |             64 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[10].NTT_SDF_STAGE/counter_reg[1]_0[0]                                          |               21 |             64 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[9].NTT_SDF_STAGE/counter_reg[2]_0[0]                                           |               19 |             64 |
|  clk_IBUF_BUFG |                                                                                                                                  |                                                                                                |             2847 |          13317 |
+----------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+


