
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_5248:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe40fffff; valaddr_reg:x3; val_offset:15744*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15744*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5249:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe41fffff; valaddr_reg:x3; val_offset:15747*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15747*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5250:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe43fffff; valaddr_reg:x3; val_offset:15750*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15750*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5251:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe4400000; valaddr_reg:x3; val_offset:15753*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15753*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5252:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe4600000; valaddr_reg:x3; val_offset:15756*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15756*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5253:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe4700000; valaddr_reg:x3; val_offset:15759*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15759*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5254:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe4780000; valaddr_reg:x3; val_offset:15762*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15762*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5255:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47c0000; valaddr_reg:x3; val_offset:15765*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15765*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5256:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47e0000; valaddr_reg:x3; val_offset:15768*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15768*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5257:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47f0000; valaddr_reg:x3; val_offset:15771*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15771*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5258:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47f8000; valaddr_reg:x3; val_offset:15774*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15774*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5259:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47fc000; valaddr_reg:x3; val_offset:15777*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15777*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5260:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47fe000; valaddr_reg:x3; val_offset:15780*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15780*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5261:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47ff000; valaddr_reg:x3; val_offset:15783*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15783*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5262:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47ff800; valaddr_reg:x3; val_offset:15786*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15786*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5263:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47ffc00; valaddr_reg:x3; val_offset:15789*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15789*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5264:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47ffe00; valaddr_reg:x3; val_offset:15792*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15792*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5265:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47fff00; valaddr_reg:x3; val_offset:15795*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15795*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5266:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47fff80; valaddr_reg:x3; val_offset:15798*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15798*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5267:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47fffc0; valaddr_reg:x3; val_offset:15801*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15801*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5268:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47fffe0; valaddr_reg:x3; val_offset:15804*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15804*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5269:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47ffff0; valaddr_reg:x3; val_offset:15807*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15807*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5270:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47ffff8; valaddr_reg:x3; val_offset:15810*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15810*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5271:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47ffffc; valaddr_reg:x3; val_offset:15813*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15813*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5272:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47ffffe; valaddr_reg:x3; val_offset:15816*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15816*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5273:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xc8 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xe47fffff; valaddr_reg:x3; val_offset:15819*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15819*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5274:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xff000001; valaddr_reg:x3; val_offset:15822*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15822*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5275:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xff000003; valaddr_reg:x3; val_offset:15825*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15825*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5276:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xff000007; valaddr_reg:x3; val_offset:15828*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15828*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5277:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xff199999; valaddr_reg:x3; val_offset:15831*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15831*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5278:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xff249249; valaddr_reg:x3; val_offset:15834*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15834*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5279:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xff333333; valaddr_reg:x3; val_offset:15837*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15837*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5280:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:15840*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15840*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5281:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:15843*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15843*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5282:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xff444444; valaddr_reg:x3; val_offset:15846*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15846*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5283:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:15849*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15849*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5284:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:15852*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15852*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5285:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xff666666; valaddr_reg:x3; val_offset:15855*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15855*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5286:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:15858*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15858*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5287:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:15861*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15861*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5288:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:15864*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15864*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5289:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x784260 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x03fdb3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df84260; op2val:0xc103fdb3;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:15867*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15867*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5290:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xbf800001; valaddr_reg:x3; val_offset:15870*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15870*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5291:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xbf800003; valaddr_reg:x3; val_offset:15873*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15873*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5292:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xbf800007; valaddr_reg:x3; val_offset:15876*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15876*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5293:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xbf999999; valaddr_reg:x3; val_offset:15879*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15879*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5294:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:15882*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15882*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5295:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:15885*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15885*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5296:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:15888*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15888*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5297:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:15891*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15891*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5298:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:15894*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15894*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5299:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:15897*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15897*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5300:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:15900*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15900*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5301:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:15903*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15903*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5302:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:15906*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15906*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5303:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:15909*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15909*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5304:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:15912*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15912*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5305:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:15915*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15915*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5306:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc000000; valaddr_reg:x3; val_offset:15918*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15918*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5307:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc000001; valaddr_reg:x3; val_offset:15921*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15921*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5308:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc000003; valaddr_reg:x3; val_offset:15924*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15924*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5309:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc000007; valaddr_reg:x3; val_offset:15927*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15927*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5310:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc00000f; valaddr_reg:x3; val_offset:15930*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15930*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5311:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc00001f; valaddr_reg:x3; val_offset:15933*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15933*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5312:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc00003f; valaddr_reg:x3; val_offset:15936*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15936*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5313:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc00007f; valaddr_reg:x3; val_offset:15939*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15939*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5314:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc0000ff; valaddr_reg:x3; val_offset:15942*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15942*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5315:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc0001ff; valaddr_reg:x3; val_offset:15945*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15945*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5316:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc0003ff; valaddr_reg:x3; val_offset:15948*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15948*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5317:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc0007ff; valaddr_reg:x3; val_offset:15951*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15951*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5318:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc000fff; valaddr_reg:x3; val_offset:15954*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15954*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5319:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc001fff; valaddr_reg:x3; val_offset:15957*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15957*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5320:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc003fff; valaddr_reg:x3; val_offset:15960*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15960*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5321:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc007fff; valaddr_reg:x3; val_offset:15963*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15963*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5322:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc00ffff; valaddr_reg:x3; val_offset:15966*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15966*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5323:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc01ffff; valaddr_reg:x3; val_offset:15969*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15969*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5324:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc03ffff; valaddr_reg:x3; val_offset:15972*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15972*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5325:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc07ffff; valaddr_reg:x3; val_offset:15975*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15975*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5326:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc0fffff; valaddr_reg:x3; val_offset:15978*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15978*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5327:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc1fffff; valaddr_reg:x3; val_offset:15981*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15981*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5328:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc3fffff; valaddr_reg:x3; val_offset:15984*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15984*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5329:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc400000; valaddr_reg:x3; val_offset:15987*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15987*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5330:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc600000; valaddr_reg:x3; val_offset:15990*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15990*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5331:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc700000; valaddr_reg:x3; val_offset:15993*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15993*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5332:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc780000; valaddr_reg:x3; val_offset:15996*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15996*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5333:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7c0000; valaddr_reg:x3; val_offset:15999*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15999*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5334:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7e0000; valaddr_reg:x3; val_offset:16002*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16002*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5335:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7f0000; valaddr_reg:x3; val_offset:16005*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16005*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5336:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7f8000; valaddr_reg:x3; val_offset:16008*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16008*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5337:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7fc000; valaddr_reg:x3; val_offset:16011*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16011*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5338:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7fe000; valaddr_reg:x3; val_offset:16014*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16014*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5339:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7ff000; valaddr_reg:x3; val_offset:16017*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16017*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5340:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7ff800; valaddr_reg:x3; val_offset:16020*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16020*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5341:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7ffc00; valaddr_reg:x3; val_offset:16023*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16023*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5342:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7ffe00; valaddr_reg:x3; val_offset:16026*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16026*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5343:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7fff00; valaddr_reg:x3; val_offset:16029*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16029*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5344:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7fff80; valaddr_reg:x3; val_offset:16032*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16032*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5345:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7fffc0; valaddr_reg:x3; val_offset:16035*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16035*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5346:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7fffe0; valaddr_reg:x3; val_offset:16038*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16038*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5347:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7ffff0; valaddr_reg:x3; val_offset:16041*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16041*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5348:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7ffff8; valaddr_reg:x3; val_offset:16044*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16044*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5349:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7ffffc; valaddr_reg:x3; val_offset:16047*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16047*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5350:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7ffffe; valaddr_reg:x3; val_offset:16050*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16050*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5351:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x78dcc9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03abce and fs3 == 1 and fe3 == 0x98 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df8dcc9; op2val:0x8103abce;
op3val:0xcc7fffff; valaddr_reg:x3; val_offset:16053*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16053*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5352:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb800000; valaddr_reg:x3; val_offset:16056*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16056*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5353:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb800001; valaddr_reg:x3; val_offset:16059*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16059*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5354:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb800003; valaddr_reg:x3; val_offset:16062*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16062*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5355:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb800007; valaddr_reg:x3; val_offset:16065*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16065*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5356:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb80000f; valaddr_reg:x3; val_offset:16068*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16068*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5357:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb80001f; valaddr_reg:x3; val_offset:16071*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16071*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5358:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb80003f; valaddr_reg:x3; val_offset:16074*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16074*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5359:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb80007f; valaddr_reg:x3; val_offset:16077*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16077*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5360:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb8000ff; valaddr_reg:x3; val_offset:16080*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16080*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5361:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb8001ff; valaddr_reg:x3; val_offset:16083*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16083*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5362:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb8003ff; valaddr_reg:x3; val_offset:16086*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16086*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5363:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb8007ff; valaddr_reg:x3; val_offset:16089*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16089*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5364:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb800fff; valaddr_reg:x3; val_offset:16092*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16092*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5365:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb801fff; valaddr_reg:x3; val_offset:16095*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16095*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5366:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb803fff; valaddr_reg:x3; val_offset:16098*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16098*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5367:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb807fff; valaddr_reg:x3; val_offset:16101*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16101*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5368:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb80ffff; valaddr_reg:x3; val_offset:16104*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16104*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5369:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb81ffff; valaddr_reg:x3; val_offset:16107*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16107*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5370:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb83ffff; valaddr_reg:x3; val_offset:16110*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16110*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5371:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb87ffff; valaddr_reg:x3; val_offset:16113*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16113*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5372:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb8fffff; valaddr_reg:x3; val_offset:16116*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16116*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5373:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb9fffff; valaddr_reg:x3; val_offset:16119*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16119*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5374:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbbfffff; valaddr_reg:x3; val_offset:16122*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16122*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5375:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbc00000; valaddr_reg:x3; val_offset:16125*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16125*0 + 3*41*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3826253823,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3827302399,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3829399551,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3829399552,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3831496704,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3832545280,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833069568,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833331712,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833462784,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833528320,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833561088,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833577472,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833585664,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833589760,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833591808,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833592832,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833593344,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833593600,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833593728,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833593792,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833593824,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833593840,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833593848,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833593852,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833593854,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(3833593855,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2113421920,32,FLEN)
NAN_BOXED(3238264243,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422552064,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422552065,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422552067,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422552071,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422552079,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422552095,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422552127,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422552191,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422552319,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422552575,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422553087,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422554111,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422556159,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422560255,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422568447,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422584831,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422617599,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422683135,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3422814207,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3423076351,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3423600639,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3424649215,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3426746367,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3426746368,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3428843520,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3429892096,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430416384,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430678528,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430809600,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430875136,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430907904,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430924288,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430932480,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430936576,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430938624,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430939648,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430940160,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430940416,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430940544,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430940608,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430940640,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430940656,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430940664,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430940668,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430940670,32,FLEN)
NAN_BOXED(2113461449,32,FLEN)
NAN_BOXED(2164501454,32,FLEN)
NAN_BOXED(3430940671,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219469824,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219469825,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219469827,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219469831,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219469839,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219469855,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219469887,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219469951,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219470079,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219470335,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219470847,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219471871,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219473919,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219478015,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219486207,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219502591,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219535359,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219600895,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219731967,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4219994111,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4220518399,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4221566975,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4223664127,32,FLEN)
NAN_BOXED(2113513388,32,FLEN)
NAN_BOXED(3238215885,32,FLEN)
NAN_BOXED(4223664128,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
