LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

entity eightToOneMux is 
	port (
		s: in std_logic_vector(2 downto 0);
		w: in std_logic_vector(7 downto 0);
		o: out std_logic;
		);
end entity;

architecture basic of FourToOneMux is
begin

m <= 	w when s = "00" else
		x when s="10" else
		y when s="01" else
		z;
--	m <= (w and (not(s(1)) and not(s(0)))) or 
--	(x and (not(s(1))and s(0))) or
--	(y and (s(1) and not(s(0)))) or 
--	(z and (s(1) and s(0)));

end basic;
