Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: connect4_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "connect4_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "connect4_top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : connect4_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4\FSM.v" into library work
Parsing module <FSM>.
Analyzing Verilog file "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4\DisplayGameStatus.v" into library work
Parsing module <DisplayGameStatus>.
Analyzing Verilog file "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4\ClockDelay.v" into library work
Parsing module <ClockDelay>.
Analyzing Verilog file "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4\connect4_top.v" into library work
Parsing verilog file "ColumnSelector.v" included at line 2.
Parsing module <ColumnSelector>.
Parsing verilog file "ColumnCalculator.v" included at line 3.
Parsing module <ColumnCalculator>.
Parsing verilog file "ButtonPressDetector.v" included at line 4.
Parsing module <ButtonPressDetector>.
Parsing verilog file "DetectWinner.v" included at line 5.
Parsing module <DetectWinner>.
Parsing verilog file "ThreeBitCounter.v" included at line 6.
Parsing module <ThreeBitCounter>.
Parsing module <connect4_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <connect4_top>.

Elaborating module <ClockDelay>.
WARNING:HDLCompiler:413 - "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4\ClockDelay.v" Line 29: Result of 29-bit expression is truncated to fit in 28-bit target.

Elaborating module <ColumnCalculator>.

Elaborating module <ThreeBitCounter>.

Elaborating module <ColumnSelector>.

Elaborating module <FSM>.

Elaborating module <DetectWinner>.

Elaborating module <DisplayGameStatus>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <connect4_top>.
    Related source file is "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4\connect4_top.v".
        column = 3'b001
        statep = 2'b01
    Summary:
	inferred  32 Multiplexer(s).
Unit <connect4_top> synthesized.

Synthesizing Unit <ClockDelay>.
    Related source file is "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4\ClockDelay.v".
    Found 1-bit register for signal <clk_out>.
    Found 28-bit register for signal <count>.
    Found 28-bit adder for signal <count[27]_GND_2_o_add_1_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
Unit <ClockDelay> synthesized.

Synthesizing Unit <ColumnCalculator>.
    Related source file is "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4/ColumnCalculator.v".
    Found 5-bit register for signal <column_position>.
    Found 2-bit register for signal <c_register>.
    Found 1-bit register for signal <add>.
    Found 5-bit adder for signal <counter_1[2]_GND_3_o_add_6_OUT> created at line 60.
    Found 5-bit adder for signal <counter_2[2]_GND_3_o_add_10_OUT> created at line 74.
    Found 5-bit adder for signal <counter_3[2]_GND_3_o_add_14_OUT> created at line 87.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ColumnCalculator> synthesized.

Synthesizing Unit <ThreeBitCounter>.
    Related source file is "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4/ThreeBitCounter.v".
    Found 3-bit register for signal <counter_1>.
    Found 3-bit register for signal <counter_2>.
    Found 3-bit register for signal <counter_3>.
    Found 3-bit register for signal <counter_0>.
    Found 3-bit adder for signal <counter_0[2]_GND_4_o_add_2_OUT> created at line 31.
    Found 3-bit adder for signal <counter_1[2]_GND_4_o_add_3_OUT> created at line 32.
    Found 3-bit adder for signal <counter_2[2]_GND_4_o_add_4_OUT> created at line 33.
    Found 3-bit adder for signal <counter_3[2]_GND_4_o_add_5_OUT> created at line 34.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <ThreeBitCounter> synthesized.

Synthesizing Unit <ColumnSelector>.
    Related source file is "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4/ColumnSelector.v".
        GAME_INIT = 2'b00
        P1_TURN = 2'b01
        P2_TURN = 2'b10
        END_GAME = 2'b11
    Found 16-bit register for signal <out_players_cells>.
    Found 1-bit register for signal <next_player>.
    Found 16-bit register for signal <out_gameboard>.
    Found 5-bit comparator lessequal for signal <n0020> created at line 40
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  53 Multiplexer(s).
Unit <ColumnSelector> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4\FSM.v".
        GAME_INIT = 2'b00
        P1_TURN = 2'b01
        P2_TURN = 2'b10
        END_GAME = 2'b11
        NEXT_TURN = 2'b00
        P1_WIN = 2'b01
        P2_WIN = 2'b10
        TIE_GAME = 2'b11
        STILL_PLAYING = 2'b00
        P1_WINS = 2'b01
        P2_WINS = 2'b10
        TIE = 2'b11
    Found 2-bit register for signal <current_state>.
    Found 2-bit register for signal <out_game_status>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

Synthesizing Unit <DetectWinner>.
    Related source file is "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4/DetectWinner.v".
        still_playing = 2'b00
        p1_wins = 2'b01
        p2_wins = 2'b10
        tie = 2'b11
    Found 2-bit register for signal <game_status>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
Unit <DetectWinner> synthesized.

Synthesizing Unit <DisplayGameStatus>.
    Related source file is "C:\Users\vince\Desktop\Xilinx Projects\INEL5206-Connect4\Connect4\DisplayGameStatus.v".
        STILL_PLAYING = 2'b00
        P1_WINS = 2'b01
        P2_WINS = 2'b10
        TIE = 2'b11
        GAME_INIT = 2'b00
        P1_TURN = 2'b01
        P2_TURN = 2'b10
        END_GAME = 2'b11
    Found 7-bit register for signal <LEDs>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <DisplayGameStatus> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 28-bit adder                                          : 1
 3-bit adder                                           : 4
 5-bit adder                                           : 3
# Registers                                            : 15
 1-bit register                                        : 3
 16-bit register                                       : 2
 2-bit register                                        : 3
 28-bit register                                       : 1
 3-bit register                                        : 4
 5-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 114
 1-bit 2-to-1 multiplexer                              : 33
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 25
 32-bit 2-to-1 multiplexer                             : 48
 5-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ClockDelay>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ClockDelay> synthesized (advanced).

Synthesizing (advanced) Unit <ThreeBitCounter>.
The following registers are absorbed into counter <counter_1>: 1 register on signal <counter_1>.
The following registers are absorbed into counter <counter_2>: 1 register on signal <counter_2>.
The following registers are absorbed into counter <counter_3>: 1 register on signal <counter_3>.
The following registers are absorbed into counter <counter_0>: 1 register on signal <counter_0>.
Unit <ThreeBitCounter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 3
# Counters                                             : 5
 28-bit up counter                                     : 1
 3-bit up counter                                      : 4
# Registers                                            : 53
 Flip-Flops                                            : 53
# Comparators                                          : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 114
 1-bit 2-to-1 multiplexer                              : 33
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 25
 32-bit 2-to-1 multiplexer                             : 48
 5-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <LEDs_1> in Unit <DisplayGameStatus> is equivalent to the following 2 FFs/Latches, which will be removed : <LEDs_2> <LEDs_5> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fsm/FSM_0> on signal <current_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------

Optimizing unit <connect4_top> ...

Optimizing unit <ThreeBitCounter> ...

Optimizing unit <FSM> ...

Optimizing unit <DetectWinner> ...

Optimizing unit <ColumnCalculator> ...

Optimizing unit <ColumnSelector> ...

Optimizing unit <DisplayGameStatus> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block connect4_top, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 93
 Flip-Flops                                            : 93

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : connect4_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 260
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 27
#      LUT2                        : 38
#      LUT3                        : 18
#      LUT4                        : 17
#      LUT5                        : 29
#      LUT6                        : 60
#      MUXCY                       : 27
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 93
#      FD                          : 5
#      FDC                         : 4
#      FDCE                        : 12
#      FDE                         : 38
#      FDR                         : 29
#      FDS                         : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 78
#      IBUF                        : 6
#      OBUF                        : 72

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              93  out of  11440     0%  
 Number of Slice LUTs:                  198  out of   5720     3%  
    Number used as Logic:               198  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    198
   Number with an unused Flip Flop:     105  out of    198    53%  
   Number with an unused LUT:             0  out of    198     0%  
   Number of fully used LUT-FF pairs:    93  out of    198    46%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          79
 Number of bonded IOBs:                  79  out of    200    39%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 29    |
CD/clk_out                         | BUFG                   | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.608ns (Maximum Frequency: 151.327MHz)
   Minimum input arrival time before clock: 3.960ns
   Maximum output required time after clock: 4.678ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.437ns (frequency: 225.395MHz)
  Total number of paths / destination ports: 1219 / 58
-------------------------------------------------------------------------
Delay:               4.437ns (Levels of Logic = 2)
  Source:            CD/count_20 (FF)
  Destination:       CD/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: CD/count_20 to CD/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  CD/count_20 (CD/count_20)
     LUT6:I0->O            1   0.203   0.924  CD/GND_2_o_GND_2_o_equal_3_o<27>1 (CD/GND_2_o_GND_2_o_equal_3_o<27>)
     LUT5:I0->O           29   0.203   1.249  CD/GND_2_o_GND_2_o_equal_3_o<27>6 (CD/GND_2_o_GND_2_o_equal_3_o)
     FDR:R                     0.430          CD/count_0
    ----------------------------------------
    Total                      4.437ns (1.283ns logic, 3.154ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CD/clk_out'
  Clock period: 6.608ns (frequency: 151.327MHz)
  Total number of paths / destination ports: 1009 / 111
-------------------------------------------------------------------------
Delay:               3.304ns (Levels of Logic = 3)
  Source:            tbc/counter_2_2 (FF)
  Destination:       columnCounter/c_register_1 (FF)
  Source Clock:      CD/clk_out falling
  Destination Clock: CD/clk_out rising

  Data Path: tbc/counter_2_2 to columnCounter/c_register_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.943  tbc/counter_2_2 (tbc/counter_2_2)
     LUT3:I0->O            2   0.205   0.617  columnCounter/n0010<2>1 (columnCounter/n0010)
     LUT6:I5->O            1   0.205   0.580  columnCounter/selected_column[3]_c_register[1]_select_23_OUT<1>_SW0 (N5)
     LUT5:I4->O            1   0.205   0.000  columnCounter/selected_column[3]_c_register[1]_select_23_OUT<1> (columnCounter/selected_column[3]_c_register[1]_select_23_OUT<1>)
     FDE:D                     0.102          columnCounter/c_register_1
    ----------------------------------------
    Total                      3.304ns (1.164ns logic, 2.140ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CD/clk_out'
  Total number of paths / destination ports: 108 / 34
-------------------------------------------------------------------------
Offset:              3.960ns (Levels of Logic = 4)
  Source:            Switch_1 (PAD)
  Destination:       columnCounter/c_register_1 (FF)
  Destination Clock: CD/clk_out rising

  Data Path: Switch_1 to columnCounter/c_register_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.369  Switch_1_IBUF (Switch_1_IBUF)
     LUT6:I0->O            1   0.203   0.000  columnCounter/selected_column[3]_PWR_3_o_select_22_OUT<1>1_G (N20)
     MUXF7:I1->O           2   0.140   0.721  columnCounter/selected_column[3]_PWR_3_o_select_22_OUT<1>1 (columnCounter/selected_column[3]_PWR_3_o_select_22_OUT<1>)
     LUT5:I3->O            1   0.203   0.000  columnCounter/selected_column[3]_c_register[1]_select_23_OUT<1> (columnCounter/selected_column[3]_c_register[1]_select_23_OUT<1>)
     FDE:D                     0.102          columnCounter/c_register_1
    ----------------------------------------
    Total                      3.960ns (1.870ns logic, 2.090ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CD/clk_out'
  Total number of paths / destination ports: 103 / 71
-------------------------------------------------------------------------
Offset:              4.678ns (Levels of Logic = 2)
  Source:            columnSelector/out_gameboard_3 (FF)
  Destination:       P9_leds<7> (PAD)
  Source Clock:      CD/clk_out rising

  Data Path: columnSelector/out_gameboard_3 to P9_leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.447   0.878  columnSelector/out_gameboard_3 (columnSelector/out_gameboard_3)
     LUT2:I0->O            1   0.203   0.579  Mmux_P9_leds<7>11 (P9_leds_7_OBUF)
     OBUF:I->O                 2.571          P9_leds_7_OBUF (P9_leds<7>)
    ----------------------------------------
    Total                      4.678ns (3.221ns logic, 1.457ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            CD/clk_out (FF)
  Destination:       clock_pos (PAD)
  Source Clock:      clk rising

  Data Path: CD/clk_out to clock_pos
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  CD/clk_out (CD/clk_out)
     OBUF:I->O                 2.571          clock_pos_OBUF (clock_pos)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CD/clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CD/clk_out     |    6.134|    3.304|    2.567|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.437|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.51 secs
 
--> 

Total memory usage is 4502424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

