# RISC-V-Ladder
A out-of-order, dual issueed RISC-V core and SOC, a working project.
Implemented using chisel.
