{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581068986560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581068986565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 01:49:46 2020 " "Processing started: Fri Feb 07 01:49:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581068986565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068986565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scara_controller -c scara_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off scara_controller -c scara_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068986565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581068987237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581068987237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scripts/sindeg.sv 1 1 " "Found 1 design units, including 1 entities, in source file scripts/sindeg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SinDeg " "Found entity 1: SinDeg" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068996514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scripts/cosdeg.sv 1 1 " "Found 1 design units, including 1 entities, in source file scripts/cosdeg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CosDeg " "Found entity 1: CosDeg" {  } { { "scripts/CosDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/CosDeg.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068996519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jacobian.sv 1 1 " "Found 1 design units, including 1 entities, in source file jacobian.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Jacobian " "Found entity 1: Jacobian" {  } { { "Jacobian.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Jacobian.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068996524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FK fk scara_controller.sv(55) " "Verilog HDL Declaration information at scara_controller.sv(55): object \"FK\" differs only in case from object \"fk\" in the same scope" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581068996527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scara_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file scara_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scara_controller " "Found entity 1: scara_controller" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068996528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "degrees_to_steps.sv 1 1 " "Found 1 design units, including 1 entities, in source file degrees_to_steps.sv" { { "Info" "ISGN_ENTITY_NAME" "1 degrees_to_steps " "Found entity 1: degrees_to_steps" {  } { { "degrees_to_steps.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/degrees_to_steps.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068996533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_inv_jac.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiply_inv_jac.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_inv_jac " "Found entity 1: multiply_inv_jac" {  } { { "multiply_inv_jac.bdf" "" { Schematic "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiply_inv_jac.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068996536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin.v 1 1 " "Found 1 design units, including 1 entities, in source file sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIN " "Found entity 1: SIN" {  } { { "SIN.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/SIN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068996541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardkinematics.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardkinematics.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardKinematics " "Found entity 1: ForwardKinematics" {  } { { "ForwardKinematics.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068996546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inttodouble.v 12 12 " "Found 12 design units, including 12 entities, in source file inttodouble.v" { { "Info" "ISGN_ENTITY_NAME" "1 IntToDouble_altbarrel_shift_fof " "Found entity 1: IntToDouble_altbarrel_shift_fof" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996591 ""} { "Info" "ISGN_ENTITY_NAME" "2 IntToDouble_altpriority_encoder_3v7 " "Found entity 2: IntToDouble_altpriority_encoder_3v7" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996591 ""} { "Info" "ISGN_ENTITY_NAME" "3 IntToDouble_altpriority_encoder_3e8 " "Found entity 3: IntToDouble_altpriority_encoder_3e8" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996591 ""} { "Info" "ISGN_ENTITY_NAME" "4 IntToDouble_altpriority_encoder_6v7 " "Found entity 4: IntToDouble_altpriority_encoder_6v7" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996591 ""} { "Info" "ISGN_ENTITY_NAME" "5 IntToDouble_altpriority_encoder_6e8 " "Found entity 5: IntToDouble_altpriority_encoder_6e8" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996591 ""} { "Info" "ISGN_ENTITY_NAME" "6 IntToDouble_altpriority_encoder_bv7 " "Found entity 6: IntToDouble_altpriority_encoder_bv7" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996591 ""} { "Info" "ISGN_ENTITY_NAME" "7 IntToDouble_altpriority_encoder_be8 " "Found entity 7: IntToDouble_altpriority_encoder_be8" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996591 ""} { "Info" "ISGN_ENTITY_NAME" "8 IntToDouble_altpriority_encoder_r08 " "Found entity 8: IntToDouble_altpriority_encoder_r08" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996591 ""} { "Info" "ISGN_ENTITY_NAME" "9 IntToDouble_altpriority_encoder_rf8 " "Found entity 9: IntToDouble_altpriority_encoder_rf8" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996591 ""} { "Info" "ISGN_ENTITY_NAME" "10 IntToDouble_altpriority_encoder_qb6 " "Found entity 10: IntToDouble_altpriority_encoder_qb6" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996591 ""} { "Info" "ISGN_ENTITY_NAME" "11 IntToDouble_altfp_convert_4gn " "Found entity 11: IntToDouble_altfp_convert_4gn" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996591 ""} { "Info" "ISGN_ENTITY_NAME" "12 IntToDouble " "Found entity 12: IntToDouble" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 693 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068996591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Counter.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068996596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sync " "Found entity 1: Sync" {  } { { "Sync.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068996601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 26 26 " "Found 26 design units, including 26 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_altbarrel_shift_otd " "Found entity 1: Adder_altbarrel_shift_otd" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder_altbarrel_shift_u0g " "Found entity 2: Adder_altbarrel_shift_u0g" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder_altpriority_encoder_3e8 " "Found entity 3: Adder_altpriority_encoder_3e8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "4 Adder_altpriority_encoder_6e8 " "Found entity 4: Adder_altpriority_encoder_6e8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "5 Adder_altpriority_encoder_be8 " "Found entity 5: Adder_altpriority_encoder_be8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "6 Adder_altpriority_encoder_rf8 " "Found entity 6: Adder_altpriority_encoder_rf8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "7 Adder_altpriority_encoder_3v7 " "Found entity 7: Adder_altpriority_encoder_3v7" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "8 Adder_altpriority_encoder_6v7 " "Found entity 8: Adder_altpriority_encoder_6v7" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "9 Adder_altpriority_encoder_bv7 " "Found entity 9: Adder_altpriority_encoder_bv7" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "10 Adder_altpriority_encoder_r08 " "Found entity 10: Adder_altpriority_encoder_r08" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 430 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "11 Adder_altpriority_encoder_tv8 " "Found entity 11: Adder_altpriority_encoder_tv8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "12 Adder_altpriority_encoder_te9 " "Found entity 12: Adder_altpriority_encoder_te9" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "13 Adder_altpriority_encoder_uu8 " "Found entity 13: Adder_altpriority_encoder_uu8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "14 Adder_altpriority_encoder_nh8 " "Found entity 14: Adder_altpriority_encoder_nh8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "15 Adder_altpriority_encoder_qh8 " "Found entity 15: Adder_altpriority_encoder_qh8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 619 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "16 Adder_altpriority_encoder_vh8 " "Found entity 16: Adder_altpriority_encoder_vh8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 652 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "17 Adder_altpriority_encoder_fj8 " "Found entity 17: Adder_altpriority_encoder_fj8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 685 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "18 Adder_altpriority_encoder_hi9 " "Found entity 18: Adder_altpriority_encoder_hi9" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "19 Adder_altpriority_encoder_n28 " "Found entity 19: Adder_altpriority_encoder_n28" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "20 Adder_altpriority_encoder_q28 " "Found entity 20: Adder_altpriority_encoder_q28" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 787 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "21 Adder_altpriority_encoder_v28 " "Found entity 21: Adder_altpriority_encoder_v28" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "22 Adder_altpriority_encoder_f48 " "Found entity 22: Adder_altpriority_encoder_f48" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "23 Adder_altpriority_encoder_h39 " "Found entity 23: Adder_altpriority_encoder_h39" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 871 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "24 Adder_altpriority_encoder_ina " "Found entity 24: Adder_altpriority_encoder_ina" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "25 Adder_altfp_add_sub_hhk " "Found entity 25: Adder_altfp_add_sub_hhk" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 952 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""} { "Info" "ISGN_ENTITY_NAME" "26 Adder " "Found entity 26: Adder" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 3486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068996664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068996664 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Multiplier.v " "Can't analyze file -- file Multiplier.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1581068996672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MultComplete Jacobian.sv(121) " "Verilog HDL Implicit Net warning at Jacobian.sv(121): created implicit net for \"MultComplete\"" {  } { { "Jacobian.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Jacobian.sv" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068996672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_read Jacobian.sv(156) " "Verilog HDL Implicit Net warning at Jacobian.sv(156): created implicit net for \"data_read\"" {  } { { "Jacobian.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Jacobian.sv" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068996672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "scara_controller " "Elaborating entity \"scara_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581068996924 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JEnable scara_controller.sv(49) " "Verilog HDL or VHDL warning at scara_controller.sv(49): object \"JEnable\" assigned a value but never read" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581068996925 "|scara_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JReset scara_controller.sv(49) " "Verilog HDL or VHDL warning at scara_controller.sv(49): object \"JReset\" assigned a value but never read" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581068996925 "|scara_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JIEnable scara_controller.sv(50) " "Verilog HDL or VHDL warning at scara_controller.sv(50): object \"JIEnable\" assigned a value but never read" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581068996925 "|scara_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JIReset scara_controller.sv(50) " "Verilog HDL or VHDL warning at scara_controller.sv(50): object \"JIReset\" assigned a value but never read" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581068996925 "|scara_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MULTEnable scara_controller.sv(51) " "Verilog HDL or VHDL warning at scara_controller.sv(51): object \"MULTEnable\" assigned a value but never read" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581068996925 "|scara_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MULTReset scara_controller.sv(51) " "Verilog HDL or VHDL warning at scara_controller.sv(51): object \"MULTReset\" assigned a value but never read" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581068996925 "|scara_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CONVEnable scara_controller.sv(52) " "Verilog HDL or VHDL warning at scara_controller.sv(52): object \"CONVEnable\" assigned a value but never read" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581068996925 "|scara_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CONVReset scara_controller.sv(52) " "Verilog HDL or VHDL warning at scara_controller.sv(52): object \"CONVReset\" assigned a value but never read" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581068996925 "|scara_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "CONVDone scara_controller.sv(52) " "Verilog HDL warning at scara_controller.sv(52): object CONVDone used but never assigned" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1581068996926 "|scara_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_state scara_controller.sv(56) " "Verilog HDL or VHDL warning at scara_controller.sv(56): object \"next_state\" assigned a value but never read" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581068996926 "|scara_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "th1_steps scara_controller.sv(33) " "Output port \"th1_steps\" at scara_controller.sv(33) has no driver" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581068996926 "|scara_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "th2_steps scara_controller.sv(34) " "Output port \"th2_steps\" at scara_controller.sv(34) has no driver" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581068996926 "|scara_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardKinematics ForwardKinematics:fk " "Elaborating entity \"ForwardKinematics\" for hierarchy \"ForwardKinematics:fk\"" {  } { { "scara_controller.sv" "fk" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068996927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble ForwardKinematics:fk\|IntToDouble:l1conv " "Elaborating entity \"IntToDouble\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\"" {  } { { "ForwardKinematics.sv" "l1conv" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068996938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altfp_convert_4gn ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component " "Elaborating entity \"IntToDouble_altfp_convert_4gn\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\"" {  } { { "IntToDouble.v" "IntToDouble_altfp_convert_4gn_component" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068996947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altbarrel_shift_fof ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altbarrel_shift_fof:altbarrel_shift5 " "Elaborating entity \"IntToDouble_altbarrel_shift_fof\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altbarrel_shift_fof:altbarrel_shift5\"" {  } { { "IntToDouble.v" "altbarrel_shift5" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068996956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_qb6 ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"IntToDouble_altpriority_encoder_qb6\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "IntToDouble.v" "altpriority_encoder2" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068996966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_r08 ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6 " "Elaborating entity \"IntToDouble_altpriority_encoder_r08\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\"" {  } { { "IntToDouble.v" "altpriority_encoder6" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068996974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_bv7 ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8 " "Elaborating entity \"IntToDouble_altpriority_encoder_bv7\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\"" {  } { { "IntToDouble.v" "altpriority_encoder8" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068996983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_6v7 ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6v7:altpriority_encoder10 " "Elaborating entity \"IntToDouble_altpriority_encoder_6v7\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6v7:altpriority_encoder10\"" {  } { { "IntToDouble.v" "altpriority_encoder10" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068996992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_3v7 ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6v7:altpriority_encoder10\|IntToDouble_altpriority_encoder_3v7:altpriority_encoder12 " "Elaborating entity \"IntToDouble_altpriority_encoder_3v7\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6v7:altpriority_encoder10\|IntToDouble_altpriority_encoder_3v7:altpriority_encoder12\"" {  } { { "IntToDouble.v" "altpriority_encoder12" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_3e8 ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6v7:altpriority_encoder10\|IntToDouble_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"IntToDouble_altpriority_encoder_3e8\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6v7:altpriority_encoder10\|IntToDouble_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "IntToDouble.v" "altpriority_encoder13" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_6e8 ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"IntToDouble_altpriority_encoder_6e8\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "IntToDouble.v" "altpriority_encoder11" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_be8 ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_be8:altpriority_encoder9 " "Elaborating entity \"IntToDouble_altpriority_encoder_be8\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_be8:altpriority_encoder9\"" {  } { { "IntToDouble.v" "altpriority_encoder9" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_rf8 ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_rf8:altpriority_encoder7 " "Elaborating entity \"IntToDouble_altpriority_encoder_rf8\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_rf8:altpriority_encoder7\"" {  } { { "IntToDouble.v" "altpriority_encoder7" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1\"" {  } { { "IntToDouble.v" "add_sub1" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1\"" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 602 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068997261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068997261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068997261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068997261 ""}  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 602 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581068997261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_npe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_npe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_npe " "Found entity 1: add_sub_npe" {  } { { "db/add_sub_npe.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_npe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068997311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068997311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_npe ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1\|add_sub_npe:auto_generated " "Elaborating entity \"add_sub_npe\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1\|add_sub_npe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3\"" {  } { { "IntToDouble.v" "add_sub3" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3\"" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 627 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068997330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068997330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068997330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068997330 ""}  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 627 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581068997330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mqe " "Found entity 1: add_sub_mqe" {  } { { "db/add_sub_mqe.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_mqe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068997380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068997380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mqe ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3\|add_sub_mqe:auto_generated " "Elaborating entity \"add_sub_mqe\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3\|add_sub_mqe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4\"" {  } { { "IntToDouble.v" "cmpr4" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4\"" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 653 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068997425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068997425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068997425 ""}  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 653 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581068997425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2gg " "Found entity 1: cmpr_2gg" {  } { { "db/cmpr_2gg.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/cmpr_2gg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068997476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068997476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2gg ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4\|cmpr_2gg:auto_generated " "Elaborating entity \"cmpr_2gg\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4\|cmpr_2gg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997478 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clocktimer.sv 1 1 " "Using design file clocktimer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTimer " "Found entity 1: ClockTimer" {  } { { "clocktimer.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/clocktimer.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068997784 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1581068997784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTimer ForwardKinematics:fk\|ClockTimer:LConvTime " "Elaborating entity \"ClockTimer\" for hierarchy \"ForwardKinematics:fk\|ClockTimer:LConvTime\"" {  } { { "ForwardKinematics.sv" "LConvTime" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997786 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res clocktimer.sv(34) " "Verilog HDL Always Construct warning at clocktimer.sv(34): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "clocktimer.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/clocktimer.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581068997787 "|scara_controller|ForwardKinematics:x|ClockTimer:LConvTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 clocktimer.sv(52) " "Verilog HDL assignment warning at clocktimer.sv(52): truncated value with size 32 to match size of target (10)" {  } { { "clocktimer.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/clocktimer.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581068997787 "|scara_controller|ForwardKinematics:x|ClockTimer:LConvTime"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter ForwardKinematics:fk\|ClockTimer:LConvTime\|Counter:c1 " "Elaborating entity \"Counter\" for hierarchy \"ForwardKinematics:fk\|ClockTimer:LConvTime\|Counter:c1\"" {  } { { "clocktimer.sv" "c1" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/clocktimer.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997789 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Counter.sv(24) " "Verilog HDL assignment warning at Counter.sv(24): truncated value with size 32 to match size of target (10)" {  } { { "Counter.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Counter.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581068997790 "|scara_controller|ForwardKinematics:x|ClockTimer:LConvTime|Counter:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinDeg ForwardKinematics:fk\|SinDeg:sine " "Elaborating entity \"SinDeg\" for hierarchy \"ForwardKinematics:fk\|SinDeg:sine\"" {  } { { "ForwardKinematics.sv" "sine" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CosDeg ForwardKinematics:fk\|CosDeg:cosine " "Elaborating entity \"CosDeg\" for hierarchy \"ForwardKinematics:fk\|CosDeg:cosine\"" {  } { { "ForwardKinematics.sv" "cosine" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997806 ""}
{ "Warning" "WSGN_SEARCH_FILE" "doublemultiply.sv 1 1 " "Using design file doublemultiply.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DoubleMultiply " "Found entity 1: DoubleMultiply" {  } { { "doublemultiply.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/doublemultiply.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068997838 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1581068997838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoubleMultiply ForwardKinematics:fk\|DoubleMultiply:multL1Sine " "Elaborating entity \"DoubleMultiply\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\"" {  } { { "ForwardKinematics.sv" "multL1Sine" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997840 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "count doublemultiply.sv(31) " "Output port \"count\" at doublemultiply.sv(31) has no driver" {  } { { "doublemultiply.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/doublemultiply.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581068997842 "|scara_controller|ForwardKinematics:x|DoubleMultiply:multL1Sine"}
{ "Warning" "WSGN_SEARCH_FILE" "srlatch.sv 1 1 " "Using design file srlatch.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SRLatch " "Found entity 1: SRLatch" {  } { { "srlatch.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/srlatch.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068997860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1581068997860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRLatch ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|SRLatch:InCtrl " "Elaborating entity \"SRLatch\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|SRLatch:InCtrl\"" {  } { { "doublemultiply.sv" "InCtrl" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/doublemultiply.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997862 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplierfp.v 2 2 " "Using design file multiplierfp.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplierFP_altfp_mult_e0r " "Found entity 1: MultiplierFP_altfp_mult_e0r" {  } { { "multiplierfp.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiplierfp.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068997918 ""} { "Info" "ISGN_ENTITY_NAME" "2 MultiplierFP " "Found entity 2: MultiplierFP" {  } { { "multiplierfp.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiplierfp.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068997918 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1581068997918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplierFP ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult " "Elaborating entity \"MultiplierFP\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\"" {  } { { "doublemultiply.sv" "mult" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/doublemultiply.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplierFP_altfp_mult_e0r ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component " "Elaborating entity \"MultiplierFP_altfp_mult_e0r\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\"" {  } { { "multiplierfp.v" "MultiplierFP_altfp_mult_e0r_component" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiplierfp.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_add_adder\"" {  } { { "multiplierfp.v" "exp_add_adder" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiplierfp.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_add_adder\"" {  } { { "multiplierfp.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiplierfp.v" 423 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068997937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068997937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068997937 ""}  } { { "multiplierfp.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiplierfp.v" 423 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581068997937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ud.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7ud.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ud " "Found entity 1: add_sub_7ud" {  } { { "db/add_sub_7ud.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_7ud.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068997989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068997989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7ud ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_add_adder\|add_sub_7ud:auto_generated " "Elaborating entity \"add_sub_7ud\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_add_adder\|add_sub_7ud:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068997992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "multiplierfp.v" "exp_adj_adder" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiplierfp.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "multiplierfp.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiplierfp.v" 447 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068998005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068998005 ""}  } { { "multiplierfp.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiplierfp.v" 447 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581068998005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nka " "Found entity 1: add_sub_nka" {  } { { "db/add_sub_nka.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_nka.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068998059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068998059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nka ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_adj_adder\|add_sub_nka:auto_generated " "Elaborating entity \"add_sub_nka\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_adj_adder\|add_sub_nka:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "multiplierfp.v" "exp_bias_subtr" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiplierfp.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "multiplierfp.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiplierfp.v" 470 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068998075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068998075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068998075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068998075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068998075 ""}  } { { "multiplierfp.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiplierfp.v" 470 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581068998075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ldg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ldg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ldg " "Found entity 1: add_sub_ldg" {  } { { "db/add_sub_ldg.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_ldg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068998127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068998127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ldg ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_bias_subtr\|add_sub_ldg:auto_generated " "Elaborating entity \"add_sub_ldg\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_bias_subtr\|add_sub_ldg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:man_round_adder\"" {  } { { "multiplierfp.v" "man_round_adder" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiplierfp.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:man_round_adder\"" {  } { { "multiplierfp.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiplierfp.v" 496 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068998143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 54 " "Parameter \"lpm_width\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068998143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068998143 ""}  } { { "multiplierfp.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiplierfp.v" 496 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581068998143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dmb " "Found entity 1: add_sub_dmb" {  } { { "db/add_sub_dmb.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_dmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068998196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068998196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dmb ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:man_round_adder\|add_sub_dmb:auto_generated " "Elaborating entity \"add_sub_dmb\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:man_round_adder\|add_sub_dmb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_mult:man_product2_mult\"" {  } { { "multiplierfp.v" "man_product2_mult" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiplierfp.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_mult:man_product2_mult\"" {  } { { "multiplierfp.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiplierfp.v" 518 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068998255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068998255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 53 " "Parameter \"lpm_widtha\" = \"53\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068998255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 53 " "Parameter \"lpm_widthb\" = \"53\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068998255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 106 " "Parameter \"lpm_widthp\" = \"106\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068998255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068998255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068998255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068998255 ""}  } { { "multiplierfp.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiplierfp.v" 518 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581068998255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jvs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jvs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jvs " "Found entity 1: mult_jvs" {  } { { "db/mult_jvs.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/mult_jvs.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068998311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068998311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_jvs ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_mult:man_product2_mult\|mult_jvs:auto_generated " "Elaborating entity \"mult_jvs\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_mult:man_product2_mult\|mult_jvs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTimer ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|ClockTimer:MultTime " "Elaborating entity \"ClockTimer\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|ClockTimer:MultTime\"" {  } { { "doublemultiply.sv" "MultTime" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/doublemultiply.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998327 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res clocktimer.sv(34) " "Verilog HDL Always Construct warning at clocktimer.sv(34): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "clocktimer.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/clocktimer.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581068998327 "|scara_controller|ForwardKinematics:x|DoubleMultiply:multL1Sine|ClockTimer:MultTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clocktimer.sv(52) " "Verilog HDL assignment warning at clocktimer.sv(52): truncated value with size 32 to match size of target (5)" {  } { { "clocktimer.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/clocktimer.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581068998328 "|scara_controller|ForwardKinematics:x|DoubleMultiply:multL1Sine|ClockTimer:MultTime"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|ClockTimer:MultTime\|Counter:c1 " "Elaborating entity \"Counter\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|ClockTimer:MultTime\|Counter:c1\"" {  } { { "clocktimer.sv" "c1" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/clocktimer.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Counter.sv(24) " "Verilog HDL assignment warning at Counter.sv(24): truncated value with size 32 to match size of target (5)" {  } { { "Counter.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Counter.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581068998330 "|scara_controller|ForwardKinematics:x|DoubleMultiply:multL1Sine|ClockTimer:MultTime|Counter:c1"}
{ "Warning" "WSGN_SEARCH_FILE" "doubleadder.sv 1 1 " "Using design file doubleadder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DoubleAdder " "Found entity 1: DoubleAdder" {  } { { "doubleadder.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/doubleadder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068998592 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1581068998592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoubleAdder ForwardKinematics:fk\|DoubleAdder:addy " "Elaborating entity \"DoubleAdder\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\"" {  } { { "ForwardKinematics.sv" "addy" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy " "Elaborating entity \"Adder\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\"" {  } { { "doubleadder.sv" "addy" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/doubleadder.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altfp_add_sub_hhk ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component " "Elaborating entity \"Adder_altfp_add_sub_hhk\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\"" {  } { { "Adder.v" "Adder_altfp_add_sub_hhk_component" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 3512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altbarrel_shift_otd ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altbarrel_shift_otd:lbarrel_shift " "Elaborating entity \"Adder_altbarrel_shift_otd\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altbarrel_shift_otd:lbarrel_shift\"" {  } { { "Adder.v" "lbarrel_shift" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altbarrel_shift_u0g ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altbarrel_shift_u0g:rbarrel_shift " "Elaborating entity \"Adder_altbarrel_shift_u0g\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altbarrel_shift_u0g:rbarrel_shift\"" {  } { { "Adder.v" "rbarrel_shift" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_uu8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt " "Elaborating entity \"Adder_altpriority_encoder_uu8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\"" {  } { { "Adder.v" "leading_zeroes_cnt" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 1661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_tv8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7 " "Elaborating entity \"Adder_altpriority_encoder_tv8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\"" {  } { { "Adder.v" "altpriority_encoder7" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_rf8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_rf8:altpriority_encoder10 " "Elaborating entity \"Adder_altpriority_encoder_rf8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "Adder.v" "altpriority_encoder10" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_be8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_rf8:altpriority_encoder10\|Adder_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"Adder_altpriority_encoder_be8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_rf8:altpriority_encoder10\|Adder_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "Adder.v" "altpriority_encoder11" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_6e8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_rf8:altpriority_encoder10\|Adder_altpriority_encoder_be8:altpriority_encoder11\|Adder_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"Adder_altpriority_encoder_6e8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_rf8:altpriority_encoder10\|Adder_altpriority_encoder_be8:altpriority_encoder11\|Adder_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "Adder.v" "altpriority_encoder13" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_3e8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_rf8:altpriority_encoder10\|Adder_altpriority_encoder_be8:altpriority_encoder11\|Adder_altpriority_encoder_6e8:altpriority_encoder13\|Adder_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"Adder_altpriority_encoder_3e8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_rf8:altpriority_encoder10\|Adder_altpriority_encoder_be8:altpriority_encoder11\|Adder_altpriority_encoder_6e8:altpriority_encoder13\|Adder_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "Adder.v" "altpriority_encoder15" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_r08 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_r08:altpriority_encoder9 " "Elaborating entity \"Adder_altpriority_encoder_r08\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "Adder.v" "altpriority_encoder9" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_bv7 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_r08:altpriority_encoder9\|Adder_altpriority_encoder_bv7:altpriority_encoder17 " "Elaborating entity \"Adder_altpriority_encoder_bv7\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_r08:altpriority_encoder9\|Adder_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "Adder.v" "altpriority_encoder17" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_6v7 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_r08:altpriority_encoder9\|Adder_altpriority_encoder_bv7:altpriority_encoder17\|Adder_altpriority_encoder_6v7:altpriority_encoder19 " "Elaborating entity \"Adder_altpriority_encoder_6v7\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_r08:altpriority_encoder9\|Adder_altpriority_encoder_bv7:altpriority_encoder17\|Adder_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "Adder.v" "altpriority_encoder19" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_3v7 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_r08:altpriority_encoder9\|Adder_altpriority_encoder_bv7:altpriority_encoder17\|Adder_altpriority_encoder_6v7:altpriority_encoder19\|Adder_altpriority_encoder_3v7:altpriority_encoder21 " "Elaborating entity \"Adder_altpriority_encoder_3v7\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_r08:altpriority_encoder9\|Adder_altpriority_encoder_bv7:altpriority_encoder17\|Adder_altpriority_encoder_6v7:altpriority_encoder19\|Adder_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "Adder.v" "altpriority_encoder21" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_te9 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_te9:altpriority_encoder8 " "Elaborating entity \"Adder_altpriority_encoder_te9\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_te9:altpriority_encoder8\"" {  } { { "Adder.v" "altpriority_encoder8" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068998931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_ina ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt " "Elaborating entity \"Adder_altpriority_encoder_ina\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\"" {  } { { "Adder.v" "trailing_zeros_cnt" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_hi9 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25 " "Elaborating entity \"Adder_altpriority_encoder_hi9\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25\"" {  } { { "Adder.v" "altpriority_encoder25" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_fj8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25\|Adder_altpriority_encoder_fj8:altpriority_encoder27 " "Elaborating entity \"Adder_altpriority_encoder_fj8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25\|Adder_altpriority_encoder_fj8:altpriority_encoder27\"" {  } { { "Adder.v" "altpriority_encoder27" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_vh8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25\|Adder_altpriority_encoder_fj8:altpriority_encoder27\|Adder_altpriority_encoder_vh8:altpriority_encoder29 " "Elaborating entity \"Adder_altpriority_encoder_vh8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25\|Adder_altpriority_encoder_fj8:altpriority_encoder27\|Adder_altpriority_encoder_vh8:altpriority_encoder29\"" {  } { { "Adder.v" "altpriority_encoder29" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_qh8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25\|Adder_altpriority_encoder_fj8:altpriority_encoder27\|Adder_altpriority_encoder_vh8:altpriority_encoder29\|Adder_altpriority_encoder_qh8:altpriority_encoder31 " "Elaborating entity \"Adder_altpriority_encoder_qh8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25\|Adder_altpriority_encoder_fj8:altpriority_encoder27\|Adder_altpriority_encoder_vh8:altpriority_encoder29\|Adder_altpriority_encoder_qh8:altpriority_encoder31\"" {  } { { "Adder.v" "altpriority_encoder31" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_nh8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25\|Adder_altpriority_encoder_fj8:altpriority_encoder27\|Adder_altpriority_encoder_vh8:altpriority_encoder29\|Adder_altpriority_encoder_qh8:altpriority_encoder31\|Adder_altpriority_encoder_nh8:altpriority_encoder33 " "Elaborating entity \"Adder_altpriority_encoder_nh8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25\|Adder_altpriority_encoder_fj8:altpriority_encoder27\|Adder_altpriority_encoder_vh8:altpriority_encoder29\|Adder_altpriority_encoder_qh8:altpriority_encoder31\|Adder_altpriority_encoder_nh8:altpriority_encoder33\"" {  } { { "Adder.v" "altpriority_encoder33" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_h39 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26 " "Elaborating entity \"Adder_altpriority_encoder_h39\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26\"" {  } { { "Adder.v" "altpriority_encoder26" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_f48 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26\|Adder_altpriority_encoder_f48:altpriority_encoder36 " "Elaborating entity \"Adder_altpriority_encoder_f48\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26\|Adder_altpriority_encoder_f48:altpriority_encoder36\"" {  } { { "Adder.v" "altpriority_encoder36" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_v28 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26\|Adder_altpriority_encoder_f48:altpriority_encoder36\|Adder_altpriority_encoder_v28:altpriority_encoder38 " "Elaborating entity \"Adder_altpriority_encoder_v28\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26\|Adder_altpriority_encoder_f48:altpriority_encoder36\|Adder_altpriority_encoder_v28:altpriority_encoder38\"" {  } { { "Adder.v" "altpriority_encoder38" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_q28 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26\|Adder_altpriority_encoder_f48:altpriority_encoder36\|Adder_altpriority_encoder_v28:altpriority_encoder38\|Adder_altpriority_encoder_q28:altpriority_encoder40 " "Elaborating entity \"Adder_altpriority_encoder_q28\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26\|Adder_altpriority_encoder_f48:altpriority_encoder36\|Adder_altpriority_encoder_v28:altpriority_encoder38\|Adder_altpriority_encoder_q28:altpriority_encoder40\"" {  } { { "Adder.v" "altpriority_encoder40" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_n28 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26\|Adder_altpriority_encoder_f48:altpriority_encoder36\|Adder_altpriority_encoder_v28:altpriority_encoder38\|Adder_altpriority_encoder_q28:altpriority_encoder40\|Adder_altpriority_encoder_n28:altpriority_encoder42 " "Elaborating entity \"Adder_altpriority_encoder_n28\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26\|Adder_altpriority_encoder_f48:altpriority_encoder36\|Adder_altpriority_encoder_v28:altpriority_encoder38\|Adder_altpriority_encoder_q28:altpriority_encoder40\|Adder_altpriority_encoder_n28:altpriority_encoder42\"" {  } { { "Adder.v" "altpriority_encoder42" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub1\"" {  } { { "Adder.v" "add_sub1" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub1\"" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2661 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068999721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068999721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068999721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068999721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068999721 ""}  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2661 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581068999721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n3i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n3i " "Found entity 1: add_sub_n3i" {  } { { "db/add_sub_n3i.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_n3i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068999775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068999775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n3i ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub1\|add_sub_n3i:auto_generated " "Elaborating entity \"add_sub_n3i\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub1\|add_sub_n3i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub3\"" {  } { { "Adder.v" "add_sub3" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub3\"" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2713 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068999803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068999803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068999803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068999803 ""}  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2713 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581068999803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qoe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qoe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qoe " "Found entity 1: add_sub_qoe" {  } { { "db/add_sub_qoe.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_qoe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068999856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068999856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qoe ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub3\|add_sub_qoe:auto_generated " "Elaborating entity \"add_sub_qoe\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub3\|add_sub_qoe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub4\"" {  } { { "Adder.v" "add_sub4" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub4\"" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2738 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068999871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068999871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068999871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068999871 ""}  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2738 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581068999871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5pe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5pe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5pe " "Found entity 1: add_sub_5pe" {  } { { "db/add_sub_5pe.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_5pe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068999924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068999924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5pe ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub4\|add_sub_5pe:auto_generated " "Elaborating entity \"add_sub_5pe\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub4\|add_sub_5pe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub5\"" {  } { { "Adder.v" "add_sub5" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub5\"" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2763 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068999940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068999940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068999940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068999940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581068999940 ""}  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2763 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581068999940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m2i " "Found entity 1: add_sub_m2i" {  } { { "db/add_sub_m2i.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_m2i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581068999993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581068999993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m2i ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub5\|add_sub_m2i:auto_generated " "Elaborating entity \"add_sub_m2i\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub5\|add_sub_m2i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581068999996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "Adder.v" "man_2comp_res_lower" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069000022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2806 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069000023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 29 " "Parameter \"lpm_width\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000023 ""}  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2806 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581069000023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_iqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iqh " "Found entity 1: add_sub_iqh" {  } { { "db/add_sub_iqh.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_iqh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581069000078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581069000078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_iqh ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_iqh:auto_generated " "Elaborating entity \"add_sub_iqh\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_iqh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069000081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "Adder.v" "man_2comp_res_upper0" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069000094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2823 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069000095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 28 " "Parameter \"lpm_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000095 ""}  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2823 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581069000095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mbh " "Found entity 1: add_sub_mbh" {  } { { "db/add_sub_mbh.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_mbh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581069000151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581069000151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mbh ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_mbh:auto_generated " "Elaborating entity \"add_sub_mbh\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_mbh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069000153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "Adder.v" "man_2comp_res_upper1" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069000166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2840 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069000168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 28 " "Parameter \"lpm_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000168 ""}  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2840 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581069000168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "Adder.v" "man_res_rounding_add_sub_lower" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069000222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2916 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069000223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 28 " "Parameter \"lpm_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000223 ""}  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2916 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581069000223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_78f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_78f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_78f " "Found entity 1: add_sub_78f" {  } { { "db/add_sub_78f.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_78f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581069000276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581069000276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_78f ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_78f:auto_generated " "Elaborating entity \"add_sub_78f\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_78f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069000278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "Adder.v" "man_res_rounding_add_sub_upper1" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069000291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2941 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069000293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000293 ""}  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2941 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581069000293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fgf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fgf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fgf " "Found entity 1: add_sub_fgf" {  } { { "db/add_sub_fgf.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_fgf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581069000345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581069000345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fgf ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_fgf:auto_generated " "Elaborating entity \"add_sub_fgf\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_fgf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069000348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "Adder.v" "trailing_zeros_limit_comparator" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069000360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2967 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069000361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581069000361 ""}  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2967 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581069000361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f7g " "Found entity 1: cmpr_f7g" {  } { { "db/cmpr_f7g.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/cmpr_f7g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581069000413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581069000413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f7g ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_f7g:auto_generated " "Elaborating entity \"cmpr_f7g\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_f7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069000415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTimer ForwardKinematics:fk\|DoubleAdder:addy\|ClockTimer:ct " "Elaborating entity \"ClockTimer\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|ClockTimer:ct\"" {  } { { "doubleadder.sv" "ct" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/doubleadder.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069000422 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res clocktimer.sv(34) " "Verilog HDL Always Construct warning at clocktimer.sv(34): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "clocktimer.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/clocktimer.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581069000423 "|scara_controller|ForwardKinematics:x|DoubleAdder:addy|ClockTimer:ct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clocktimer.sv(52) " "Verilog HDL assignment warning at clocktimer.sv(52): truncated value with size 32 to match size of target (5)" {  } { { "clocktimer.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/clocktimer.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581069000423 "|scara_controller|ForwardKinematics:x|DoubleAdder:addy|ClockTimer:ct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jacobian Jacobian:jk " "Elaborating entity \"Jacobian\" for hierarchy \"Jacobian:jk\"" {  } { { "scara_controller.sv" "jk" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069001665 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_read Jacobian.sv(156) " "Verilog HDL or VHDL warning at Jacobian.sv(156): object \"data_read\" assigned a value but never read" {  } { { "Jacobian.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Jacobian.sv" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581069001665 "|scara_controller|Jacobian:jk"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_ready Jacobian.sv(8) " "Output port \"data_ready\" at Jacobian.sv(8) has no driver" {  } { { "Jacobian.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Jacobian.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581069001668 "|scara_controller|Jacobian:jk"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "20 " "20 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581069007241 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "th1_steps\[0\] GND " "Pin \"th1_steps\[0\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th1_steps[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th1_steps\[1\] GND " "Pin \"th1_steps\[1\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th1_steps[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th1_steps\[2\] GND " "Pin \"th1_steps\[2\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th1_steps[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th1_steps\[3\] GND " "Pin \"th1_steps\[3\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th1_steps[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th1_steps\[4\] GND " "Pin \"th1_steps\[4\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th1_steps[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th1_steps\[5\] GND " "Pin \"th1_steps\[5\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th1_steps[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th1_steps\[6\] GND " "Pin \"th1_steps\[6\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th1_steps[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th1_steps\[7\] GND " "Pin \"th1_steps\[7\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th1_steps[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th1_steps\[8\] GND " "Pin \"th1_steps\[8\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th1_steps[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th1_steps\[9\] GND " "Pin \"th1_steps\[9\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th1_steps[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th1_steps\[10\] GND " "Pin \"th1_steps\[10\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th1_steps[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th1_steps\[11\] GND " "Pin \"th1_steps\[11\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th1_steps[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th1_steps\[12\] GND " "Pin \"th1_steps\[12\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th1_steps[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th1_steps\[13\] GND " "Pin \"th1_steps\[13\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th1_steps[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th2_steps\[0\] GND " "Pin \"th2_steps\[0\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th2_steps[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th2_steps\[1\] GND " "Pin \"th2_steps\[1\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th2_steps[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th2_steps\[2\] GND " "Pin \"th2_steps\[2\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th2_steps[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th2_steps\[3\] GND " "Pin \"th2_steps\[3\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th2_steps[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th2_steps\[4\] GND " "Pin \"th2_steps\[4\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th2_steps[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th2_steps\[5\] GND " "Pin \"th2_steps\[5\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th2_steps[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th2_steps\[6\] GND " "Pin \"th2_steps\[6\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th2_steps[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th2_steps\[7\] GND " "Pin \"th2_steps\[7\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th2_steps[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th2_steps\[8\] GND " "Pin \"th2_steps\[8\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th2_steps[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th2_steps\[9\] GND " "Pin \"th2_steps\[9\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th2_steps[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th2_steps\[10\] GND " "Pin \"th2_steps\[10\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th2_steps[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th2_steps\[11\] GND " "Pin \"th2_steps\[11\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th2_steps[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th2_steps\[12\] GND " "Pin \"th2_steps\[12\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th2_steps[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "th2_steps\[13\] GND " "Pin \"th2_steps\[13\]\" is stuck at GND" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581069007271 "|scara_controller|th2_steps[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581069007271 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6168 " "6168 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1581069007302 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/output_files/scara_controller.map.smsg " "Generated suppressed messages file C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/output_files/scara_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581069011383 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581069011967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581069011967 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "51 " "Design contains 51 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_target\[0\] " "No output dependent on input pin \"x_target\[0\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|x_target[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_target\[1\] " "No output dependent on input pin \"x_target\[1\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|x_target[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_target\[2\] " "No output dependent on input pin \"x_target\[2\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|x_target[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_target\[3\] " "No output dependent on input pin \"x_target\[3\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|x_target[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_target\[4\] " "No output dependent on input pin \"x_target\[4\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|x_target[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_target\[5\] " "No output dependent on input pin \"x_target\[5\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|x_target[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_target\[6\] " "No output dependent on input pin \"x_target\[6\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|x_target[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_target\[7\] " "No output dependent on input pin \"x_target\[7\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|x_target[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_target\[8\] " "No output dependent on input pin \"x_target\[8\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|x_target[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_target\[9\] " "No output dependent on input pin \"x_target\[9\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|x_target[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_target\[10\] " "No output dependent on input pin \"x_target\[10\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|x_target[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_target\[11\] " "No output dependent on input pin \"x_target\[11\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|x_target[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_target\[12\] " "No output dependent on input pin \"x_target\[12\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|x_target[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_target\[13\] " "No output dependent on input pin \"x_target\[13\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|x_target[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_target\[0\] " "No output dependent on input pin \"y_target\[0\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|y_target[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_target\[1\] " "No output dependent on input pin \"y_target\[1\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|y_target[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_target\[2\] " "No output dependent on input pin \"y_target\[2\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|y_target[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_target\[3\] " "No output dependent on input pin \"y_target\[3\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|y_target[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_target\[4\] " "No output dependent on input pin \"y_target\[4\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|y_target[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_target\[5\] " "No output dependent on input pin \"y_target\[5\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|y_target[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_target\[6\] " "No output dependent on input pin \"y_target\[6\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|y_target[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_target\[7\] " "No output dependent on input pin \"y_target\[7\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|y_target[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_target\[8\] " "No output dependent on input pin \"y_target\[8\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|y_target[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_target\[9\] " "No output dependent on input pin \"y_target\[9\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|y_target[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_target\[10\] " "No output dependent on input pin \"y_target\[10\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|y_target[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_target\[11\] " "No output dependent on input pin \"y_target\[11\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|y_target[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_target\[12\] " "No output dependent on input pin \"y_target\[12\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|y_target[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_target\[13\] " "No output dependent on input pin \"y_target\[13\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|y_target[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_state_reg\[0\] " "No output dependent on input pin \"control_state_reg\[0\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|control_state_reg[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_state_reg\[1\] " "No output dependent on input pin \"control_state_reg\[1\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|control_state_reg[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_state_reg\[2\] " "No output dependent on input pin \"control_state_reg\[2\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|control_state_reg[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_state_reg\[3\] " "No output dependent on input pin \"control_state_reg\[3\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|control_state_reg[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_state_reg\[4\] " "No output dependent on input pin \"control_state_reg\[4\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|control_state_reg[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th1\[0\] " "No output dependent on input pin \"th1\[0\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|th1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th1\[1\] " "No output dependent on input pin \"th1\[1\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|th1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th1\[2\] " "No output dependent on input pin \"th1\[2\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|th1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th1\[3\] " "No output dependent on input pin \"th1\[3\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|th1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th1\[4\] " "No output dependent on input pin \"th1\[4\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|th1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th1\[5\] " "No output dependent on input pin \"th1\[5\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|th1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th1\[6\] " "No output dependent on input pin \"th1\[6\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|th1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th1\[7\] " "No output dependent on input pin \"th1\[7\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|th1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th2\[0\] " "No output dependent on input pin \"th2\[0\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|th2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th2\[1\] " "No output dependent on input pin \"th2\[1\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|th2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th2\[2\] " "No output dependent on input pin \"th2\[2\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|th2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th2\[3\] " "No output dependent on input pin \"th2\[3\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|th2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th2\[4\] " "No output dependent on input pin \"th2\[4\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|th2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th2\[5\] " "No output dependent on input pin \"th2\[5\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|th2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th2\[6\] " "No output dependent on input pin \"th2\[6\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|th2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "th2\[7\] " "No output dependent on input pin \"th2\[7\]\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|th2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581069012142 "|scara_controller|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1581069012142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581069012143 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581069012143 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581069012143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581069012213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 01:50:12 2020 " "Processing ended: Fri Feb 07 01:50:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581069012213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581069012213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581069012213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581069012213 ""}
