

================================================================
== Vitis HLS Report for 'softmax_stable_ap_fixed_ap_fixed_6_2_5_3_0_softmax_config6_s'
================================================================
* Date:           Wed Aug 20 04:08:31 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.838 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|       9|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       2|      11|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------+----+-----------+-----+-----------+
    |   Name  | LUT| Input Size| Bits| Total Bits|
    +---------+----+-----------+-----+-----------+
    |ap_done  |   9|          2|    1|          2|
    +---------+----+-----------+-----+-----------+
    |Total    |   9|          2|    1|          2|
    +---------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6>|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6>|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6>|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6>|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6>|  return value|
|ap_ce                |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6>|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6>|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6>|  return value|
|p_read               |   in|    6|     ap_none|                                                        p_read|        scalar|
|p_read1              |   in|    6|     ap_none|                                                       p_read1|        scalar|
|p_read2              |   in|    6|     ap_none|                                                       p_read2|        scalar|
|p_read3              |   in|    6|     ap_none|                                                       p_read3|        scalar|
|p_read4              |   in|    6|     ap_none|                                                       p_read4|        scalar|
|p_read5              |   in|    6|     ap_none|                                                       p_read5|        scalar|
|p_read6              |   in|    6|     ap_none|                                                       p_read6|        scalar|
|p_read7              |   in|    6|     ap_none|                                                       p_read7|        scalar|
|p_read8              |   in|    6|     ap_none|                                                       p_read8|        scalar|
|p_read9              |   in|    6|     ap_none|                                                       p_read9|        scalar|
|layer6_out_0         |  out|    6|      ap_vld|                                                  layer6_out_0|       pointer|
|layer6_out_0_ap_vld  |  out|    1|      ap_vld|                                                  layer6_out_0|       pointer|
|layer6_out_1         |  out|    6|      ap_vld|                                                  layer6_out_1|       pointer|
|layer6_out_1_ap_vld  |  out|    1|      ap_vld|                                                  layer6_out_1|       pointer|
|layer6_out_2         |  out|    6|      ap_vld|                                                  layer6_out_2|       pointer|
|layer6_out_2_ap_vld  |  out|    1|      ap_vld|                                                  layer6_out_2|       pointer|
|layer6_out_3         |  out|    6|      ap_vld|                                                  layer6_out_3|       pointer|
|layer6_out_3_ap_vld  |  out|    1|      ap_vld|                                                  layer6_out_3|       pointer|
|layer6_out_4         |  out|    6|      ap_vld|                                                  layer6_out_4|       pointer|
|layer6_out_4_ap_vld  |  out|    1|      ap_vld|                                                  layer6_out_4|       pointer|
|layer6_out_5         |  out|    6|      ap_vld|                                                  layer6_out_5|       pointer|
|layer6_out_5_ap_vld  |  out|    1|      ap_vld|                                                  layer6_out_5|       pointer|
|layer6_out_6         |  out|    6|      ap_vld|                                                  layer6_out_6|       pointer|
|layer6_out_6_ap_vld  |  out|    1|      ap_vld|                                                  layer6_out_6|       pointer|
|layer6_out_7         |  out|    6|      ap_vld|                                                  layer6_out_7|       pointer|
|layer6_out_7_ap_vld  |  out|    1|      ap_vld|                                                  layer6_out_7|       pointer|
|layer6_out_8         |  out|    6|      ap_vld|                                                  layer6_out_8|       pointer|
|layer6_out_8_ap_vld  |  out|    1|      ap_vld|                                                  layer6_out_8|       pointer|
|layer6_out_9         |  out|    6|      ap_vld|                                                  layer6_out_9|       pointer|
|layer6_out_9_ap_vld  |  out|    1|      ap_vld|                                                  layer6_out_9|       pointer|
+---------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln217 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:217]   --->   Operation 2 'specpipeline' 'specpipeline_ln217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (1.83ns)   --->   "%p_read_1 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read9" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 3 'read' 'p_read_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.83ns)   --->   "%p_read_2 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read8" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%p_read_3 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read7" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 5 'read' 'p_read_3' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.83ns)   --->   "%p_read_4 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read6" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 6 'read' 'p_read_4' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%p_read_5 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read5" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 7 'read' 'p_read_5' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%p_read_6 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read4" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 8 'read' 'p_read_6' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%p_read_7 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read3" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 9 'read' 'p_read_7' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%p_read_8 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read2" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 10 'read' 'p_read_8' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%p_read_9 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 11 'read' 'p_read_9' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "%p_read92 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 12 'read' 'p_read92' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_0, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 13 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_1, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 14 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_2, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 15 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_3, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 16 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_4, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 17 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_5, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 18 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_6, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 19 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_7, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 20 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_8, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 21 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_9, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 22 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln270 = ret" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 23 'ret' 'ret_ln270' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer6_out_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer6_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer6_out_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer6_out_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer6_out_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer6_out_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer6_out_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer6_out_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer6_out_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer6_out_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln217 (specpipeline) [ 00]
p_read_1           (read        ) [ 00]
p_read_2           (read        ) [ 00]
p_read_3           (read        ) [ 00]
p_read_4           (read        ) [ 00]
p_read_5           (read        ) [ 00]
p_read_6           (read        ) [ 00]
p_read_7           (read        ) [ 00]
p_read_8           (read        ) [ 00]
p_read_9           (read        ) [ 00]
p_read92           (read        ) [ 00]
write_ln268        (write       ) [ 00]
write_ln268        (write       ) [ 00]
write_ln268        (write       ) [ 00]
write_ln268        (write       ) [ 00]
write_ln268        (write       ) [ 00]
write_ln268        (write       ) [ 00]
write_ln268        (write       ) [ 00]
write_ln268        (write       ) [ 00]
write_ln268        (write       ) [ 00]
write_ln268        (write       ) [ 00]
ret_ln270          (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer6_out_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer6_out_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer6_out_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer6_out_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer6_out_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer6_out_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer6_out_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer6_out_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer6_out_8">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer6_out_9">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="p_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="6" slack="0"/>
<pin id="56" dir="0" index="1" bw="6" slack="0"/>
<pin id="57" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_2_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="6" slack="0"/>
<pin id="62" dir="0" index="1" bw="6" slack="0"/>
<pin id="63" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_3_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="0" index="1" bw="6" slack="0"/>
<pin id="69" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_4_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="0"/>
<pin id="74" dir="0" index="1" bw="6" slack="0"/>
<pin id="75" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_5_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_6_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_7_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_8_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_9_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="6" slack="0"/>
<pin id="105" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read92_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="6" slack="0"/>
<pin id="111" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read92/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln268_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="6" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln268_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="6" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln268_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln268_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln268_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln268_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="6" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln268_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln268_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="6" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln268_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln268_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="6" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="48" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="48" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="48" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="48" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="48" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="48" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="48" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="50" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="52" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="50" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="50" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="50" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="50" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="50" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="52" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="52" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="52" pin="0"/><net_sink comp="186" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer6_out_0 | {1 }
	Port: layer6_out_1 | {1 }
	Port: layer6_out_2 | {1 }
	Port: layer6_out_3 | {1 }
	Port: layer6_out_4 | {1 }
	Port: layer6_out_5 | {1 }
	Port: layer6_out_6 | {1 }
	Port: layer6_out_7 | {1 }
	Port: layer6_out_8 | {1 }
	Port: layer6_out_9 | {1 }
 - Input state : 
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : p_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : p_read1 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : p_read2 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : p_read3 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : p_read4 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : p_read5 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : p_read6 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : p_read7 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : p_read8 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : p_read9 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : layer6_out_0 | {}
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : layer6_out_1 | {}
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : layer6_out_2 | {}
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : layer6_out_3 | {}
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : layer6_out_4 | {}
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : layer6_out_5 | {}
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : layer6_out_6 | {}
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : layer6_out_7 | {}
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : layer6_out_8 | {}
	Port: softmax_stable<ap_fixed,ap_fixed<6,2,5,3,0>,softmax_config6> : layer6_out_9 | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
|          |    p_read_1_read_fu_54   |
|          |    p_read_2_read_fu_60   |
|          |    p_read_3_read_fu_66   |
|          |    p_read_4_read_fu_72   |
|   read   |    p_read_5_read_fu_78   |
|          |    p_read_6_read_fu_84   |
|          |    p_read_7_read_fu_90   |
|          |    p_read_8_read_fu_96   |
|          |   p_read_9_read_fu_102   |
|          |   p_read92_read_fu_108   |
|----------|--------------------------|
|          | write_ln268_write_fu_114 |
|          | write_ln268_write_fu_122 |
|          | write_ln268_write_fu_130 |
|          | write_ln268_write_fu_138 |
|   write  | write_ln268_write_fu_146 |
|          | write_ln268_write_fu_154 |
|          | write_ln268_write_fu_162 |
|          | write_ln268_write_fu_170 |
|          | write_ln268_write_fu_178 |
|          | write_ln268_write_fu_186 |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
