

================================================================
== Vitis HLS Report for 'update_weights_1_Pipeline_VITIS_LOOP_221_15'
================================================================
* Date:           Wed Dec 20 21:42:42 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_221_15  |       28|       28|        21|          4|          1|     3|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 4, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.69>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bias_norm = alloca i32 1"   --->   Operation 24 'alloca' 'bias_norm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 25 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2"   --->   Operation 27 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_2 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1"   --->   Operation 28 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_3 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read"   --->   Operation 29 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.84ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 31 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 0, i64 %bias_norm"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc200"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_3 = load i2 %i" [backprop.c:221]   --->   Operation 33 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%icmp_ln221 = icmp_eq  i2 %i_3, i2 3" [backprop.c:221]   --->   Operation 35 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.85ns)   --->   "%add_ln221 = add i2 %i_3, i2 1" [backprop.c:221]   --->   Operation 37 'add' 'add_ln221' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %for.inc200.split, void %for.end202.exitStub" [backprop.c:221]   --->   Operation 38 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.85ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %p_read_3, i64 %p_read_2, i64 %p_read_1, i2 %i_3" [backprop.c:222]   --->   Operation 39 'mux' 'tmp' <Predicate = (!icmp_ln221)> <Delay = 0.85> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%store_ln221 = store i2 %add_ln221, i2 %i" [backprop.c:221]   --->   Operation 40 'store' 'store_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 7.14>
ST_2 : Operation 41 [5/5] (7.14ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [backprop.c:222]   --->   Operation 41 'dmul' 'mul8' <Predicate = (!icmp_ln221)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 42 [4/5] (7.14ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [backprop.c:222]   --->   Operation 42 'dmul' 'mul8' <Predicate = (!icmp_ln221)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 43 [3/5] (7.14ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [backprop.c:222]   --->   Operation 43 'dmul' 'mul8' <Predicate = (!icmp_ln221)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln222_cast = zext i2 %i_3" [backprop.c:221]   --->   Operation 44 'zext' 'trunc_ln222_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [2/5] (7.14ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [backprop.c:222]   --->   Operation 45 'dmul' 'mul8' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%biases3_addr = getelementptr i64 %biases3, i64 0, i64 %trunc_ln222_cast" [backprop.c:222]   --->   Operation 46 'getelementptr' 'biases3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (1.14ns)   --->   "%biases3_load = load i2 %biases3_addr" [backprop.c:222]   --->   Operation 47 'load' 'biases3_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 48 [1/5] (7.14ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [backprop.c:222]   --->   Operation 48 'dmul' 'mul8' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/2] (1.14ns)   --->   "%biases3_load = load i2 %biases3_addr" [backprop.c:222]   --->   Operation 49 'load' 'biases3_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 7 <SV = 6> <Delay = 5.86>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln222 = bitcast i64 %biases3_load" [backprop.c:222]   --->   Operation 50 'bitcast' 'bitcast_ln222' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [5/5] (5.86ns)   --->   "%sub4 = dsub i64 %bitcast_ln222, i64 %mul8" [backprop.c:222]   --->   Operation 51 'dsub' 'sub4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.86>
ST_8 : Operation 52 [4/5] (5.86ns)   --->   "%sub4 = dsub i64 %bitcast_ln222, i64 %mul8" [backprop.c:222]   --->   Operation 52 'dsub' 'sub4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.86>
ST_9 : Operation 53 [3/5] (5.86ns)   --->   "%sub4 = dsub i64 %bitcast_ln222, i64 %mul8" [backprop.c:222]   --->   Operation 53 'dsub' 'sub4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.86>
ST_10 : Operation 54 [2/5] (5.86ns)   --->   "%sub4 = dsub i64 %bitcast_ln222, i64 %mul8" [backprop.c:222]   --->   Operation 54 'dsub' 'sub4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 55 [1/5] (5.86ns)   --->   "%sub4 = dsub i64 %bitcast_ln222, i64 %mul8" [backprop.c:222]   --->   Operation 55 'dsub' 'sub4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln222_1 = bitcast i64 %sub4" [backprop.c:222]   --->   Operation 56 'bitcast' 'bitcast_ln222_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (1.14ns)   --->   "%store_ln222 = store i64 %bitcast_ln222_1, i2 %biases3_addr" [backprop.c:222]   --->   Operation 57 'store' 'store_ln222' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 12 <SV = 11> <Delay = 7.14>
ST_12 : Operation 58 [5/5] (7.14ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [backprop.c:223]   --->   Operation 58 'dmul' 'mul9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.14>
ST_13 : Operation 59 [4/5] (7.14ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [backprop.c:223]   --->   Operation 59 'dmul' 'mul9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.14>
ST_14 : Operation 60 [3/5] (7.14ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [backprop.c:223]   --->   Operation 60 'dmul' 'mul9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.14>
ST_15 : Operation 61 [2/5] (7.14ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [backprop.c:223]   --->   Operation 61 'dmul' 'mul9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.14>
ST_16 : Operation 62 [1/5] (7.14ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [backprop.c:223]   --->   Operation 62 'dmul' 'mul9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.86>
ST_17 : Operation 63 [1/1] (0.00ns)   --->   "%bias_norm_load_1 = load i64 %bias_norm" [backprop.c:223]   --->   Operation 63 'load' 'bias_norm_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 64 [5/5] (5.86ns)   --->   "%bias_norm_1 = dadd i64 %bias_norm_load_1, i64 %mul9" [backprop.c:223]   --->   Operation 64 'dadd' 'bias_norm_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 72 [1/1] (0.00ns)   --->   "%bias_norm_load = load i64 %bias_norm"   --->   Operation 72 'load' 'bias_norm_load' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_17 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %bias_norm_7_out, i64 %bias_norm_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_17 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln221)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 5.86>
ST_18 : Operation 65 [4/5] (5.86ns)   --->   "%bias_norm_1 = dadd i64 %bias_norm_load_1, i64 %mul9" [backprop.c:223]   --->   Operation 65 'dadd' 'bias_norm_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.86>
ST_19 : Operation 66 [3/5] (5.86ns)   --->   "%bias_norm_1 = dadd i64 %bias_norm_load_1, i64 %mul9" [backprop.c:223]   --->   Operation 66 'dadd' 'bias_norm_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.86>
ST_20 : Operation 67 [2/5] (5.86ns)   --->   "%bias_norm_1 = dadd i64 %bias_norm_load_1, i64 %mul9" [backprop.c:223]   --->   Operation 67 'dadd' 'bias_norm_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.70>
ST_21 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [backprop.c:158]   --->   Operation 68 'specloopname' 'specloopname_ln158' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 69 [1/5] (5.86ns)   --->   "%bias_norm_1 = dadd i64 %bias_norm_load_1, i64 %mul9" [backprop.c:223]   --->   Operation 69 'dadd' 'bias_norm_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 70 [1/1] (0.84ns)   --->   "%store_ln221 = store i64 %bias_norm_1, i64 %bias_norm" [backprop.c:221]   --->   Operation 70 'store' 'store_ln221' <Predicate = true> <Delay = 0.84>
ST_21 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln221 = br void %for.inc200" [backprop.c:221]   --->   Operation 71 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.69ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i', backprop.c:221) on local variable 'i' [16]  (0 ns)
	'add' operation ('add_ln221', backprop.c:221) [20]  (0.85 ns)
	'store' operation ('store_ln221', backprop.c:221) of variable 'add_ln221', backprop.c:221 on local variable 'i' [36]  (0.844 ns)

 <State 2>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8', backprop.c:222) [27]  (7.15 ns)

 <State 3>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8', backprop.c:222) [27]  (7.15 ns)

 <State 4>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8', backprop.c:222) [27]  (7.15 ns)

 <State 5>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8', backprop.c:222) [27]  (7.15 ns)

 <State 6>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8', backprop.c:222) [27]  (7.15 ns)

 <State 7>: 5.87ns
The critical path consists of the following:
	'dsub' operation ('sub4', backprop.c:222) [31]  (5.87 ns)

 <State 8>: 5.87ns
The critical path consists of the following:
	'dsub' operation ('sub4', backprop.c:222) [31]  (5.87 ns)

 <State 9>: 5.87ns
The critical path consists of the following:
	'dsub' operation ('sub4', backprop.c:222) [31]  (5.87 ns)

 <State 10>: 5.87ns
The critical path consists of the following:
	'dsub' operation ('sub4', backprop.c:222) [31]  (5.87 ns)

 <State 11>: 7.01ns
The critical path consists of the following:
	'dsub' operation ('sub4', backprop.c:222) [31]  (5.87 ns)
	'store' operation ('store_ln222', backprop.c:222) of variable 'bitcast_ln222_1', backprop.c:222 on array 'biases3' [33]  (1.15 ns)

 <State 12>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul9', backprop.c:223) [34]  (7.15 ns)

 <State 13>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul9', backprop.c:223) [34]  (7.15 ns)

 <State 14>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul9', backprop.c:223) [34]  (7.15 ns)

 <State 15>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul9', backprop.c:223) [34]  (7.15 ns)

 <State 16>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul9', backprop.c:223) [34]  (7.15 ns)

 <State 17>: 5.87ns
The critical path consists of the following:
	'load' operation ('bias_norm_load_1', backprop.c:223) on local variable 'bias_norm' [23]  (0 ns)
	'dadd' operation ('bias_norm', backprop.c:223) [35]  (5.87 ns)

 <State 18>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('bias_norm', backprop.c:223) [35]  (5.87 ns)

 <State 19>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('bias_norm', backprop.c:223) [35]  (5.87 ns)

 <State 20>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('bias_norm', backprop.c:223) [35]  (5.87 ns)

 <State 21>: 6.71ns
The critical path consists of the following:
	'dadd' operation ('bias_norm', backprop.c:223) [35]  (5.87 ns)
	'store' operation ('store_ln221', backprop.c:221) of variable 'bias_norm', backprop.c:223 on local variable 'bias_norm' [37]  (0.844 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
