<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: XdmacChid Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">XdmacChid Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> hardware registers.  
 <a href="struct_xdmac_chid.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2xdmac_8h_source.html">xdmac.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for XdmacChid:</div>
<div class="dyncontent">
<div class="center"><img src="struct_xdmac_chid__coll__graph.gif" border="0" usemap="#a_xdmac_chid_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a1990adbb78bd3b169ab1989346fe195a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.html#a1990adbb78bd3b169ab1989346fe195a">Reserved1</a> [2]</td></tr>
<tr class="separator:a1990adbb78bd3b169ab1989346fe195a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a986a84a9ee00d34c1d74b04ee725b611"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.html#a986a84a9ee00d34c1d74b04ee725b611">XDMAC_CBC</a></td></tr>
<tr class="memdesc:a986a84a9ee00d34c1d74b04ee725b611"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x24) Channel Block Control Register  <br /></td></tr>
<tr class="separator:a986a84a9ee00d34c1d74b04ee725b611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40e50c30b41f380d7785357798c24064"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.html#a40e50c30b41f380d7785357798c24064">XDMAC_CC</a></td></tr>
<tr class="memdesc:a40e50c30b41f380d7785357798c24064"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x28) Channel Configuration Register  <br /></td></tr>
<tr class="separator:a40e50c30b41f380d7785357798c24064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8fec84591862c9c18a34b7f6948a48c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.html#ab8fec84591862c9c18a34b7f6948a48c">XDMAC_CDA</a></td></tr>
<tr class="memdesc:ab8fec84591862c9c18a34b7f6948a48c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x14) Channel Destination Address Register  <br /></td></tr>
<tr class="separator:ab8fec84591862c9c18a34b7f6948a48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a047398a3a0794fece968f282f45b636f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.html#a047398a3a0794fece968f282f45b636f">XDMAC_CDS_MSP</a></td></tr>
<tr class="memdesc:a047398a3a0794fece968f282f45b636f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x2C) Channel Data Stride Memory Set Pattern  <br /></td></tr>
<tr class="separator:a047398a3a0794fece968f282f45b636f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf9094ee6fa6d8ca235dc5b019df206"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.html#a9cf9094ee6fa6d8ca235dc5b019df206">XDMAC_CDUS</a></td></tr>
<tr class="memdesc:a9cf9094ee6fa6d8ca235dc5b019df206"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x34) Channel Destination Microblock Stride  <br /></td></tr>
<tr class="separator:a9cf9094ee6fa6d8ca235dc5b019df206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a3b070b9623b9b21460f4daf2de232a"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.html#a2a3b070b9623b9b21460f4daf2de232a">XDMAC_CID</a></td></tr>
<tr class="memdesc:a2a3b070b9623b9b21460f4daf2de232a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x4) Channel Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a2a3b070b9623b9b21460f4daf2de232a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48370215d81bb27c628d2e6bb980d979"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.html#a48370215d81bb27c628d2e6bb980d979">XDMAC_CIE</a></td></tr>
<tr class="memdesc:a48370215d81bb27c628d2e6bb980d979"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x0) Channel Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a48370215d81bb27c628d2e6bb980d979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac93e2a03075f3263b505b905fedf1a46"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.html#ac93e2a03075f3263b505b905fedf1a46">XDMAC_CIM</a></td></tr>
<tr class="memdesc:ac93e2a03075f3263b505b905fedf1a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x8) Channel Interrupt Mask Register  <br /></td></tr>
<tr class="separator:ac93e2a03075f3263b505b905fedf1a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5105999966c7ec3deb32f942088364ee"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.html#a5105999966c7ec3deb32f942088364ee">XDMAC_CIS</a></td></tr>
<tr class="memdesc:a5105999966c7ec3deb32f942088364ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0xC) Channel Interrupt Status Register  <br /></td></tr>
<tr class="separator:a5105999966c7ec3deb32f942088364ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf874eb46f9e7ed0f6a45f41709140a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.html#aedf874eb46f9e7ed0f6a45f41709140a">XDMAC_CNDA</a></td></tr>
<tr class="memdesc:aedf874eb46f9e7ed0f6a45f41709140a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x18) Channel Next Descriptor Address Register  <br /></td></tr>
<tr class="separator:aedf874eb46f9e7ed0f6a45f41709140a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a8a3cc36aa7c26bd124fea6c26ee41"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.html#ab6a8a3cc36aa7c26bd124fea6c26ee41">XDMAC_CNDC</a></td></tr>
<tr class="memdesc:ab6a8a3cc36aa7c26bd124fea6c26ee41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x1C) Channel Next Descriptor Control Register  <br /></td></tr>
<tr class="separator:ab6a8a3cc36aa7c26bd124fea6c26ee41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ee344a687cdd63e85b77b9ed48d9bc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.html#ac8ee344a687cdd63e85b77b9ed48d9bc">XDMAC_CSA</a></td></tr>
<tr class="memdesc:ac8ee344a687cdd63e85b77b9ed48d9bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x10) Channel Source Address Register  <br /></td></tr>
<tr class="separator:ac8ee344a687cdd63e85b77b9ed48d9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e06f0350dc8af037da55c2a3ea20802"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.html#a7e06f0350dc8af037da55c2a3ea20802">XDMAC_CSUS</a></td></tr>
<tr class="memdesc:a7e06f0350dc8af037da55c2a3ea20802"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x30) Channel Source Microblock Stride  <br /></td></tr>
<tr class="separator:a7e06f0350dc8af037da55c2a3ea20802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a769a4033d99e6a45b5b9e560d3e77f17"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_xdmac_chid.html#a769a4033d99e6a45b5b9e560d3e77f17">XDMAC_CUBC</a></td></tr>
<tr class="memdesc:a769a4033d99e6a45b5b9e560d3e77f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x20) Channel Microblock Control Register  <br /></td></tr>
<tr class="separator:a769a4033d99e6a45b5b9e560d3e77f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component_2xdmac_8h_source.html#l00046">46</a> of file <a class="el" href="component_2xdmac_8h_source.html">component/xdmac.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a1990adbb78bd3b169ab1989346fe195a" name="a1990adbb78bd3b169ab1989346fe195a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1990adbb78bd3b169ab1989346fe195a">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t XdmacChid::Reserved1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2xdmac_8h_source.html#l00061">61</a> of file <a class="el" href="component_2xdmac_8h_source.html">component/xdmac.h</a>.</p>

</div>
</div>
<a id="a986a84a9ee00d34c1d74b04ee725b611" name="a986a84a9ee00d34c1d74b04ee725b611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a986a84a9ee00d34c1d74b04ee725b611">&#9670;&#160;</a></span>XDMAC_CBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t XdmacChid::XDMAC_CBC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x24) Channel Block Control Register </p>

<p class="definition">Definition at line <a class="el" href="component_2xdmac_8h_source.html#l00056">56</a> of file <a class="el" href="component_2xdmac_8h_source.html">component/xdmac.h</a>.</p>

</div>
</div>
<a id="a40e50c30b41f380d7785357798c24064" name="a40e50c30b41f380d7785357798c24064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40e50c30b41f380d7785357798c24064">&#9670;&#160;</a></span>XDMAC_CC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t XdmacChid::XDMAC_CC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x28) Channel Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="component_2xdmac_8h_source.html#l00057">57</a> of file <a class="el" href="component_2xdmac_8h_source.html">component/xdmac.h</a>.</p>

</div>
</div>
<a id="ab8fec84591862c9c18a34b7f6948a48c" name="ab8fec84591862c9c18a34b7f6948a48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8fec84591862c9c18a34b7f6948a48c">&#9670;&#160;</a></span>XDMAC_CDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t XdmacChid::XDMAC_CDA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x14) Channel Destination Address Register </p>

<p class="definition">Definition at line <a class="el" href="component_2xdmac_8h_source.html#l00052">52</a> of file <a class="el" href="component_2xdmac_8h_source.html">component/xdmac.h</a>.</p>

</div>
</div>
<a id="a047398a3a0794fece968f282f45b636f" name="a047398a3a0794fece968f282f45b636f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a047398a3a0794fece968f282f45b636f">&#9670;&#160;</a></span>XDMAC_CDS_MSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t XdmacChid::XDMAC_CDS_MSP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x2C) Channel Data Stride Memory Set Pattern </p>

<p class="definition">Definition at line <a class="el" href="component_2xdmac_8h_source.html#l00058">58</a> of file <a class="el" href="component_2xdmac_8h_source.html">component/xdmac.h</a>.</p>

</div>
</div>
<a id="a9cf9094ee6fa6d8ca235dc5b019df206" name="a9cf9094ee6fa6d8ca235dc5b019df206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf9094ee6fa6d8ca235dc5b019df206">&#9670;&#160;</a></span>XDMAC_CDUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t XdmacChid::XDMAC_CDUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x34) Channel Destination Microblock Stride </p>

<p class="definition">Definition at line <a class="el" href="component_2xdmac_8h_source.html#l00060">60</a> of file <a class="el" href="component_2xdmac_8h_source.html">component/xdmac.h</a>.</p>

</div>
</div>
<a id="a2a3b070b9623b9b21460f4daf2de232a" name="a2a3b070b9623b9b21460f4daf2de232a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a3b070b9623b9b21460f4daf2de232a">&#9670;&#160;</a></span>XDMAC_CID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t XdmacChid::XDMAC_CID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x4) Channel Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component_2xdmac_8h_source.html#l00048">48</a> of file <a class="el" href="component_2xdmac_8h_source.html">component/xdmac.h</a>.</p>

</div>
</div>
<a id="a48370215d81bb27c628d2e6bb980d979" name="a48370215d81bb27c628d2e6bb980d979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48370215d81bb27c628d2e6bb980d979">&#9670;&#160;</a></span>XDMAC_CIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t XdmacChid::XDMAC_CIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x0) Channel Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component_2xdmac_8h_source.html#l00047">47</a> of file <a class="el" href="component_2xdmac_8h_source.html">component/xdmac.h</a>.</p>

</div>
</div>
<a id="ac93e2a03075f3263b505b905fedf1a46" name="ac93e2a03075f3263b505b905fedf1a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac93e2a03075f3263b505b905fedf1a46">&#9670;&#160;</a></span>XDMAC_CIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t XdmacChid::XDMAC_CIM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x8) Channel Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component_2xdmac_8h_source.html#l00049">49</a> of file <a class="el" href="component_2xdmac_8h_source.html">component/xdmac.h</a>.</p>

</div>
</div>
<a id="a5105999966c7ec3deb32f942088364ee" name="a5105999966c7ec3deb32f942088364ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5105999966c7ec3deb32f942088364ee">&#9670;&#160;</a></span>XDMAC_CIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t XdmacChid::XDMAC_CIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0xC) Channel Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="component_2xdmac_8h_source.html#l00050">50</a> of file <a class="el" href="component_2xdmac_8h_source.html">component/xdmac.h</a>.</p>

</div>
</div>
<a id="aedf874eb46f9e7ed0f6a45f41709140a" name="aedf874eb46f9e7ed0f6a45f41709140a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedf874eb46f9e7ed0f6a45f41709140a">&#9670;&#160;</a></span>XDMAC_CNDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t XdmacChid::XDMAC_CNDA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x18) Channel Next Descriptor Address Register </p>

<p class="definition">Definition at line <a class="el" href="component_2xdmac_8h_source.html#l00053">53</a> of file <a class="el" href="component_2xdmac_8h_source.html">component/xdmac.h</a>.</p>

</div>
</div>
<a id="ab6a8a3cc36aa7c26bd124fea6c26ee41" name="ab6a8a3cc36aa7c26bd124fea6c26ee41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6a8a3cc36aa7c26bd124fea6c26ee41">&#9670;&#160;</a></span>XDMAC_CNDC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t XdmacChid::XDMAC_CNDC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x1C) Channel Next Descriptor Control Register </p>

<p class="definition">Definition at line <a class="el" href="component_2xdmac_8h_source.html#l00054">54</a> of file <a class="el" href="component_2xdmac_8h_source.html">component/xdmac.h</a>.</p>

</div>
</div>
<a id="ac8ee344a687cdd63e85b77b9ed48d9bc" name="ac8ee344a687cdd63e85b77b9ed48d9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8ee344a687cdd63e85b77b9ed48d9bc">&#9670;&#160;</a></span>XDMAC_CSA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t XdmacChid::XDMAC_CSA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x10) Channel Source Address Register </p>

<p class="definition">Definition at line <a class="el" href="component_2xdmac_8h_source.html#l00051">51</a> of file <a class="el" href="component_2xdmac_8h_source.html">component/xdmac.h</a>.</p>

</div>
</div>
<a id="a7e06f0350dc8af037da55c2a3ea20802" name="a7e06f0350dc8af037da55c2a3ea20802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e06f0350dc8af037da55c2a3ea20802">&#9670;&#160;</a></span>XDMAC_CSUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t XdmacChid::XDMAC_CSUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x30) Channel Source Microblock Stride </p>

<p class="definition">Definition at line <a class="el" href="component_2xdmac_8h_source.html#l00059">59</a> of file <a class="el" href="component_2xdmac_8h_source.html">component/xdmac.h</a>.</p>

</div>
</div>
<a id="a769a4033d99e6a45b5b9e560d3e77f17" name="a769a4033d99e6a45b5b9e560d3e77f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a769a4033d99e6a45b5b9e560d3e77f17">&#9670;&#160;</a></span>XDMAC_CUBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t XdmacChid::XDMAC_CUBC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_xdmac_chid.html" title="XdmacChid hardware registers.">XdmacChid</a> Offset: 0x20) Channel Microblock Control Register </p>

<p class="definition">Definition at line <a class="el" href="component_2xdmac_8h_source.html#l00055">55</a> of file <a class="el" href="component_2xdmac_8h_source.html">component/xdmac.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:39 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
