

================================================================
== Vivado HLS Report for 'TopAdder'
================================================================
* Date:           Sat May 21 15:26:56 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        complexAdder
* Solution:       Optimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  108|  108|  109|  109|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------------------+-----+-----+-----+-----+----------+
        |                                       |                            |  Latency  |  Interval | Pipeline |
        |                Instance               |           Module           | min | max | min | max |   Type   |
        +---------------------------------------+----------------------------+-----+-----+-----+-----+----------+
        |grp_TopAdder_addoperator_float_fu_118  |TopAdder_addoperator_float  |    6|    6|    1|    1| function |
        +---------------------------------------+----------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- outerloop  |  106|  106|        37|         35|          1|     3|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      4|
|FIFO             |        -|      -|       -|      -|
|Instance         |       12|      4|    1093|   1314|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     86|
|Register         |        -|      -|     114|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       12|      4|    1207|   1404|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|      1|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------+---------+-------+-----+-----+
    |                Instance               |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------+----------------------------+---------+-------+-----+-----+
    |TopAdder_AXILiteS_s_axi_U              |TopAdder_AXILiteS_s_axi     |       12|      0|  548|  524|
    |grp_TopAdder_addoperator_float_fu_118  |TopAdder_addoperator_float  |        0|      4|  545|  790|
    +---------------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                                  |                            |       12|      4| 1093| 1314|
    +---------------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |index_1_fu_174_p2    |     +    |      0|  0|   2|           2|           1|
    |ap_sig_bdd_661       |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_168_p2  |   icmp   |      0|  0|   1|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|   4|           5|           4|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  66|         38|    1|         38|
    |grp_TopAdder_addoperator_float_fu_118_tmp_3   |   4|          6|    4|         24|
    |grp_TopAdder_addoperator_float_fu_118_tmp_32  |   4|          6|    4|         24|
    |index_phi_fu_110_p4                           |   2|          2|    2|          4|
    |index_reg_106                                 |   2|          2|    2|          4|
    |input1_M_imag_ce0                             |   1|          2|    1|          2|
    |input1_M_real_ce0                             |   1|          2|    1|          2|
    |input2_M_imag_ce0                             |   1|          2|    1|          2|
    |input2_M_real_ce0                             |   1|          2|    1|          2|
    |output_M_imag_address0                        |   2|          3|    2|          6|
    |output_M_real_address0                        |   2|          3|    2|          6|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  86|         68|   21|        114|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |  37|   0|   37|          0|
    |ap_reg_ppiten_pp0_it0                                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                                        |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond1_reg_186_pp0_it1                       |   1|   0|    1|          0|
    |exitcond1_reg_186                                            |   1|   0|    1|          0|
    |grp_TopAdder_addoperator_float_fu_118_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |index_1_reg_190                                              |   2|   0|    2|          0|
    |index_reg_106                                                |   2|   0|    2|          0|
    |output_M_imag_addr_reg_200                                   |   2|   0|    2|          0|
    |output_M_real_addr_reg_195                                   |   2|   0|    2|          0|
    |reg_158                                                      |  32|   0|   32|          0|
    |reg_163                                                      |  32|   0|   32|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 114|   0|  114|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |    8|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |    8|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   TopAdder   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   TopAdder   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   TopAdder   | return value |
+------------------------+-----+-----+------------+--------------+--------------+

