<profile>

<section name = "Vivado HLS Report for 'DCT_MAT_Multiply2'" level="0">
<item name = "Date">Wed Oct 28 18:15:14 2015
</item>
<item name = "Version">2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)</item>
<item name = "Project">dct</item>
<item name = "Solution">solution2optimize</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 9.59, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">122, 122, 68, 68, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_DCT_MAT_Multiply2_Loop_Row_proc_fu_69">DCT_MAT_Multiply2_Loop_Row_proc, 67, 67, 67, 67, none</column>
<column name="grp_DCT_MAT_Multiply2_Loop_Col_proc2_fu_39">DCT_MAT_Multiply2_Loop_Col_proc2, 54, 54, 54, 54, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 1</column>
<column name="FIFO">0, -, 40, 352</column>
<column name="Instance">-, 40, 3679, 6964</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 18</column>
<column name="Register">-, -, 13, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 18, 3, 13</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DCT_MAT_Multiply2_Loop_Col_proc2_U0">DCT_MAT_Multiply2_Loop_Col_proc2, 0, 40, 3355, 5772</column>
<column name="DCT_MAT_Multiply2_Loop_Row_proc_U0">DCT_MAT_Multiply2_Loop_Row_proc, 0, 0, 324, 1192</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="A_cached_row_0_loc_channel_U">0, 5, 44, 2, 32, 64</column>
<column name="A_cached_row_1_loc_channel_U">0, 5, 44, 2, 32, 64</column>
<column name="A_cached_row_2_loc_channel_U">0, 5, 44, 2, 32, 64</column>
<column name="A_cached_row_3_loc_channel_U">0, 5, 44, 2, 32, 64</column>
<column name="A_cached_row_4_loc_channel_U">0, 5, 44, 2, 32, 64</column>
<column name="A_cached_row_5_loc_channel_U">0, 5, 44, 2, 32, 64</column>
<column name="A_cached_row_6_loc_channel_U">0, 5, 44, 2, 32, 64</column>
<column name="A_cached_row_7_loc_channel_U">0, 5, 44, 2, 32, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="DCT_MAT_Multiply2_Loop_Col_proc2_U0_ap_start">and, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_0_loc_channel">1, 2, 1, 2</column>
<column name="ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_1_loc_channel">1, 2, 1, 2</column>
<column name="ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_2_loc_channel">1, 2, 1, 2</column>
<column name="ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_3_loc_channel">1, 2, 1, 2</column>
<column name="ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_4_loc_channel">1, 2, 1, 2</column>
<column name="ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_5_loc_channel">1, 2, 1, 2</column>
<column name="ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_6_loc_channel">1, 2, 1, 2</column>
<column name="ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_7_loc_channel">1, 2, 1, 2</column>
<column name="ap_sig_ready_A_cached_row_0_loc_channel_full_n">1, 2, 1, 2</column>
<column name="ap_sig_ready_A_cached_row_1_loc_channel_full_n">1, 2, 1, 2</column>
<column name="ap_sig_ready_A_cached_row_2_loc_channel_full_n">1, 2, 1, 2</column>
<column name="ap_sig_ready_A_cached_row_3_loc_channel_full_n">1, 2, 1, 2</column>
<column name="ap_sig_ready_A_cached_row_4_loc_channel_full_n">1, 2, 1, 2</column>
<column name="ap_sig_ready_A_cached_row_5_loc_channel_full_n">1, 2, 1, 2</column>
<column name="ap_sig_ready_A_cached_row_6_loc_channel_full_n">1, 2, 1, 2</column>
<column name="ap_sig_ready_A_cached_row_7_loc_channel_full_n">1, 2, 1, 2</column>
<column name="ap_sig_ready_DCT_MAT_Multiply2_Loop_Col_proc2_U0_ap_ready">1, 2, 1, 2</column>
<column name="ap_sig_ready_DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_ready">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS">1, 0, 1, 0</column>
<column name="ap_reg_procdone_DCT_MAT_Multiply2_Loop_Col_proc2_U0">1, 0, 1, 0</column>
<column name="ap_reg_procdone_DCT_MAT_Multiply2_Loop_Row_proc_U0">1, 0, 1, 0</column>
<column name="ap_reg_ready_A_cached_row_0_loc_channel_full_n">1, 0, 1, 0</column>
<column name="ap_reg_ready_A_cached_row_1_loc_channel_full_n">1, 0, 1, 0</column>
<column name="ap_reg_ready_A_cached_row_2_loc_channel_full_n">1, 0, 1, 0</column>
<column name="ap_reg_ready_A_cached_row_3_loc_channel_full_n">1, 0, 1, 0</column>
<column name="ap_reg_ready_A_cached_row_4_loc_channel_full_n">1, 0, 1, 0</column>
<column name="ap_reg_ready_A_cached_row_5_loc_channel_full_n">1, 0, 1, 0</column>
<column name="ap_reg_ready_A_cached_row_6_loc_channel_full_n">1, 0, 1, 0</column>
<column name="ap_reg_ready_A_cached_row_7_loc_channel_full_n">1, 0, 1, 0</column>
<column name="ap_reg_ready_DCT_MAT_Multiply2_Loop_Col_proc2_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_reg_ready_DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="A_address0">out, 6, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_d0">out, 32, ap_memory, A, array</column>
<column name="A_q0">in, 32, ap_memory, A, array</column>
<column name="A_we0">out, 1, ap_memory, A, array</column>
<column name="A_address1">out, 6, ap_memory, A, array</column>
<column name="A_ce1">out, 1, ap_memory, A, array</column>
<column name="A_d1">out, 32, ap_memory, A, array</column>
<column name="A_q1">in, 32, ap_memory, A, array</column>
<column name="A_we1">out, 1, ap_memory, A, array</column>
<column name="B_0_address0">out, 3, ap_memory, B_0, array</column>
<column name="B_0_ce0">out, 1, ap_memory, B_0, array</column>
<column name="B_0_d0">out, 32, ap_memory, B_0, array</column>
<column name="B_0_q0">in, 32, ap_memory, B_0, array</column>
<column name="B_0_we0">out, 1, ap_memory, B_0, array</column>
<column name="B_0_address1">out, 3, ap_memory, B_0, array</column>
<column name="B_0_ce1">out, 1, ap_memory, B_0, array</column>
<column name="B_0_d1">out, 32, ap_memory, B_0, array</column>
<column name="B_0_q1">in, 32, ap_memory, B_0, array</column>
<column name="B_0_we1">out, 1, ap_memory, B_0, array</column>
<column name="B_1_address0">out, 3, ap_memory, B_1, array</column>
<column name="B_1_ce0">out, 1, ap_memory, B_1, array</column>
<column name="B_1_d0">out, 32, ap_memory, B_1, array</column>
<column name="B_1_q0">in, 32, ap_memory, B_1, array</column>
<column name="B_1_we0">out, 1, ap_memory, B_1, array</column>
<column name="B_1_address1">out, 3, ap_memory, B_1, array</column>
<column name="B_1_ce1">out, 1, ap_memory, B_1, array</column>
<column name="B_1_d1">out, 32, ap_memory, B_1, array</column>
<column name="B_1_q1">in, 32, ap_memory, B_1, array</column>
<column name="B_1_we1">out, 1, ap_memory, B_1, array</column>
<column name="B_2_address0">out, 3, ap_memory, B_2, array</column>
<column name="B_2_ce0">out, 1, ap_memory, B_2, array</column>
<column name="B_2_d0">out, 32, ap_memory, B_2, array</column>
<column name="B_2_q0">in, 32, ap_memory, B_2, array</column>
<column name="B_2_we0">out, 1, ap_memory, B_2, array</column>
<column name="B_2_address1">out, 3, ap_memory, B_2, array</column>
<column name="B_2_ce1">out, 1, ap_memory, B_2, array</column>
<column name="B_2_d1">out, 32, ap_memory, B_2, array</column>
<column name="B_2_q1">in, 32, ap_memory, B_2, array</column>
<column name="B_2_we1">out, 1, ap_memory, B_2, array</column>
<column name="B_3_address0">out, 3, ap_memory, B_3, array</column>
<column name="B_3_ce0">out, 1, ap_memory, B_3, array</column>
<column name="B_3_d0">out, 32, ap_memory, B_3, array</column>
<column name="B_3_q0">in, 32, ap_memory, B_3, array</column>
<column name="B_3_we0">out, 1, ap_memory, B_3, array</column>
<column name="B_3_address1">out, 3, ap_memory, B_3, array</column>
<column name="B_3_ce1">out, 1, ap_memory, B_3, array</column>
<column name="B_3_d1">out, 32, ap_memory, B_3, array</column>
<column name="B_3_q1">in, 32, ap_memory, B_3, array</column>
<column name="B_3_we1">out, 1, ap_memory, B_3, array</column>
<column name="B_4_address0">out, 3, ap_memory, B_4, array</column>
<column name="B_4_ce0">out, 1, ap_memory, B_4, array</column>
<column name="B_4_d0">out, 32, ap_memory, B_4, array</column>
<column name="B_4_q0">in, 32, ap_memory, B_4, array</column>
<column name="B_4_we0">out, 1, ap_memory, B_4, array</column>
<column name="B_4_address1">out, 3, ap_memory, B_4, array</column>
<column name="B_4_ce1">out, 1, ap_memory, B_4, array</column>
<column name="B_4_d1">out, 32, ap_memory, B_4, array</column>
<column name="B_4_q1">in, 32, ap_memory, B_4, array</column>
<column name="B_4_we1">out, 1, ap_memory, B_4, array</column>
<column name="B_5_address0">out, 3, ap_memory, B_5, array</column>
<column name="B_5_ce0">out, 1, ap_memory, B_5, array</column>
<column name="B_5_d0">out, 32, ap_memory, B_5, array</column>
<column name="B_5_q0">in, 32, ap_memory, B_5, array</column>
<column name="B_5_we0">out, 1, ap_memory, B_5, array</column>
<column name="B_5_address1">out, 3, ap_memory, B_5, array</column>
<column name="B_5_ce1">out, 1, ap_memory, B_5, array</column>
<column name="B_5_d1">out, 32, ap_memory, B_5, array</column>
<column name="B_5_q1">in, 32, ap_memory, B_5, array</column>
<column name="B_5_we1">out, 1, ap_memory, B_5, array</column>
<column name="B_6_address0">out, 3, ap_memory, B_6, array</column>
<column name="B_6_ce0">out, 1, ap_memory, B_6, array</column>
<column name="B_6_d0">out, 32, ap_memory, B_6, array</column>
<column name="B_6_q0">in, 32, ap_memory, B_6, array</column>
<column name="B_6_we0">out, 1, ap_memory, B_6, array</column>
<column name="B_6_address1">out, 3, ap_memory, B_6, array</column>
<column name="B_6_ce1">out, 1, ap_memory, B_6, array</column>
<column name="B_6_d1">out, 32, ap_memory, B_6, array</column>
<column name="B_6_q1">in, 32, ap_memory, B_6, array</column>
<column name="B_6_we1">out, 1, ap_memory, B_6, array</column>
<column name="B_7_address0">out, 3, ap_memory, B_7, array</column>
<column name="B_7_ce0">out, 1, ap_memory, B_7, array</column>
<column name="B_7_d0">out, 32, ap_memory, B_7, array</column>
<column name="B_7_q0">in, 32, ap_memory, B_7, array</column>
<column name="B_7_we0">out, 1, ap_memory, B_7, array</column>
<column name="B_7_address1">out, 3, ap_memory, B_7, array</column>
<column name="B_7_ce1">out, 1, ap_memory, B_7, array</column>
<column name="B_7_d1">out, 32, ap_memory, B_7, array</column>
<column name="B_7_q1">in, 32, ap_memory, B_7, array</column>
<column name="B_7_we1">out, 1, ap_memory, B_7, array</column>
<column name="C_din">out, 32, ap_fifo, C, pointer</column>
<column name="C_full_n">in, 1, ap_fifo, C, pointer</column>
<column name="C_write">out, 1, ap_fifo, C, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, DCT_MAT_Multiply2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, DCT_MAT_Multiply2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, DCT_MAT_Multiply2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, DCT_MAT_Multiply2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, DCT_MAT_Multiply2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, DCT_MAT_Multiply2, return value</column>
</table>
</item>
</section>
</profile>
