# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../../zc706_hw_v.srcs/sources_1/imports/sources/LFM_phase_gen.v" \
"../../../../zc706_hw_v.srcs/sources_1/imports/sources/decimate.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_LFM_phase_gen_0_0/sim/design_1_LFM_phase_gen_0_0.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/e600/hdl/verilog/Block_proc.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/e600/hdl/verilog/Block_proc33.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/e600/hdl/verilog/d_conv_mac_muladddEe.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/e600/hdl/verilog/d_conv_mul_mul_16bkb.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/e600/hdl/verilog/d_conv_mul_mul_16cud.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/e600/hdl/verilog/fifo_w16_d2_A.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/e600/hdl/verilog/fir_filter_a.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/e600/hdl/verilog/fir_filter_b.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/e600/hdl/verilog/iq_mult.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/e600/hdl/verilog/d_conv.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_d_conv_0_0/sim/design_1_d_conv_0_0.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_decimate_0_0/sim/design_1_decimate_0_0.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_decimate_1_0/sim/design_1_decimate_1_0.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_1/sim/design_1_axis_data_fifo_0_1.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_2/sim/design_1_axis_data_fifo_0_2.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_3/sim/design_1_axis_data_fifo_0_3.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4aec/hdl/verilog/fifo_w1_d2_A.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4aec/hdl/verilog/fifo_w2_d3_A.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4aec/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4aec/hdl/verilog/fifo_w32_d2_A.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4aec/hdl/verilog/freqm.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4aec/hdl/verilog/mod_sub_entry23.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4aec/hdl/verilog/o_mux.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4aec/hdl/verilog/phasm.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4aec/hdl/verilog/start_for_freqm_U0.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4aec/hdl/verilog/start_for_phasm_U0.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4aec/hdl/verilog/mod_sub.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_mod_sub_0_0/sim/design_1_mod_sub_0_0.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fifo_w8_d3_A.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fir_filter_a.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fir_filter_b.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/iq_mult.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/start_for_fir_filbkb.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/start_for_fir_filcud.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/up_conv_entry14.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/up_conv.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_up_conv_0_0/sim/design_1_up_conv_0_0.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../../zc706_hw_v.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../zc706_hw_v.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../zc706_hw_v.srcs/sim_1/imports/sources/sys_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
