<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ise_pipelineCPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="decode_stage.ngr"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="processor_core.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="processor_core.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="processor_core.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="processor_core.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_core.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="processor_core.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="processor_core.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="processor_core.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="processor_core_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="processor_core_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_core_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="processor_core_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processor_core_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_carry_look_ahead_block_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_carry_look_ahead_block_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_cpu_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_cpu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_cpu_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_cpu_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_processor_core_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_processor_core_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1462657746" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1462657746">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1462662070" xil_pn:in_ck="117188277921889676" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1462662070">
=======
    <transform xil_pn:end_ts="1462651252" xil_pn:in_ck="117188277921889676" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1462651252">
>>>>>>> 8671fa17fead913531e6bc0abce815409c943aff
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/ALU_module.vhd"/>
      <outfile xil_pn:name="src/carry_look_ahead_block.vhd"/>
      <outfile xil_pn:name="src/cpu_package.vhd"/>
      <outfile xil_pn:name="src/data_memory_simulation.vhd"/>
      <outfile xil_pn:name="src/decode_stage.vhd"/>
      <outfile xil_pn:name="src/dual_edge_check.vhd"/>
      <outfile xil_pn:name="src/fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="src/fixedpoint_multiplier_module.vhd"/>
      <outfile xil_pn:name="src/four_bits_CLA_adder.vhd"/>
      <outfile xil_pn:name="src/instr_mem_simulatio.vhd"/>
      <outfile xil_pn:name="src/logic_module.vhd"/>
      <outfile xil_pn:name="src/processor_core.vhd"/>
      <outfile xil_pn:name="src/register_file.vhd"/>
      <outfile xil_pn:name="src/shift_module.vhd"/>
      <outfile xil_pn:name="src/sixteen_bits_add_sub.vhd"/>
      <outfile xil_pn:name="src/sixteen_bits_adder.vhd"/>
      <outfile xil_pn:name="src/tb/ALU_tb.vhd"/>
      <outfile xil_pn:name="src/tb/tb_carry_look_ahead_block.vhd"/>
      <outfile xil_pn:name="src/tb/tb_dual_edge_check.vhd"/>
      <outfile xil_pn:name="src/tb/tb_fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="src/tb/tb_fixedpoint_multiplier_module.vhd"/>
      <outfile xil_pn:name="src/tb/tb_four_bits_CLA_adder.vhd"/>
      <outfile xil_pn:name="src/tb/tb_regFile.vhd"/>
      <outfile xil_pn:name="src/tb/tb_sixteen_bits_add_sub.vhd"/>
      <outfile xil_pn:name="src/tb/tb_sixteen_bits_adder.vhd"/>
      <outfile xil_pn:name="src/tb/tb_unsigned_fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="src/tb/tb_updated_reg_file.vhd"/>
      <outfile xil_pn:name="src/unsigned_fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="tb_cpu.vhd"/>
      <outfile xil_pn:name="tb_processor_core.vhd"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1462657746" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4654238050924348147" xil_pn:start_ts="1462657746">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462657746" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8399020135105440431" xil_pn:start_ts="1462657746">
=======
    <transform xil_pn:end_ts="1462651296" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4654238050924348147" xil_pn:start_ts="1462651296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462651296" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8399020135105440431" xil_pn:start_ts="1462651296">
>>>>>>> 8671fa17fead913531e6bc0abce815409c943aff
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462657746" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1194135226277766735" xil_pn:start_ts="1462657746">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1462662073" xil_pn:in_ck="117188277921889676" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1462662072">
=======
    <transform xil_pn:end_ts="1462651259" xil_pn:in_ck="117188277921889676" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1462651259">
>>>>>>> 8671fa17fead913531e6bc0abce815409c943aff
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/ALU_module.vhd"/>
      <outfile xil_pn:name="src/carry_look_ahead_block.vhd"/>
      <outfile xil_pn:name="src/cpu_package.vhd"/>
      <outfile xil_pn:name="src/data_memory_simulation.vhd"/>
      <outfile xil_pn:name="src/decode_stage.vhd"/>
      <outfile xil_pn:name="src/dual_edge_check.vhd"/>
      <outfile xil_pn:name="src/fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="src/fixedpoint_multiplier_module.vhd"/>
      <outfile xil_pn:name="src/four_bits_CLA_adder.vhd"/>
      <outfile xil_pn:name="src/instr_mem_simulatio.vhd"/>
      <outfile xil_pn:name="src/logic_module.vhd"/>
      <outfile xil_pn:name="src/processor_core.vhd"/>
      <outfile xil_pn:name="src/register_file.vhd"/>
      <outfile xil_pn:name="src/shift_module.vhd"/>
      <outfile xil_pn:name="src/sixteen_bits_add_sub.vhd"/>
      <outfile xil_pn:name="src/sixteen_bits_adder.vhd"/>
      <outfile xil_pn:name="src/tb/ALU_tb.vhd"/>
      <outfile xil_pn:name="src/tb/tb_carry_look_ahead_block.vhd"/>
      <outfile xil_pn:name="src/tb/tb_dual_edge_check.vhd"/>
      <outfile xil_pn:name="src/tb/tb_fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="src/tb/tb_fixedpoint_multiplier_module.vhd"/>
      <outfile xil_pn:name="src/tb/tb_four_bits_CLA_adder.vhd"/>
      <outfile xil_pn:name="src/tb/tb_regFile.vhd"/>
      <outfile xil_pn:name="src/tb/tb_sixteen_bits_add_sub.vhd"/>
      <outfile xil_pn:name="src/tb/tb_sixteen_bits_adder.vhd"/>
      <outfile xil_pn:name="src/tb/tb_unsigned_fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="src/tb/tb_updated_reg_file.vhd"/>
      <outfile xil_pn:name="src/unsigned_fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="tb_cpu.vhd"/>
      <outfile xil_pn:name="tb_processor_core.vhd"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1462662076" xil_pn:in_ck="117188277921889676" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-432116503797011498" xil_pn:start_ts="1462662073">
=======
    <transform xil_pn:end_ts="1462651302" xil_pn:in_ck="117188277921889676" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-432116503797011498" xil_pn:start_ts="1462651296">
>>>>>>> 8671fa17fead913531e6bc0abce815409c943aff
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_cpu_beh.prj"/>
      <outfile xil_pn:name="tb_cpu_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1462663324" xil_pn:in_ck="-8259518274755497139" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5223139303464772483" xil_pn:start_ts="1462663323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
=======
    <transform xil_pn:end_ts="1462651302" xil_pn:in_ck="8280504458038662180" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5223139303464772483" xil_pn:start_ts="1462651302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
>>>>>>> 8671fa17fead913531e6bc0abce815409c943aff
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_cpu_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1462663300" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1462663300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462663300" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8018137289343003895" xil_pn:start_ts="1462663300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462663300" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1194135226277766735" xil_pn:start_ts="1462663300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462663300" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1462663300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462663300" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1625610076527909333" xil_pn:start_ts="1462663300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462663300" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1462663300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462663300" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3612378952616523067" xil_pn:start_ts="1462663300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462663315" xil_pn:in_ck="-5976307907755105297" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-571035265135774600" xil_pn:start_ts="1462663300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="decode_stage.ngr"/>
      <outfile xil_pn:name="processor_core.lso"/>
      <outfile xil_pn:name="processor_core.ngc"/>
      <outfile xil_pn:name="processor_core.ngr"/>
      <outfile xil_pn:name="processor_core.prj"/>
      <outfile xil_pn:name="processor_core.stx"/>
      <outfile xil_pn:name="processor_core.syr"/>
      <outfile xil_pn:name="processor_core.xst"/>
      <outfile xil_pn:name="processor_core_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
