#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr 30 00:20:28 2021
# Process ID: 5052
# Current directory: C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17804 C:\Users\hp\Desktop\Integrated Systems Design\Hex_Calculator\Hex_Calculator.xpr
# Log file: C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/vivado.log
# Journal file: C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.996 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/new/Functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/imports/Downloads/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/imports/Downloads/seven_seg_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.sim/sim_1/behav/xsim'
"xelab -wto 792b22c1cc8240a9a0f027c0935f6b2f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 792b22c1cc8240a9a0f027c0935f6b2f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Calculator(last_value=4'b1000,an...
Compiling module xil_defaultlib.Functions(last_value=4'b1000,ans...
Compiling module xil_defaultlib.seven_seg_ctrl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.996 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.996 ; gain = 0.000
save_wave_config {C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Testbench_behav.wcfg}}
set_property xsim.view {{C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Testbench_behav.wcfg}} [get_filesets sim_1]
save_wave_config {C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 30 00:23:05 2021...
