<stg><name>QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10</name>


<trans_list>

<trans id="289" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %Y_7_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_7_load_7

]]></Node>
<StgValue><ssdm name="Y_7_load_7_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %Y_6_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_6_load_7

]]></Node>
<StgValue><ssdm name="Y_6_load_7_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %Y_5_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_5_load_7

]]></Node>
<StgValue><ssdm name="Y_5_load_7_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %Y_4_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_4_load_7

]]></Node>
<StgValue><ssdm name="Y_4_load_7_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %Y_3_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_3_load_7

]]></Node>
<StgValue><ssdm name="Y_3_load_7_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %Y_2_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_2_load_7

]]></Node>
<StgValue><ssdm name="Y_2_load_7_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %Y_1_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_1_load_7

]]></Node>
<StgValue><ssdm name="Y_1_load_7_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %Y_0_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_0_load_7

]]></Node>
<StgValue><ssdm name="Y_0_load_7_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %Y_7_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_7_load_6

]]></Node>
<StgValue><ssdm name="Y_7_load_6_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %Y_6_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_6_load_6

]]></Node>
<StgValue><ssdm name="Y_6_load_6_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %Y_5_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_5_load_6

]]></Node>
<StgValue><ssdm name="Y_5_load_6_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %Y_4_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_4_load_6

]]></Node>
<StgValue><ssdm name="Y_4_load_6_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %Y_3_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_3_load_6

]]></Node>
<StgValue><ssdm name="Y_3_load_6_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %Y_2_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_2_load_6

]]></Node>
<StgValue><ssdm name="Y_2_load_6_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:17 %Y_1_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_1_load_6

]]></Node>
<StgValue><ssdm name="Y_1_load_6_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %Y_0_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_0_load_6

]]></Node>
<StgValue><ssdm name="Y_0_load_6_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %Y_7_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_7_load_5

]]></Node>
<StgValue><ssdm name="Y_7_load_5_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %Y_6_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_6_load_5

]]></Node>
<StgValue><ssdm name="Y_6_load_5_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %Y_5_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_5_load_5

]]></Node>
<StgValue><ssdm name="Y_5_load_5_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:22 %Y_4_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_4_load_5

]]></Node>
<StgValue><ssdm name="Y_4_load_5_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %Y_3_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_3_load_5

]]></Node>
<StgValue><ssdm name="Y_3_load_5_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %Y_2_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_2_load_5

]]></Node>
<StgValue><ssdm name="Y_2_load_5_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:25 %Y_1_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_1_load_5

]]></Node>
<StgValue><ssdm name="Y_1_load_5_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:26 %Y_0_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_0_load_5

]]></Node>
<StgValue><ssdm name="Y_0_load_5_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:27 %Y_7_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_7_load_4

]]></Node>
<StgValue><ssdm name="Y_7_load_4_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:28 %Y_6_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_6_load_4

]]></Node>
<StgValue><ssdm name="Y_6_load_4_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:29 %Y_5_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_5_load_4

]]></Node>
<StgValue><ssdm name="Y_5_load_4_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:30 %Y_4_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_4_load_4

]]></Node>
<StgValue><ssdm name="Y_4_load_4_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:31 %Y_3_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_3_load_4

]]></Node>
<StgValue><ssdm name="Y_3_load_4_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:32 %Y_2_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_2_load_4

]]></Node>
<StgValue><ssdm name="Y_2_load_4_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:33 %Y_1_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_1_load_4

]]></Node>
<StgValue><ssdm name="Y_1_load_4_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:34 %Y_0_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_0_load_4

]]></Node>
<StgValue><ssdm name="Y_0_load_4_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:35 %Y_7_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_7_load_3

]]></Node>
<StgValue><ssdm name="Y_7_load_3_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:36 %Y_6_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_6_load_3

]]></Node>
<StgValue><ssdm name="Y_6_load_3_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:37 %Y_5_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_5_load_3

]]></Node>
<StgValue><ssdm name="Y_5_load_3_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:38 %Y_4_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_4_load_3

]]></Node>
<StgValue><ssdm name="Y_4_load_3_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:39 %Y_3_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_3_load_3

]]></Node>
<StgValue><ssdm name="Y_3_load_3_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:40 %Y_2_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_2_load_3

]]></Node>
<StgValue><ssdm name="Y_2_load_3_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:41 %Y_1_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_1_load_3

]]></Node>
<StgValue><ssdm name="Y_1_load_3_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:42 %Y_0_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_0_load_3

]]></Node>
<StgValue><ssdm name="Y_0_load_3_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:43 %Y_7_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_7_load_2

]]></Node>
<StgValue><ssdm name="Y_7_load_2_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:44 %Y_6_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_6_load_2

]]></Node>
<StgValue><ssdm name="Y_6_load_2_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:45 %Y_5_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_5_load_2

]]></Node>
<StgValue><ssdm name="Y_5_load_2_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:46 %Y_4_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_4_load_2

]]></Node>
<StgValue><ssdm name="Y_4_load_2_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:47 %Y_3_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_3_load_2

]]></Node>
<StgValue><ssdm name="Y_3_load_2_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:48 %Y_2_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_2_load_2

]]></Node>
<StgValue><ssdm name="Y_2_load_2_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:49 %Y_1_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_1_load_2

]]></Node>
<StgValue><ssdm name="Y_1_load_2_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:50 %Y_0_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_0_load_2

]]></Node>
<StgValue><ssdm name="Y_0_load_2_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:51 %Y_7_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_7_load_1

]]></Node>
<StgValue><ssdm name="Y_7_load_1_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:52 %Y_6_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_6_load_1

]]></Node>
<StgValue><ssdm name="Y_6_load_1_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:53 %Y_5_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_5_load_1

]]></Node>
<StgValue><ssdm name="Y_5_load_1_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:54 %Y_4_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_4_load_1

]]></Node>
<StgValue><ssdm name="Y_4_load_1_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:55 %Y_3_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_3_load_1

]]></Node>
<StgValue><ssdm name="Y_3_load_1_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:56 %Y_2_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_2_load_1

]]></Node>
<StgValue><ssdm name="Y_2_load_1_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:57 %Y_1_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_1_load_1

]]></Node>
<StgValue><ssdm name="Y_1_load_1_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:58 %Y_0_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_0_load_1

]]></Node>
<StgValue><ssdm name="Y_0_load_1_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:59 %Y_7_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_7_load

]]></Node>
<StgValue><ssdm name="Y_7_load_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:60 %Y_6_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_6_load

]]></Node>
<StgValue><ssdm name="Y_6_load_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:61 %Y_5_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_5_load

]]></Node>
<StgValue><ssdm name="Y_5_load_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:62 %Y_4_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_4_load

]]></Node>
<StgValue><ssdm name="Y_4_load_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:63 %Y_3_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_3_load

]]></Node>
<StgValue><ssdm name="Y_3_load_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:64 %Y_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_2_load

]]></Node>
<StgValue><ssdm name="Y_2_load_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:65 %Y_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_1_load

]]></Node>
<StgValue><ssdm name="Y_1_load_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:66 %Y_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_0_load

]]></Node>
<StgValue><ssdm name="Y_0_load_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:67 %conv_i_i_i735509_lcssa768_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i735509_lcssa768

]]></Node>
<StgValue><ssdm name="conv_i_i_i735509_lcssa768_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:68 %conv_i_i_i781477_lcssa752_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i781477_lcssa752

]]></Node>
<StgValue><ssdm name="conv_i_i_i781477_lcssa752_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:69 %conv_i_i_i827445_lcssa736_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i827445_lcssa736

]]></Node>
<StgValue><ssdm name="conv_i_i_i827445_lcssa736_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:70 %conv_i_i_i873413_lcssa720_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i873413_lcssa720

]]></Node>
<StgValue><ssdm name="conv_i_i_i873413_lcssa720_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:71 %conv_i_i_i919381_lcssa704_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i919381_lcssa704

]]></Node>
<StgValue><ssdm name="conv_i_i_i919381_lcssa704_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:72 %conv_i_i_i965349_lcssa688_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i965349_lcssa688

]]></Node>
<StgValue><ssdm name="conv_i_i_i965349_lcssa688_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:73 %conv_i_i_i1011317_lcssa672_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i1011317_lcssa672

]]></Node>
<StgValue><ssdm name="conv_i_i_i1011317_lcssa672_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:74 %conv_i_i_i105729_lcssa528_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i105729_lcssa528

]]></Node>
<StgValue><ssdm name="conv_i_i_i105729_lcssa528_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:75 %conv_i_i_i735505_lcssa766_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i735505_lcssa766

]]></Node>
<StgValue><ssdm name="conv_i_i_i735505_lcssa766_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:76 %conv_i_i_i781473_lcssa750_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i781473_lcssa750

]]></Node>
<StgValue><ssdm name="conv_i_i_i781473_lcssa750_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:77 %conv_i_i_i827441_lcssa734_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i827441_lcssa734

]]></Node>
<StgValue><ssdm name="conv_i_i_i827441_lcssa734_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:78 %conv_i_i_i873409_lcssa718_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i873409_lcssa718

]]></Node>
<StgValue><ssdm name="conv_i_i_i873409_lcssa718_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:79 %conv_i_i_i919377_lcssa702_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i919377_lcssa702

]]></Node>
<StgValue><ssdm name="conv_i_i_i919377_lcssa702_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:80 %conv_i_i_i965345_lcssa686_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i965345_lcssa686

]]></Node>
<StgValue><ssdm name="conv_i_i_i965345_lcssa686_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:81 %conv_i_i_i1011313_lcssa670_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i1011313_lcssa670

]]></Node>
<StgValue><ssdm name="conv_i_i_i1011313_lcssa670_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:82 %conv_i_i_i105725_lcssa526_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i105725_lcssa526

]]></Node>
<StgValue><ssdm name="conv_i_i_i105725_lcssa526_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:83 %conv_i_i_i735501_lcssa764_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i735501_lcssa764

]]></Node>
<StgValue><ssdm name="conv_i_i_i735501_lcssa764_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:84 %conv_i_i_i781469_lcssa748_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i781469_lcssa748

]]></Node>
<StgValue><ssdm name="conv_i_i_i781469_lcssa748_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:85 %conv_i_i_i827437_lcssa732_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i827437_lcssa732

]]></Node>
<StgValue><ssdm name="conv_i_i_i827437_lcssa732_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:86 %conv_i_i_i873405_lcssa716_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i873405_lcssa716

]]></Node>
<StgValue><ssdm name="conv_i_i_i873405_lcssa716_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:87 %conv_i_i_i919373_lcssa700_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i919373_lcssa700

]]></Node>
<StgValue><ssdm name="conv_i_i_i919373_lcssa700_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:88 %conv_i_i_i965341_lcssa684_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i965341_lcssa684

]]></Node>
<StgValue><ssdm name="conv_i_i_i965341_lcssa684_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:89 %conv_i_i_i1011309_lcssa668_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i1011309_lcssa668

]]></Node>
<StgValue><ssdm name="conv_i_i_i1011309_lcssa668_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:90 %conv_i_i_i105721_lcssa524_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i105721_lcssa524

]]></Node>
<StgValue><ssdm name="conv_i_i_i105721_lcssa524_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:91 %conv_i_i_i735497_lcssa762_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i735497_lcssa762

]]></Node>
<StgValue><ssdm name="conv_i_i_i735497_lcssa762_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:92 %conv_i_i_i781465_lcssa746_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i781465_lcssa746

]]></Node>
<StgValue><ssdm name="conv_i_i_i781465_lcssa746_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:93 %conv_i_i_i827433_lcssa730_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i827433_lcssa730

]]></Node>
<StgValue><ssdm name="conv_i_i_i827433_lcssa730_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:94 %conv_i_i_i873401_lcssa714_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i873401_lcssa714

]]></Node>
<StgValue><ssdm name="conv_i_i_i873401_lcssa714_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:95 %conv_i_i_i919369_lcssa698_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i919369_lcssa698

]]></Node>
<StgValue><ssdm name="conv_i_i_i919369_lcssa698_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:96 %conv_i_i_i965337_lcssa682_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i965337_lcssa682

]]></Node>
<StgValue><ssdm name="conv_i_i_i965337_lcssa682_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:97 %conv_i_i_i1011305_lcssa666_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i1011305_lcssa666

]]></Node>
<StgValue><ssdm name="conv_i_i_i1011305_lcssa666_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:98 %conv_i_i_i105717_lcssa522_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i105717_lcssa522

]]></Node>
<StgValue><ssdm name="conv_i_i_i105717_lcssa522_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:99 %conv_i_i_i735493_lcssa760_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i735493_lcssa760

]]></Node>
<StgValue><ssdm name="conv_i_i_i735493_lcssa760_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:100 %conv_i_i_i781461_lcssa744_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i781461_lcssa744

]]></Node>
<StgValue><ssdm name="conv_i_i_i781461_lcssa744_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:101 %conv_i_i_i827429_lcssa728_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i827429_lcssa728

]]></Node>
<StgValue><ssdm name="conv_i_i_i827429_lcssa728_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:102 %conv_i_i_i873397_lcssa712_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i873397_lcssa712

]]></Node>
<StgValue><ssdm name="conv_i_i_i873397_lcssa712_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:103 %conv_i_i_i919365_lcssa696_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i919365_lcssa696

]]></Node>
<StgValue><ssdm name="conv_i_i_i919365_lcssa696_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:104 %conv_i_i_i965333_lcssa680_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i965333_lcssa680

]]></Node>
<StgValue><ssdm name="conv_i_i_i965333_lcssa680_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:105 %conv_i_i_i1011301_lcssa664_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i1011301_lcssa664

]]></Node>
<StgValue><ssdm name="conv_i_i_i1011301_lcssa664_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:106 %conv_i_i_i105713_lcssa520_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i105713_lcssa520

]]></Node>
<StgValue><ssdm name="conv_i_i_i105713_lcssa520_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:107 %conv_i_i_i735489_lcssa758_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i735489_lcssa758

]]></Node>
<StgValue><ssdm name="conv_i_i_i735489_lcssa758_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:108 %conv_i_i_i781457_lcssa742_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i781457_lcssa742

]]></Node>
<StgValue><ssdm name="conv_i_i_i781457_lcssa742_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:109 %conv_i_i_i827425_lcssa726_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i827425_lcssa726

]]></Node>
<StgValue><ssdm name="conv_i_i_i827425_lcssa726_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:110 %conv_i_i_i873393_lcssa710_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i873393_lcssa710

]]></Node>
<StgValue><ssdm name="conv_i_i_i873393_lcssa710_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:111 %conv_i_i_i919361_lcssa694_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i919361_lcssa694

]]></Node>
<StgValue><ssdm name="conv_i_i_i919361_lcssa694_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:112 %conv_i_i_i965329_lcssa678_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i965329_lcssa678

]]></Node>
<StgValue><ssdm name="conv_i_i_i965329_lcssa678_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:113 %conv_i_i_i1011297_lcssa662_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i1011297_lcssa662

]]></Node>
<StgValue><ssdm name="conv_i_i_i1011297_lcssa662_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:114 %conv_i_i_i10579_lcssa518_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i10579_lcssa518

]]></Node>
<StgValue><ssdm name="conv_i_i_i10579_lcssa518_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:115 %conv_i_i_i735485_lcssa756_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i735485_lcssa756

]]></Node>
<StgValue><ssdm name="conv_i_i_i735485_lcssa756_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:116 %conv_i_i_i781453_lcssa740_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i781453_lcssa740

]]></Node>
<StgValue><ssdm name="conv_i_i_i781453_lcssa740_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:117 %conv_i_i_i827421_lcssa724_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i827421_lcssa724

]]></Node>
<StgValue><ssdm name="conv_i_i_i827421_lcssa724_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:118 %conv_i_i_i873389_lcssa708_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i873389_lcssa708

]]></Node>
<StgValue><ssdm name="conv_i_i_i873389_lcssa708_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:119 %conv_i_i_i919357_lcssa692_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i919357_lcssa692

]]></Node>
<StgValue><ssdm name="conv_i_i_i919357_lcssa692_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:120 %conv_i_i_i965325_lcssa676_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i965325_lcssa676

]]></Node>
<StgValue><ssdm name="conv_i_i_i965325_lcssa676_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:121 %conv_i_i_i1011293_lcssa660_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i1011293_lcssa660

]]></Node>
<StgValue><ssdm name="conv_i_i_i1011293_lcssa660_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:122 %conv_i_i_i10575_lcssa516_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i10575_lcssa516

]]></Node>
<StgValue><ssdm name="conv_i_i_i10575_lcssa516_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:123 %conv_i_i_i735481_lcssa754_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i735481_lcssa754

]]></Node>
<StgValue><ssdm name="conv_i_i_i735481_lcssa754_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:124 %conv_i_i_i781449_lcssa738_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i781449_lcssa738

]]></Node>
<StgValue><ssdm name="conv_i_i_i781449_lcssa738_read"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:125 %conv_i_i_i827417_lcssa722_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i827417_lcssa722

]]></Node>
<StgValue><ssdm name="conv_i_i_i827417_lcssa722_read"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:126 %conv_i_i_i873385_lcssa706_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i873385_lcssa706

]]></Node>
<StgValue><ssdm name="conv_i_i_i873385_lcssa706_read"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:127 %conv_i_i_i919353_lcssa690_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i919353_lcssa690

]]></Node>
<StgValue><ssdm name="conv_i_i_i919353_lcssa690_read"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:128 %conv_i_i_i965321_lcssa674_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i965321_lcssa674

]]></Node>
<StgValue><ssdm name="conv_i_i_i965321_lcssa674_read"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:129 %conv_i_i_i1011289_lcssa658_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i1011289_lcssa658

]]></Node>
<StgValue><ssdm name="conv_i_i_i1011289_lcssa658_read"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:130 %conv_i_i_i10571_lcssa514_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i10571_lcssa514

]]></Node>
<StgValue><ssdm name="conv_i_i_i10571_lcssa514_read"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:131 %store_ln0 = store i7 0, i7 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:132 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:133 %store_ln0 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:134 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten7_load = load i7 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="indvar_flatten7_load"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %icmp_ln316 = icmp_eq  i7 %indvar_flatten7_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln316"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln316_1 = add i7 %indvar_flatten7_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln316_1"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln316 = br i1 %icmp_ln316, void %.preheader, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0 %j_load = load i4 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:1 %i_load = load i4 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2 %add_ln316 = add i4 %i_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln316"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:5 %icmp_ln317 = icmp_eq  i4 %j_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln317"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:6 %select_ln316 = select i1 %icmp_ln317, i4 0, i4 %j_load

]]></Node>
<StgValue><ssdm name="select_ln316"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:7 %select_ln316_1 = select i1 %icmp_ln317, i4 %add_ln316, i4 %i_load

]]></Node>
<StgValue><ssdm name="select_ln316_1"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="4">
<![CDATA[
.preheader:8 %empty_286 = trunc i4 %select_ln316_1

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
.preheader:16 %tmp_17 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %conv_i_i_i10571_lcssa514_read, i16 %conv_i_i_i1011289_lcssa658_read, i16 %conv_i_i_i965321_lcssa674_read, i16 %conv_i_i_i919353_lcssa690_read, i16 %conv_i_i_i873385_lcssa706_read, i16 %conv_i_i_i827417_lcssa722_read, i16 %conv_i_i_i781449_lcssa738_read, i16 %conv_i_i_i735481_lcssa754_read, i4 %select_ln316

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
.preheader:24 %tmp_25 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %Y_0_load_read, i16 %Y_1_load_read, i16 %Y_2_load_read, i16 %Y_3_load_read, i16 %Y_4_load_read, i16 %Y_5_load_read, i16 %Y_6_load_read, i16 %Y_7_load_read, i4 %select_ln316_1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="16">
<![CDATA[
.preheader:25 %sext_ln717 = sext i16 %tmp_25

]]></Node>
<StgValue><ssdm name="sext_ln717"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="24" op_0_bw="16">
<![CDATA[
.preheader:26 %sext_ln717_2 = sext i16 %tmp_17

]]></Node>
<StgValue><ssdm name="sext_ln717_2"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:27 %mul_ln717 = mul i24 %sext_ln717_2, i24 %sext_ln717

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:79 %add_ln317 = add i4 %select_ln316, i4 1

]]></Node>
<StgValue><ssdm name="add_ln317"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader:80 %store_ln316 = store i7 %add_ln316_1, i7 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader:81 %store_ln316 = store i4 %select_ln316_1, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader:82 %store_ln317 = store i4 %add_ln317, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="170" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
.preheader:17 %tmp_18 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %conv_i_i_i10575_lcssa516_read, i16 %conv_i_i_i1011293_lcssa660_read, i16 %conv_i_i_i965325_lcssa676_read, i16 %conv_i_i_i919357_lcssa692_read, i16 %conv_i_i_i873389_lcssa708_read, i16 %conv_i_i_i827421_lcssa724_read, i16 %conv_i_i_i781453_lcssa740_read, i16 %conv_i_i_i735485_lcssa756_read, i4 %select_ln316

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:27 %mul_ln717 = mul i24 %sext_ln717_2, i24 %sext_ln717

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
.preheader:28 %tmp_98_1 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %Y_0_load_1_read, i16 %Y_1_load_1_read, i16 %Y_2_load_1_read, i16 %Y_3_load_1_read, i16 %Y_4_load_1_read, i16 %Y_5_load_1_read, i16 %Y_6_load_1_read, i16 %Y_7_load_1_read, i4 %select_ln316_1

]]></Node>
<StgValue><ssdm name="tmp_98_1"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="24" op_0_bw="16">
<![CDATA[
.preheader:29 %sext_ln1245 = sext i16 %tmp_98_1

]]></Node>
<StgValue><ssdm name="sext_ln1245"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="24" op_0_bw="16">
<![CDATA[
.preheader:30 %sext_ln1245_14 = sext i16 %tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln1245_14"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:31 %mul_ln1245 = mul i24 %sext_ln1245_14, i24 %sext_ln1245

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="176" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
.preheader:18 %tmp_19 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %conv_i_i_i10579_lcssa518_read, i16 %conv_i_i_i1011297_lcssa662_read, i16 %conv_i_i_i965329_lcssa678_read, i16 %conv_i_i_i919361_lcssa694_read, i16 %conv_i_i_i873393_lcssa710_read, i16 %conv_i_i_i827425_lcssa726_read, i16 %conv_i_i_i781457_lcssa742_read, i16 %conv_i_i_i735489_lcssa758_read, i4 %select_ln316

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:27 %mul_ln717 = mul i24 %sext_ln717_2, i24 %sext_ln717

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:31 %mul_ln1245 = mul i24 %sext_ln1245_14, i24 %sext_ln1245

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
.preheader:35 %tmp_98_2 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %Y_0_load_2_read, i16 %Y_1_load_2_read, i16 %Y_2_load_2_read, i16 %Y_3_load_2_read, i16 %Y_4_load_2_read, i16 %Y_5_load_2_read, i16 %Y_6_load_2_read, i16 %Y_7_load_2_read, i4 %select_ln316_1

]]></Node>
<StgValue><ssdm name="tmp_98_2"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="16">
<![CDATA[
.preheader:36 %sext_ln1245_15 = sext i16 %tmp_98_2

]]></Node>
<StgValue><ssdm name="sext_ln1245_15"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="24" op_0_bw="16">
<![CDATA[
.preheader:37 %sext_ln1245_16 = sext i16 %tmp_19

]]></Node>
<StgValue><ssdm name="sext_ln1245_16"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:38 %mul_ln1245_7 = mul i24 %sext_ln1245_16, i24 %sext_ln1245_15

]]></Node>
<StgValue><ssdm name="mul_ln1245_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="183" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
.preheader:19 %tmp_20 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %conv_i_i_i105713_lcssa520_read, i16 %conv_i_i_i1011301_lcssa664_read, i16 %conv_i_i_i965333_lcssa680_read, i16 %conv_i_i_i919365_lcssa696_read, i16 %conv_i_i_i873397_lcssa712_read, i16 %conv_i_i_i827429_lcssa728_read, i16 %conv_i_i_i781461_lcssa744_read, i16 %conv_i_i_i735493_lcssa760_read, i4 %select_ln316

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:27 %mul_ln717 = mul i24 %sext_ln717_2, i24 %sext_ln717

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:31 %mul_ln1245 = mul i24 %sext_ln1245_14, i24 %sext_ln1245

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:32 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.preheader:33 %shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:34 %add_ln1245 = add i24 %shl_ln, i24 %mul_ln1245

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:38 %mul_ln1245_7 = mul i24 %sext_ln1245_16, i24 %sext_ln1245_15

]]></Node>
<StgValue><ssdm name="mul_ln1245_7"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
.preheader:42 %tmp_98_3 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %Y_0_load_3_read, i16 %Y_1_load_3_read, i16 %Y_2_load_3_read, i16 %Y_3_load_3_read, i16 %Y_4_load_3_read, i16 %Y_5_load_3_read, i16 %Y_6_load_3_read, i16 %Y_7_load_3_read, i4 %select_ln316_1

]]></Node>
<StgValue><ssdm name="tmp_98_3"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="24" op_0_bw="16">
<![CDATA[
.preheader:43 %sext_ln1245_17 = sext i16 %tmp_98_3

]]></Node>
<StgValue><ssdm name="sext_ln1245_17"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="16">
<![CDATA[
.preheader:44 %sext_ln1245_18 = sext i16 %tmp_20

]]></Node>
<StgValue><ssdm name="sext_ln1245_18"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:45 %mul_ln1245_8 = mul i24 %sext_ln1245_18, i24 %sext_ln1245_17

]]></Node>
<StgValue><ssdm name="mul_ln1245_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="194" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
.preheader:20 %tmp_21 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %conv_i_i_i105717_lcssa522_read, i16 %conv_i_i_i1011305_lcssa666_read, i16 %conv_i_i_i965337_lcssa682_read, i16 %conv_i_i_i919369_lcssa698_read, i16 %conv_i_i_i873401_lcssa714_read, i16 %conv_i_i_i827433_lcssa730_read, i16 %conv_i_i_i781465_lcssa746_read, i16 %conv_i_i_i735497_lcssa762_read, i4 %select_ln316

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:34 %add_ln1245 = add i24 %shl_ln, i24 %mul_ln1245

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:38 %mul_ln1245_7 = mul i24 %sext_ln1245_16, i24 %sext_ln1245_15

]]></Node>
<StgValue><ssdm name="mul_ln1245_7"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:39 %tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.preheader:40 %shl_ln737_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_7"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:41 %add_ln1245_7 = add i24 %shl_ln737_7, i24 %mul_ln1245_7

]]></Node>
<StgValue><ssdm name="add_ln1245_7"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:45 %mul_ln1245_8 = mul i24 %sext_ln1245_18, i24 %sext_ln1245_17

]]></Node>
<StgValue><ssdm name="mul_ln1245_8"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
.preheader:49 %tmp_98_4 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %Y_0_load_4_read, i16 %Y_1_load_4_read, i16 %Y_2_load_4_read, i16 %Y_3_load_4_read, i16 %Y_4_load_4_read, i16 %Y_5_load_4_read, i16 %Y_6_load_4_read, i16 %Y_7_load_4_read, i4 %select_ln316_1

]]></Node>
<StgValue><ssdm name="tmp_98_4"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="24" op_0_bw="16">
<![CDATA[
.preheader:50 %sext_ln1245_19 = sext i16 %tmp_98_4

]]></Node>
<StgValue><ssdm name="sext_ln1245_19"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="16">
<![CDATA[
.preheader:51 %sext_ln1245_20 = sext i16 %tmp_21

]]></Node>
<StgValue><ssdm name="sext_ln1245_20"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:52 %mul_ln1245_9 = mul i24 %sext_ln1245_20, i24 %sext_ln1245_19

]]></Node>
<StgValue><ssdm name="mul_ln1245_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="205" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
.preheader:21 %tmp_22 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %conv_i_i_i105721_lcssa524_read, i16 %conv_i_i_i1011309_lcssa668_read, i16 %conv_i_i_i965341_lcssa684_read, i16 %conv_i_i_i919373_lcssa700_read, i16 %conv_i_i_i873405_lcssa716_read, i16 %conv_i_i_i827437_lcssa732_read, i16 %conv_i_i_i781469_lcssa748_read, i16 %conv_i_i_i735501_lcssa764_read, i4 %select_ln316

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:41 %add_ln1245_7 = add i24 %shl_ln737_7, i24 %mul_ln1245_7

]]></Node>
<StgValue><ssdm name="add_ln1245_7"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:45 %mul_ln1245_8 = mul i24 %sext_ln1245_18, i24 %sext_ln1245_17

]]></Node>
<StgValue><ssdm name="mul_ln1245_8"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:46 %tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_7, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.preheader:47 %shl_ln737_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_8"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:48 %add_ln1245_8 = add i24 %shl_ln737_8, i24 %mul_ln1245_8

]]></Node>
<StgValue><ssdm name="add_ln1245_8"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:52 %mul_ln1245_9 = mul i24 %sext_ln1245_20, i24 %sext_ln1245_19

]]></Node>
<StgValue><ssdm name="mul_ln1245_9"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
.preheader:56 %tmp_98_5 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %Y_0_load_5_read, i16 %Y_1_load_5_read, i16 %Y_2_load_5_read, i16 %Y_3_load_5_read, i16 %Y_4_load_5_read, i16 %Y_5_load_5_read, i16 %Y_6_load_5_read, i16 %Y_7_load_5_read, i4 %select_ln316_1

]]></Node>
<StgValue><ssdm name="tmp_98_5"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="16">
<![CDATA[
.preheader:57 %sext_ln1245_21 = sext i16 %tmp_98_5

]]></Node>
<StgValue><ssdm name="sext_ln1245_21"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="16">
<![CDATA[
.preheader:58 %sext_ln1245_22 = sext i16 %tmp_22

]]></Node>
<StgValue><ssdm name="sext_ln1245_22"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:59 %mul_ln1245_10 = mul i24 %sext_ln1245_22, i24 %sext_ln1245_21

]]></Node>
<StgValue><ssdm name="mul_ln1245_10"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="216" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
.preheader:22 %tmp_23 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %conv_i_i_i105725_lcssa526_read, i16 %conv_i_i_i1011313_lcssa670_read, i16 %conv_i_i_i965345_lcssa686_read, i16 %conv_i_i_i919377_lcssa702_read, i16 %conv_i_i_i873409_lcssa718_read, i16 %conv_i_i_i827441_lcssa734_read, i16 %conv_i_i_i781473_lcssa750_read, i16 %conv_i_i_i735505_lcssa766_read, i4 %select_ln316

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:48 %add_ln1245_8 = add i24 %shl_ln737_8, i24 %mul_ln1245_8

]]></Node>
<StgValue><ssdm name="add_ln1245_8"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:52 %mul_ln1245_9 = mul i24 %sext_ln1245_20, i24 %sext_ln1245_19

]]></Node>
<StgValue><ssdm name="mul_ln1245_9"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:53 %tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_8, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.preheader:54 %shl_ln737_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_9"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:55 %add_ln1245_9 = add i24 %shl_ln737_9, i24 %mul_ln1245_9

]]></Node>
<StgValue><ssdm name="add_ln1245_9"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:59 %mul_ln1245_10 = mul i24 %sext_ln1245_22, i24 %sext_ln1245_21

]]></Node>
<StgValue><ssdm name="mul_ln1245_10"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
.preheader:63 %tmp_98_6 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %Y_0_load_6_read, i16 %Y_1_load_6_read, i16 %Y_2_load_6_read, i16 %Y_3_load_6_read, i16 %Y_4_load_6_read, i16 %Y_5_load_6_read, i16 %Y_6_load_6_read, i16 %Y_7_load_6_read, i4 %select_ln316_1

]]></Node>
<StgValue><ssdm name="tmp_98_6"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="24" op_0_bw="16">
<![CDATA[
.preheader:64 %sext_ln1245_23 = sext i16 %tmp_98_6

]]></Node>
<StgValue><ssdm name="sext_ln1245_23"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="16">
<![CDATA[
.preheader:65 %sext_ln1245_24 = sext i16 %tmp_23

]]></Node>
<StgValue><ssdm name="sext_ln1245_24"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:66 %mul_ln1245_11 = mul i24 %sext_ln1245_24, i24 %sext_ln1245_23

]]></Node>
<StgValue><ssdm name="mul_ln1245_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:9 %tmp_61_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_286, i3 0

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="4">
<![CDATA[
.preheader:11 %select_ln316_cast = zext i4 %select_ln316

]]></Node>
<StgValue><ssdm name="select_ln316_cast"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:12 %empty_287 = add i6 %tmp_61_cast, i6 %select_ln316_cast

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
.preheader:23 %tmp_24 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %conv_i_i_i105729_lcssa528_read, i16 %conv_i_i_i1011317_lcssa672_read, i16 %conv_i_i_i965349_lcssa688_read, i16 %conv_i_i_i919381_lcssa704_read, i16 %conv_i_i_i873413_lcssa720_read, i16 %conv_i_i_i827445_lcssa736_read, i16 %conv_i_i_i781477_lcssa752_read, i16 %conv_i_i_i735509_lcssa768_read, i4 %select_ln316

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:55 %add_ln1245_9 = add i24 %shl_ln737_9, i24 %mul_ln1245_9

]]></Node>
<StgValue><ssdm name="add_ln1245_9"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:59 %mul_ln1245_10 = mul i24 %sext_ln1245_22, i24 %sext_ln1245_21

]]></Node>
<StgValue><ssdm name="mul_ln1245_10"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:60 %tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.preheader:61 %shl_ln737_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_42, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_s"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:62 %add_ln1245_10 = add i24 %shl_ln737_s, i24 %mul_ln1245_10

]]></Node>
<StgValue><ssdm name="add_ln1245_10"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:66 %mul_ln1245_11 = mul i24 %sext_ln1245_24, i24 %sext_ln1245_23

]]></Node>
<StgValue><ssdm name="mul_ln1245_11"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
.preheader:70 %tmp_98_7 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %Y_0_load_7_read, i16 %Y_1_load_7_read, i16 %Y_2_load_7_read, i16 %Y_3_load_7_read, i16 %Y_4_load_7_read, i16 %Y_5_load_7_read, i16 %Y_6_load_7_read, i16 %Y_7_load_7_read, i4 %select_ln316_1

]]></Node>
<StgValue><ssdm name="tmp_98_7"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="16">
<![CDATA[
.preheader:71 %sext_ln1245_25 = sext i16 %tmp_98_7

]]></Node>
<StgValue><ssdm name="sext_ln1245_25"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="24" op_0_bw="16">
<![CDATA[
.preheader:72 %sext_ln1245_26 = sext i16 %tmp_24

]]></Node>
<StgValue><ssdm name="sext_ln1245_26"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:73 %mul_ln1245_12 = mul i24 %sext_ln1245_26, i24 %sext_ln1245_25

]]></Node>
<StgValue><ssdm name="mul_ln1245_12"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="241" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:62 %add_ln1245_10 = add i24 %shl_ln737_s, i24 %mul_ln1245_10

]]></Node>
<StgValue><ssdm name="add_ln1245_10"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:66 %mul_ln1245_11 = mul i24 %sext_ln1245_24, i24 %sext_ln1245_23

]]></Node>
<StgValue><ssdm name="mul_ln1245_11"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:67 %tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_10, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.preheader:68 %shl_ln737_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_43, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_1"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:69 %add_ln1245_11 = add i24 %shl_ln737_1, i24 %mul_ln1245_11

]]></Node>
<StgValue><ssdm name="add_ln1245_11"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:73 %mul_ln1245_12 = mul i24 %sext_ln1245_26, i24 %sext_ln1245_25

]]></Node>
<StgValue><ssdm name="mul_ln1245_12"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="247" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:69 %add_ln1245_11 = add i24 %shl_ln737_1, i24 %mul_ln1245_11

]]></Node>
<StgValue><ssdm name="add_ln1245_11"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:73 %mul_ln1245_12 = mul i24 %sext_ln1245_26, i24 %sext_ln1245_25

]]></Node>
<StgValue><ssdm name="mul_ln1245_12"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:74 %tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_11, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.preheader:75 %shl_ln737_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_44, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_2"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:76 %add_ln1245_12 = add i24 %shl_ln737_2, i24 %mul_ln1245_12

]]></Node>
<StgValue><ssdm name="add_ln1245_12"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_316_9_VITIS_LOOP_317_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="6">
<![CDATA[
.preheader:13 %p_cast = zext i6 %empty_287

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:14 %Q_addr = getelementptr i16 %Q, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="Q_addr"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:15 %specloopname_ln266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50

]]></Node>
<StgValue><ssdm name="specloopname_ln266"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:76 %add_ln1245_12 = add i24 %shl_ln737_2, i24 %mul_ln1245_12

]]></Node>
<StgValue><ssdm name="add_ln1245_12"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:77 %trunc_ln717_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_s"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
.preheader:78 %store_ln324 = store i16 %trunc_ln717_s, i6 %Q_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
.preheader:83 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
