 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:49:16 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          2.60
  Critical Path Slack:          -0.84
  Critical Path Clk Period:      1.92
  Total Negative Slack:        -46.77
  No. of Violating Paths:       63.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1819
  Buf/Inv Cell Count:             284
  Buf Cell Count:                  37
  Inv Cell Count:                 247
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1624
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3320.391371
  Noncombinational Area:  1290.543274
  Buf/Inv Area:            419.083459
  Total Buffer Area:            98.86
  Total Inverter Area:         320.22
  Macro/Black Box Area:      0.000000
  Net Area:               1092.249185
  -----------------------------------
  Cell Area:              4610.934645
  Design Area:            5703.183830


  Design Rules
  -----------------------------------
  Total Number of Nets:          2064
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.36
  Logic Optimization:                  2.64
  Mapping Optimization:               46.48
  -----------------------------------------
  Overall Compile Time:               58.41
  Overall Compile Wall Clock Time:    60.09

  --------------------------------------------------------------------

  Design  WNS: 0.84  TNS: 46.77  Number of Violating Paths: 63


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
