;redcode
;assert 1
	SPL 0, <-702
	CMP -207, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD #270, <1
	SPL 0, <-702
	SPL 0, <-702
	SUB @-27, 0
	SPL 0, <-702
	SUB @121, 103
	SLT 20, @12
	JMP -0, 100
	SUB @121, 106
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB <300, 90
	MOV -1, <-20
	ADD #270, <1
	MOV #0, -0
	ADD -701, 503
	SLT 0, -702
	SUB @121, 106
	ADD 101, @20
	MOV -301, <-20
	SUB @124, 106
	SPL 0, @702
	JMP 20, <12
	JMP 0, 2
	SUB 300, 96
	SPL 0, <-702
	SPL 0, <-702
	SUB @13, 0
	ADD <0, @2
	SUB @121, 106
	SUB -207, <-126
	ADD -130, 9
	SUB @-0, 100
	SPL 0, <-702
	SPL @300, 90
	SLT 20, @12
	SUB @-0, 100
	MOV #0, -0
	JMN @12, #200
	SUB <300, 90
	JMN @12, #200
	SUB @121, 106
	ADD #270, <1
	SPL 0, <-702
	SPL 0, <-702
	SUB @-27, 0
