Total verification running time: 00:01:10
Result: Counter Example

[P4 + P4LTL->Boogie]:
P4LTL parsing result: ([]((AP((((meta.accepted == 1) && (standard_metadata.ingress_port == meta.secondary)) && ((standard_metadata.ingress_global_timestamp - protect_c_last_primary[0]) > meta.period))) ==> (X(AP((((standard_metadata.ingress_port == meta.secondary) && ((standard_metadata.ingress_global_timestamp - protect_c_last_primary[0]) <= meta.period)) ==> (meta.accepted == 1))))))))

P4LTL parsing result: ([](AP(((hdr.ethernet.etherType == 56577) && (meta.secondary != meta.primary)))))

//#LTLProperty:
 ([]((AP((((_p4ltl_0 == true) && (_p4ltl_3 == true)) && (_p4ltl_4 == true))) ==> (X(AP((((_p4ltl_3 == true) && (_p4ltl_1 == true)) ==> (_p4ltl_0 == true))))))))
//#LTLFairness:
 ([](AP(((_p4ltl_6 == true) && (_p4ltl_5 == true)))))
backend cpu time 0.002858 s
program cpu time 0.310642 s

[Boogie Line Num]
434 /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl

[Boogie->Verified Result]:
This is Ultimate 0.2.2-P4LTL-348d754-m
[2023-01-16 04:13:28,210 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2023-01-16 04:13:28,212 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2023-01-16 04:13:28,236 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2023-01-16 04:13:28,236 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2023-01-16 04:13:28,237 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2023-01-16 04:13:28,238 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2023-01-16 04:13:28,240 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2023-01-16 04:13:28,241 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2023-01-16 04:13:28,242 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2023-01-16 04:13:28,243 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2023-01-16 04:13:28,244 INFO  L184        SettingsManager]: Büchi Program Product provides no preferences, ignoring...
[2023-01-16 04:13:28,244 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2023-01-16 04:13:28,245 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2023-01-16 04:13:28,245 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2023-01-16 04:13:28,247 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2023-01-16 04:13:28,247 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2023-01-16 04:13:28,248 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2023-01-16 04:13:28,249 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2023-01-16 04:13:28,250 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2023-01-16 04:13:28,251 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2023-01-16 04:13:28,253 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2023-01-16 04:13:28,254 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2023-01-16 04:13:28,255 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2023-01-16 04:13:28,257 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2023-01-16 04:13:28,257 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2023-01-16 04:13:28,258 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2023-01-16 04:13:28,258 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2023-01-16 04:13:28,258 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2023-01-16 04:13:28,259 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2023-01-16 04:13:28,259 INFO  L181        SettingsManager]: Resetting ThufvLTL2Aut preferences to default values
[2023-01-16 04:13:28,260 INFO  L181        SettingsManager]: Resetting ThufvSpecLang preferences to default values
[2023-01-16 04:13:28,260 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2023-01-16 04:13:28,261 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2023-01-16 04:13:28,262 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2023-01-16 04:13:28,262 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2023-01-16 04:13:28,263 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2023-01-16 04:13:28,263 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2023-01-16 04:13:28,264 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2023-01-16 04:13:28,264 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2023-01-16 04:13:28,264 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2023-01-16 04:13:28,265 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2023-01-16 04:13:28,266 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2023-01-16 04:13:28,267 INFO  L101        SettingsManager]: Beginning loading settings from /home/p4ltl/Desktop/UP4LTL-linux/config/P4LTL.epf
[2023-01-16 04:13:28,276 INFO  L113        SettingsManager]: Loading preferences was successful
[2023-01-16 04:13:28,277 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2023-01-16 04:13:28,278 INFO  L136        SettingsManager]: Preferences of LTL2Aut differ from their defaults:
[2023-01-16 04:13:28,278 INFO  L138        SettingsManager]:  * Read property from file=true
[2023-01-16 04:13:28,278 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2023-01-16 04:13:28,278 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2023-01-16 04:13:28,279 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2023-01-16 04:13:28,279 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2023-01-16 04:13:28,279 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2023-01-16 04:13:28,279 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2023-01-16 04:13:28,288 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2023-01-16 04:13:28,288 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2023-01-16 04:13:28,289 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2023-01-16 04:13:28,289 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=IGNORE
[2023-01-16 04:13:28,289 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=IGNORE
[2023-01-16 04:13:28,289 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=IGNORE
[2023-01-16 04:13:28,289 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2023-01-16 04:13:28,289 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=IGNORE
[2023-01-16 04:13:28,289 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2023-01-16 04:13:28,289 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2023-01-16 04:13:28,289 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
[2023-01-16 04:13:28,289 INFO  L138        SettingsManager]:  * Remove assume true statements=false
[2023-01-16 04:13:28,289 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2023-01-16 04:13:28,289 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=FPandBP
[2023-01-16 04:13:28,289 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2023-01-16 04:13:28,290 INFO  L138        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in
[2023-01-16 04:13:28,290 INFO  L138        SettingsManager]:  * SMT solver=External_ModelsAndUnsatCoreMode
[2023-01-16 04:13:28,291 INFO  L136        SettingsManager]: Preferences of Boogie Printer differ from their defaults:
[2023-01-16 04:13:28,291 INFO  L138        SettingsManager]:  * Dump path:=C:\Users\Greenie\Desktop\Project\P4LTL\trunk\examples\P4LTL
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/p4ltl/Desktop/UP4LTL-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
[2023-01-16 04:13:28,495 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2023-01-16 04:13:28,512 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2023-01-16 04:13:28,514 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2023-01-16 04:13:28,515 INFO  L271        PluginConnector]: Initializing Boogie PL CUP Parser...
[2023-01-16 04:13:28,516 INFO  L275        PluginConnector]: Boogie PL CUP Parser initialized
[2023-01-16 04:13:28,517 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl
[2023-01-16 04:13:28,517 INFO  L110           BoogieParser]: Parsing: '/home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl'
[2023-01-16 04:13:28,546 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2023-01-16 04:13:28,547 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2023-01-16 04:13:28,548 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2023-01-16 04:13:28,548 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2023-01-16 04:13:28,548 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2023-01-16 04:13:28,561 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:13:28" (1/1) ...
[2023-01-16 04:13:28,562 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:13:28" (1/1) ...
[2023-01-16 04:13:28,570 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:13:28" (1/1) ...
[2023-01-16 04:13:28,571 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:13:28" (1/1) ...
[2023-01-16 04:13:28,577 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:13:28" (1/1) ...
[2023-01-16 04:13:28,581 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:13:28" (1/1) ...
[2023-01-16 04:13:28,583 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:13:28" (1/1) ...
[2023-01-16 04:13:28,585 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2023-01-16 04:13:28,585 INFO  L113        PluginConnector]: ------------------------ThufvSpecLang----------------------------
[2023-01-16 04:13:28,586 INFO  L271        PluginConnector]: Initializing ThufvSpecLang...
[2023-01-16 04:13:28,588 INFO  L275        PluginConnector]: ThufvSpecLang initialized
[2023-01-16 04:13:28,592 INFO  L185        PluginConnector]: Executing the observer ThufvSpecLangObserver from plugin ThufvSpecLang for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:13:28" (1/1) ...
[2023-01-16 04:13:28,596 INFO  L184   hufvSpecLangObserver]: P4LTL Spec is: ([]((AP((((_p4ltl_0 == true) && (_p4ltl_3 == true)) && (_p4ltl_4 == true))) ==> (X(AP((((_p4ltl_3 == true) && (_p4ltl_1 == true)) ==> (_p4ltl_0 == true))))))))
[2023-01-16 04:13:28,596 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([]((AP((((_p4ltl_0 == true) && (_p4ltl_3 == true)) && (_p4ltl_4 == true))) ==> (X(AP((((_p4ltl_3 == true) && (_p4ltl_1 == true)) ==> (_p4ltl_0 == true))))))))
[2023-01-16 04:13:28,596 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([]((AP((((_p4ltl_0 == true) && (_p4ltl_3 == true)) && (_p4ltl_4 == true))) ==> (X(AP((((_p4ltl_3 == true) && (_p4ltl_1 == true)) ==> (_p4ltl_0 == true))))))))
Token: (
Token: []
Token: (
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: )
Token: &&
Token: (
Token: _p4ltl_4
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: ==>
Token: (
Token: X
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: ==>
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-01-16 04:13:28,606 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([]((AP((((_p4ltl_0 == true) && (_p4ltl_3 == true)) && (_p4ltl_4 == true))) ==> (X(AP((((_p4ltl_3 == true) && (_p4ltl_1 == true)) ==> (_p4ltl_0 == true))))))))
[2023-01-16 04:13:28,606 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](( AP(( ( _p4ltl_0==true && _p4ltl_3==true ) && _p4ltl_4==true )) ==> ( X(AP(( ( _p4ltl_3==true && _p4ltl_1==true ) ==> _p4ltl_0==true ))) ) )) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-01-16 04:13:28,609 INFO  L218   hufvSpecLangObserver]: P4LTL Fairness Spec is: ([](AP(((_p4ltl_6 == true) && (_p4ltl_5 == true)))))
[2023-01-16 04:13:28,609 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP(((_p4ltl_6 == true) && (_p4ltl_5 == true)))))
[2023-01-16 04:13:28,610 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP(((_p4ltl_6 == true) && (_p4ltl_5 == true)))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: _p4ltl_6
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_5
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-01-16 04:13:28,610 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP(((_p4ltl_6 == true) && (_p4ltl_5 == true)))))
[2023-01-16 04:13:28,610 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(( _p4ltl_6==true && _p4ltl_5==true ))) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-01-16 04:13:28,612 INFO  L288   hufvSpecLangObserver]: File already exists and will be overwritten: /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-01-16 04:13:28,612 INFO  L291   hufvSpecLangObserver]: Writing to file /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-01-16 04:13:28,613 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:13:28 PropertyContainer
[2023-01-16 04:13:28,614 INFO  L132        PluginConnector]: ------------------------ END ThufvSpecLang----------------------------
[2023-01-16 04:13:28,614 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2023-01-16 04:13:28,614 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2023-01-16 04:13:28,614 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2023-01-16 04:13:28,616 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:13:28" (1/2) ...
[2023-01-16 04:13:28,627 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:13:28,691 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_0 given in one single declaration
[2023-01-16 04:13:28,691 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_0
[2023-01-16 04:13:28,691 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_0
[2023-01-16 04:13:28,691 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_3 given in one single declaration
[2023-01-16 04:13:28,691 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_3
[2023-01-16 04:13:28,691 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_3
[2023-01-16 04:13:28,691 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ULTIMATE.start given in one single declaration
[2023-01-16 04:13:28,692 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2023-01-16 04:13:28,692 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2023-01-16 04:13:28,692 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _parser_packetParser given in one single declaration
[2023-01-16 04:13:28,692 INFO  L130     BoogieDeclarations]: Found specification of procedure _parser_packetParser
[2023-01-16 04:13:28,692 INFO  L138     BoogieDeclarations]: Found implementation of procedure _parser_packetParser
[2023-01-16 04:13:28,692 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure accept given in one single declaration
[2023-01-16 04:13:28,692 INFO  L130     BoogieDeclarations]: Found specification of procedure accept
[2023-01-16 04:13:28,692 INFO  L138     BoogieDeclarations]: Found implementation of procedure accept
[2023-01-16 04:13:28,692 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure createChecksum given in one single declaration
[2023-01-16 04:13:28,693 INFO  L130     BoogieDeclarations]: Found specification of procedure createChecksum
[2023-01-16 04:13:28,693 INFO  L138     BoogieDeclarations]: Found implementation of procedure createChecksum
[2023-01-16 04:13:28,693 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure egress given in one single declaration
[2023-01-16 04:13:28,693 INFO  L130     BoogieDeclarations]: Found specification of procedure egress
[2023-01-16 04:13:28,693 INFO  L138     BoogieDeclarations]: Found implementation of procedure egress
[2023-01-16 04:13:28,693 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure havocProcedure given in one single declaration
[2023-01-16 04:13:28,693 INFO  L130     BoogieDeclarations]: Found specification of procedure havocProcedure
[2023-01-16 04:13:28,693 INFO  L138     BoogieDeclarations]: Found implementation of procedure havocProcedure
[2023-01-16 04:13:28,693 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ingress given in one single declaration
[2023-01-16 04:13:28,694 INFO  L130     BoogieDeclarations]: Found specification of procedure ingress
[2023-01-16 04:13:28,694 INFO  L138     BoogieDeclarations]: Found implementation of procedure ingress
[2023-01-16 04:13:28,694 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_broadcast_0 given in one single declaration
[2023-01-16 04:13:28,694 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_broadcast_0
[2023-01-16 04:13:28,694 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_broadcast_0
[2023-01-16 04:13:28,694 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_forward_0 given in one single declaration
[2023-01-16 04:13:28,694 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_forward_0
[2023-01-16 04:13:28,694 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_forward_0
[2023-01-16 04:13:28,694 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_forwarding.apply given in one single declaration
[2023-01-16 04:13:28,695 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_forwarding.apply
[2023-01-16 04:13:28,695 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_forwarding.apply
[2023-01-16 04:13:28,695 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure main given in one single declaration
[2023-01-16 04:13:28,695 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2023-01-16 04:13:28,695 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2023-01-16 04:13:28,695 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure mainProcedure given in one single declaration
[2023-01-16 04:13:28,695 INFO  L130     BoogieDeclarations]: Found specification of procedure mainProcedure
[2023-01-16 04:13:28,695 INFO  L138     BoogieDeclarations]: Found implementation of procedure mainProcedure
[2023-01-16 04:13:28,695 INFO  L130     BoogieDeclarations]: Found specification of procedure mark_to_drop
[2023-01-16 04:13:28,696 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_topology_discover given in one single declaration
[2023-01-16 04:13:28,696 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_topology_discover
[2023-01-16 04:13:28,696 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_topology_discover
[2023-01-16 04:13:28,696 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_last_primary.write given in one single declaration
[2023-01-16 04:13:28,696 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_last_primary.write
[2023-01-16 04:13:28,696 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_last_primary.write
[2023-01-16 04:13:28,696 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_period.apply given in one single declaration
[2023-01-16 04:13:28,696 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_period.apply
[2023-01-16 04:13:28,696 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_period.apply
[2023-01-16 04:13:28,697 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_port_config.apply given in one single declaration
[2023-01-16 04:13:28,697 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_port_config.apply
[2023-01-16 04:13:28,697 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_port_config.apply
[2023-01-16 04:13:28,697 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_set_period_0 given in one single declaration
[2023-01-16 04:13:28,697 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_set_period_0
[2023-01-16 04:13:28,697 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_set_period_0
[2023-01-16 04:13:28,697 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_set_ports_0 given in one single declaration
[2023-01-16 04:13:28,697 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_set_ports_0
[2023-01-16 04:13:28,697 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_set_ports_0
[2023-01-16 04:13:28,698 INFO  L130     BoogieDeclarations]: Found specification of procedure reject
[2023-01-16 04:13:28,698 INFO  L130     BoogieDeclarations]: Found specification of procedure setInvalid
[2023-01-16 04:13:28,698 INFO  L130     BoogieDeclarations]: Found specification of procedure setValid
[2023-01-16 04:13:28,698 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start given in one single declaration
[2023-01-16 04:13:28,698 INFO  L130     BoogieDeclarations]: Found specification of procedure start
[2023-01-16 04:13:28,698 INFO  L138     BoogieDeclarations]: Found implementation of procedure start
[2023-01-16 04:13:28,698 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure verifyChecksum given in one single declaration
[2023-01-16 04:13:28,698 INFO  L130     BoogieDeclarations]: Found specification of procedure verifyChecksum
[2023-01-16 04:13:28,698 INFO  L138     BoogieDeclarations]: Found implementation of procedure verifyChecksum
[2023-01-16 04:13:28,736 INFO  L234             CfgBuilder]: Building ICFG
[2023-01-16 04:13:28,737 INFO  L260             CfgBuilder]: Building CFG for each procedure with an implementation
[2023-01-16 04:13:28,879 INFO  L275             CfgBuilder]: Performing block encoding
[2023-01-16 04:13:28,886 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2023-01-16 04:13:28,887 INFO  L299             CfgBuilder]: Removed 0 assume(true) statements.
[2023-01-16 04:13:28,889 INFO  L202        PluginConnector]: Adding new model p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:13:28 BoogieIcfgContainer
[2023-01-16 04:13:28,889 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:13:28" (2/2) ...
[2023-01-16 04:13:28,889 INFO  L82     RCFGBuilderObserver]: No WrapperNode. Let Ultimate process with next node
[2023-01-16 04:13:28,890 INFO  L205        PluginConnector]: Invalid model from RCFGBuilder for observer de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder.RCFGBuilderObserver@8086dd9 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:13:28, skipping insertion in model container
[2023-01-16 04:13:28,890 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2023-01-16 04:13:28,890 INFO  L113        PluginConnector]: ------------------------ThufvLTL2Aut----------------------------
[2023-01-16 04:13:28,890 INFO  L271        PluginConnector]: Initializing ThufvLTL2Aut...
[2023-01-16 04:13:28,890 INFO  L275        PluginConnector]: ThufvLTL2Aut initialized
[2023-01-16 04:13:28,891 INFO  L185        PluginConnector]: Executing the observer ThufvLTL2AutObserver from plugin ThufvLTL2Aut for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:13:28" (2/3) ...
[2023-01-16 04:13:28,892 INFO  L119   ThufvLTL2AutObserver]: Checking fairness + property: !(( [](AP(( _p4ltl_6==true && _p4ltl_5==true ))) )) || ( ( [](( AP(( ( _p4ltl_0==true && _p4ltl_3==true ) && _p4ltl_4==true )) ==> ( X(AP(( ( _p4ltl_3==true && _p4ltl_1==true ) ==> _p4ltl_0==true ))) ) )) ))
[2023-01-16 04:13:28,899 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba
[2023-01-16 04:13:28,917 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( X ( c ) ) ) ) ) ) )  (exit command is null, workingDir is null)
[2023-01-16 04:13:28,920 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( X ( c ) ) ) ) ) ) )  (1)] Ended with exit code 0
[2023-01-16 04:13:28,937 INFO  L133   ThufvLTL2AutObserver]: LTL Property is: !(( []((_p4ltl_6 == true && _p4ltl_5 == true)) )) || ( ( [](( ((_p4ltl_0 == true && _p4ltl_3 == true) && _p4ltl_4 == true) ==> ( X((_p4ltl_3 == true && _p4ltl_1 == true ==> _p4ltl_0 == true)) ) )) ))
[2023-01-16 04:13:28,938 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 04:13:28 NWAContainer
[2023-01-16 04:13:28,939 INFO  L132        PluginConnector]: ------------------------ END ThufvLTL2Aut----------------------------
[2023-01-16 04:13:28,939 INFO  L113        PluginConnector]: ------------------------Büchi Program Product----------------------------
[2023-01-16 04:13:28,939 INFO  L271        PluginConnector]: Initializing Büchi Program Product...
[2023-01-16 04:13:28,940 INFO  L275        PluginConnector]: Büchi Program Product initialized
[2023-01-16 04:13:28,941 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:13:28" (3/4) ...
[2023-01-16 04:13:28,941 INFO  L205        PluginConnector]: Invalid model from Büchi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@2d1235d and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:13:28, skipping insertion in model container
[2023-01-16 04:13:28,942 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 04:13:28" (4/4) ...
[2023-01-16 04:13:28,944 INFO  L104   BuchiProductObserver]: Initial property automaton 3 locations, 4 edges
[2023-01-16 04:13:28,946 INFO  L110   BuchiProductObserver]: Initial RCFG 160 locations, 196 edges
[2023-01-16 04:13:28,946 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2023-01-16 04:13:28,950 INFO  L170       ProductGenerator]: ----- Annotating TransactionInfo ...
[2023-01-16 04:13:28,950 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_set_period_0
[2023-01-16 04:13:28,950 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_3
[2023-01-16 04:13:28,950 INFO  L189       ProductGenerator]: +++++ Call method name: mainProcedure
[2023-01-16 04:13:28,950 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_last_primary.write
[2023-01-16 04:13:28,951 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_set_ports_0
[2023-01-16 04:13:28,951 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_0
[2023-01-16 04:13:28,951 INFO  L189       ProductGenerator]: +++++ Call method name: createChecksum
[2023-01-16 04:13:28,951 INFO  L189       ProductGenerator]: +++++ Call method name: main
[2023-01-16 04:13:28,951 INFO  L192       ProductGenerator]: ----- Handling transaction edge from mainEXIT to L354-1
[2023-01-16 04:13:28,951 INFO  L189       ProductGenerator]: +++++ Call method name: parse_topology_discover
[2023-01-16 04:13:28,951 INFO  L189       ProductGenerator]: +++++ Call method name: egress
[2023-01-16 04:13:28,952 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_broadcast_0
[2023-01-16 04:13:28,952 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_port_config.apply
[2023-01-16 04:13:28,952 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_forwarding.apply
[2023-01-16 04:13:28,952 INFO  L189       ProductGenerator]: +++++ Call method name: start
[2023-01-16 04:13:28,952 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_forward_0
[2023-01-16 04:13:28,952 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-01-16 04:13:28,952 INFO  L189       ProductGenerator]: +++++ Call method name: ingress
[2023-01-16 04:13:28,953 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_period.apply
[2023-01-16 04:13:28,953 INFO  L189       ProductGenerator]: +++++ Call method name: _parser_packetParser
[2023-01-16 04:13:28,953 INFO  L189       ProductGenerator]: +++++ Call method name: verifyChecksum
[2023-01-16 04:13:28,953 INFO  L189       ProductGenerator]: +++++ Call method name: havocProcedure
[2023-01-16 04:13:28,958 INFO  L244       ProductGenerator]: Creating Product States...
[2023-01-16 04:13:28,958 INFO  L277       ProductGenerator]: ==== location: ULTIMATE.startEXIT
[2023-01-16 04:13:28,958 INFO  L277       ProductGenerator]: ==== location: L275
[2023-01-16 04:13:28,958 INFO  L277       ProductGenerator]: ==== location: L250
[2023-01-16 04:13:28,958 INFO  L277       ProductGenerator]: ==== location: protect_c_set_period_0ENTRY
[2023-01-16 04:13:28,958 INFO  L277       ProductGenerator]: ==== location: L283-1
[2023-01-16 04:13:28,959 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0EXIT
[2023-01-16 04:13:28,959 INFO  L277       ProductGenerator]: ==== location: L215
[2023-01-16 04:13:28,959 INFO  L277       ProductGenerator]: ==== location: havocProcedureEXIT
[2023-01-16 04:13:28,959 INFO  L277       ProductGenerator]: ==== location: L248
[2023-01-16 04:13:28,959 INFO  L277       ProductGenerator]: ==== location: L276-2
[2023-01-16 04:13:28,959 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0FINAL
[2023-01-16 04:13:28,959 INFO  L277       ProductGenerator]: ==== location: L326-1
[2023-01-16 04:13:28,960 INFO  L277       ProductGenerator]: ==== location: L251
[2023-01-16 04:13:28,960 INFO  L277       ProductGenerator]: ==== location: L234
[2023-01-16 04:13:28,960 INFO  L277       ProductGenerator]: ==== location: L337
[2023-01-16 04:13:28,960 INFO  L277       ProductGenerator]: ==== location: L231
[2023-01-16 04:13:28,960 INFO  L277       ProductGenerator]: ==== location: L222
[2023-01-16 04:13:28,960 INFO  L277       ProductGenerator]: ==== location: L233
[2023-01-16 04:13:28,960 INFO  L277       ProductGenerator]: ==== location: L315
[2023-01-16 04:13:28,960 INFO  L277       ProductGenerator]: ==== location: L347
[2023-01-16 04:13:28,960 INFO  L277       ProductGenerator]: ==== location: L238
[2023-01-16 04:13:28,961 INFO  L277       ProductGenerator]: ==== location: L212
[2023-01-16 04:13:28,961 INFO  L277       ProductGenerator]: ==== location: L230
[2023-01-16 04:13:28,961 INFO  L277       ProductGenerator]: ==== location: L225
[2023-01-16 04:13:28,961 INFO  L277       ProductGenerator]: ==== location: L269
[2023-01-16 04:13:28,961 INFO  L277       ProductGenerator]: ==== location: egressFINAL
[2023-01-16 04:13:28,961 INFO  L277       ProductGenerator]: ==== location: L209
[2023-01-16 04:13:28,961 INFO  L277       ProductGenerator]: ==== location: mainENTRY
[2023-01-16 04:13:28,961 INFO  L277       ProductGenerator]: ==== location: protect_c_port_config.applyEXIT
[2023-01-16 04:13:28,961 INFO  L277       ProductGenerator]: ==== location: mainProcedureFINAL
[2023-01-16 04:13:28,962 INFO  L277       ProductGenerator]: ==== location: _parser_packetParserEXIT
[2023-01-16 04:13:28,962 INFO  L277       ProductGenerator]: ==== location: verifyChecksumEXIT
[2023-01-16 04:13:28,962 INFO  L277       ProductGenerator]: ==== location: L426-1
[2023-01-16 04:13:28,962 INFO  L277       ProductGenerator]: ==== location: L380
[2023-01-16 04:13:28,962 INFO  L277       ProductGenerator]: ==== location: L277-1
[2023-01-16 04:13:28,962 INFO  L277       ProductGenerator]: ==== location: mainProcedureEXIT
[2023-01-16 04:13:28,962 INFO  L277       ProductGenerator]: ==== location: L216
[2023-01-16 04:13:28,962 INFO  L277       ProductGenerator]: ==== location: L235
[2023-01-16 04:13:28,962 INFO  L277       ProductGenerator]: ==== location: L268
[2023-01-16 04:13:28,962 INFO  L277       ProductGenerator]: ==== location: L254
[2023-01-16 04:13:28,962 INFO  L277       ProductGenerator]: ==== location: L283
[2023-01-16 04:13:28,962 INFO  L277       ProductGenerator]: ==== location: L287-1
[2023-01-16 04:13:28,963 INFO  L277       ProductGenerator]: ==== location: L229
[2023-01-16 04:13:28,963 INFO  L277       ProductGenerator]: ==== location: L228
[2023-01-16 04:13:28,963 INFO  L277       ProductGenerator]: ==== location: NoAction_3EXIT
[2023-01-16 04:13:28,963 INFO  L277       ProductGenerator]: ==== location: L221
[2023-01-16 04:13:28,963 INFO  L277       ProductGenerator]: ==== location: L344
[2023-01-16 04:13:28,963 INFO  L277       ProductGenerator]: ==== location: L255
[2023-01-16 04:13:28,963 INFO  L277       ProductGenerator]: ==== location: L280
[2023-01-16 04:13:28,963 INFO  L277       ProductGenerator]: ==== location: L382-1
[2023-01-16 04:13:28,963 INFO  L277       ProductGenerator]: ==== location: L290
[2023-01-16 04:13:28,963 INFO  L277       ProductGenerator]: ==== location: L340
[2023-01-16 04:13:28,963 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_broadcast_0ENTRY
[2023-01-16 04:13:28,964 INFO  L277       ProductGenerator]: ==== location: L338
[2023-01-16 04:13:28,964 INFO  L277       ProductGenerator]: ==== location: L218
[2023-01-16 04:13:28,964 INFO  L277       ProductGenerator]: ==== location: L239
[2023-01-16 04:13:28,964 INFO  L277       ProductGenerator]: ==== location: createChecksumFINAL
[2023-01-16 04:13:28,964 INFO  L277       ProductGenerator]: ==== location: L395
[2023-01-16 04:13:28,964 INFO  L277       ProductGenerator]: ==== location: L327
[2023-01-16 04:13:28,964 INFO  L277       ProductGenerator]: ==== location: L339-1
[2023-01-16 04:13:28,964 INFO  L277       ProductGenerator]: ==== location: L343
[2023-01-16 04:13:28,964 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0ENTRY
[2023-01-16 04:13:28,964 INFO  L277       ProductGenerator]: ==== location: startEXIT
[2023-01-16 04:13:28,964 INFO  L277       ProductGenerator]: ==== location: L298
[2023-01-16 04:13:28,965 INFO  L277       ProductGenerator]: ==== location: L382
[2023-01-16 04:13:28,965 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_broadcast_0FINAL
[2023-01-16 04:13:28,965 INFO  L277       ProductGenerator]: ==== location: L253
[2023-01-16 04:13:28,965 INFO  L277       ProductGenerator]: ==== location: verifyChecksumFINAL
[2023-01-16 04:13:28,965 INFO  L277       ProductGenerator]: ==== location: L348
[2023-01-16 04:13:28,965 INFO  L277       ProductGenerator]: ==== location: NoAction_0FINAL
[2023-01-16 04:13:28,965 INFO  L277       ProductGenerator]: ==== location: createChecksumEXIT
[2023-01-16 04:13:28,965 INFO  L277       ProductGenerator]: ==== location: acceptEXIT
[2023-01-16 04:13:28,965 INFO  L277       ProductGenerator]: ==== location: L219
[2023-01-16 04:13:28,965 INFO  L277       ProductGenerator]: ==== location: L245
[2023-01-16 04:13:28,966 INFO  L277       ProductGenerator]: ==== location: L346
[2023-01-16 04:13:28,966 INFO  L277       ProductGenerator]: ==== location: L316
[2023-01-16 04:13:28,966 INFO  L277       ProductGenerator]: ==== location: L291
[2023-01-16 04:13:28,966 INFO  L277       ProductGenerator]: ==== location: L270
[2023-01-16 04:13:28,966 INFO  L277       ProductGenerator]: ==== location: L236
[2023-01-16 04:13:28,966 INFO  L277       ProductGenerator]: ==== location: ULTIMATE.startFINAL
[2023-01-16 04:13:28,966 INFO  L277       ProductGenerator]: ==== location: L289
[2023-01-16 04:13:28,967 INFO  L277       ProductGenerator]: ==== location: L271
[2023-01-16 04:13:28,967 INFO  L277       ProductGenerator]: ==== location: L240
[2023-01-16 04:13:28,967 INFO  L277       ProductGenerator]: ==== location: ingressENTRY
[2023-01-16 04:13:28,967 INFO  L277       ProductGenerator]: ==== location: L276
[2023-01-16 04:13:28,967 INFO  L277       ProductGenerator]: ==== location: L411
[2023-01-16 04:13:28,967 INFO  L277       ProductGenerator]: ==== location: parse_topology_discoverENTRY
[2023-01-16 04:13:28,967 INFO  L277       ProductGenerator]: ==== location: L223
[2023-01-16 04:13:28,967 INFO  L277       ProductGenerator]: ==== location: NoAction_3FINAL
[2023-01-16 04:13:28,967 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0ENTRY
[2023-01-16 04:13:28,967 INFO  L277       ProductGenerator]: ==== location: NoAction_0EXIT
[2023-01-16 04:13:28,967 INFO  L277       ProductGenerator]: ==== location: L213
[2023-01-16 04:13:28,968 INFO  L277       ProductGenerator]: ==== location: _parser_packetParserFINAL
[2023-01-16 04:13:28,968 INFO  L277       ProductGenerator]: ==== location: protect_c_set_period_0EXIT
[2023-01-16 04:13:28,968 INFO  L277       ProductGenerator]: ==== location: L214
[2023-01-16 04:13:28,968 INFO  L277       ProductGenerator]: ==== location: L232
[2023-01-16 04:13:28,968 INFO  L277       ProductGenerator]: ==== location: L249
[2023-01-16 04:13:28,968 INFO  L277       ProductGenerator]: ==== location: havocProcedureFINAL
[2023-01-16 04:13:28,968 INFO  L277       ProductGenerator]: ==== location: L252
[2023-01-16 04:13:28,968 INFO  L277       ProductGenerator]: ==== location: L243
[2023-01-16 04:13:28,968 INFO  L277       ProductGenerator]: ==== location: L426
[2023-01-16 04:13:28,969 INFO  L277       ProductGenerator]: ==== location: L265
[2023-01-16 04:13:28,969 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0FINAL
[2023-01-16 04:13:28,969 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0EXIT
[2023-01-16 04:13:28,969 INFO  L277       ProductGenerator]: ==== location: protect_c_port_config.applyENTRY
[2023-01-16 04:13:28,969 INFO  L277       ProductGenerator]: ==== location: egressEXIT
[2023-01-16 04:13:28,969 INFO  L277       ProductGenerator]: ==== location: L354-1
[2023-01-16 04:13:28,969 INFO  L277       ProductGenerator]: ==== location: startENTRY
[2023-01-16 04:13:28,969 INFO  L277       ProductGenerator]: ==== location: L287
[2023-01-16 04:13:28,969 INFO  L277       ProductGenerator]: ==== location: protect_c_period.applyENTRY
[2023-01-16 04:13:28,969 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forwarding.applyENTRY
[2023-01-16 04:13:28,970 INFO  L277       ProductGenerator]: ==== location: L333
[2023-01-16 04:13:28,970 INFO  L277       ProductGenerator]: ==== location: mainEXIT
[2023-01-16 04:13:28,970 INFO  L310       ProductGenerator]: ####final State Node: L354-1
[2023-01-16 04:13:28,970 INFO  L310       ProductGenerator]: ####final State Node: L354
[2023-01-16 04:13:28,972 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L354-1_accept_S3
[2023-01-16 04:13:28,973 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L354-1_accept_S2
[2023-01-16 04:13:28,973 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L354_accept_S3
[2023-01-16 04:13:28,973 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L354_accept_S2
[2023-01-16 04:13:28,974 INFO  L479       ProductGenerator]: L275_accept_S3 --> L275_accept_S3
[2023-01-16 04:13:28,974 INFO  L479       ProductGenerator]: L275_T0_init --> L275_T0_init
[2023-01-16 04:13:28,974 INFO  L479       ProductGenerator]: L275_accept_S2 --> L275_accept_S2
[2023-01-16 04:13:28,974 INFO  L479       ProductGenerator]: L250_accept_S3 --> L250_accept_S3
[2023-01-16 04:13:28,974 INFO  L479       ProductGenerator]: L250_T0_init --> L250_T0_init
[2023-01-16 04:13:28,974 INFO  L479       ProductGenerator]: L250_accept_S2 --> L250_accept_S2
[2023-01-16 04:13:28,974 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_accept_S3 --> protect_c_set_period_0ENTRY_accept_S3
[2023-01-16 04:13:28,974 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_T0_init --> protect_c_set_period_0ENTRY_T0_init
[2023-01-16 04:13:28,974 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_accept_S2 --> protect_c_set_period_0ENTRY_accept_S2
[2023-01-16 04:13:28,975 INFO  L479       ProductGenerator]: L283-1_accept_S3 --> L283-1_accept_S3
[2023-01-16 04:13:28,975 INFO  L479       ProductGenerator]: L283-1_T0_init --> L283-1_T0_init
[2023-01-16 04:13:28,975 INFO  L479       ProductGenerator]: L283-1_accept_S2 --> L283-1_accept_S2
[2023-01-16 04:13:28,975 INFO  L479       ProductGenerator]: L215_accept_S3 --> L215_accept_S3
[2023-01-16 04:13:28,975 INFO  L479       ProductGenerator]: L215_T0_init --> L215_T0_init
[2023-01-16 04:13:28,975 INFO  L479       ProductGenerator]: L215_accept_S2 --> L215_accept_S2
[2023-01-16 04:13:28,975 INFO  L479       ProductGenerator]: L248_accept_S3 --> L248_accept_S3
[2023-01-16 04:13:28,975 INFO  L479       ProductGenerator]: L248_T0_init --> L248_T0_init
[2023-01-16 04:13:28,975 INFO  L479       ProductGenerator]: L248_accept_S2 --> L248_accept_S2
[2023-01-16 04:13:28,975 INFO  L479       ProductGenerator]: L276-2_accept_S3 --> L276-2_accept_S3
[2023-01-16 04:13:28,975 INFO  L479       ProductGenerator]: L276-2_T0_init --> L276-2_T0_init
[2023-01-16 04:13:28,976 INFO  L479       ProductGenerator]: L276-2_accept_S2 --> L276-2_accept_S2
[2023-01-16 04:13:28,976 INFO  L479       ProductGenerator]: L276-2_accept_S3 --> L276-2_accept_S3
[2023-01-16 04:13:28,976 INFO  L479       ProductGenerator]: L276-2_T0_init --> L276-2_T0_init
[2023-01-16 04:13:28,976 INFO  L479       ProductGenerator]: L276-2_accept_S2 --> L276-2_accept_S2
[2023-01-16 04:13:28,976 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_accept_S3 --> protect_c_set_ports_0FINAL_accept_S3
[2023-01-16 04:13:28,976 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_T0_init --> protect_c_set_ports_0FINAL_T0_init
[2023-01-16 04:13:28,976 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_accept_S2 --> protect_c_set_ports_0FINAL_accept_S2
[2023-01-16 04:13:28,976 INFO  L479       ProductGenerator]: L326-1_accept_S3 --> L326-1_accept_S3
[2023-01-16 04:13:28,977 INFO  L479       ProductGenerator]: L326-1_T0_init --> L326-1_T0_init
[2023-01-16 04:13:28,978 INFO  L479       ProductGenerator]: L326-1_accept_S2 --> L326-1_accept_S2
[2023-01-16 04:13:28,978 INFO  L479       ProductGenerator]: L251_accept_S3 --> L251_accept_S3
[2023-01-16 04:13:28,978 INFO  L479       ProductGenerator]: L251_T0_init --> L251_T0_init
[2023-01-16 04:13:28,978 INFO  L479       ProductGenerator]: L251_accept_S2 --> L251_accept_S2
[2023-01-16 04:13:28,979 INFO  L479       ProductGenerator]: L234_accept_S3 --> L234_accept_S3
[2023-01-16 04:13:28,979 INFO  L479       ProductGenerator]: L234_T0_init --> L234_T0_init
[2023-01-16 04:13:28,979 INFO  L479       ProductGenerator]: L234_accept_S2 --> L234_accept_S2
[2023-01-16 04:13:28,980 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-01-16 04:13:28,981 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-01-16 04:13:28,981 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-01-16 04:13:28,981 INFO  L479       ProductGenerator]: L231_accept_S3 --> L231_accept_S3
[2023-01-16 04:13:28,981 INFO  L479       ProductGenerator]: L231_T0_init --> L231_T0_init
[2023-01-16 04:13:28,981 INFO  L479       ProductGenerator]: L231_accept_S2 --> L231_accept_S2
[2023-01-16 04:13:28,981 INFO  L479       ProductGenerator]: L222_accept_S3 --> L222_accept_S3
[2023-01-16 04:13:28,981 INFO  L479       ProductGenerator]: L222_T0_init --> L222_T0_init
[2023-01-16 04:13:28,981 INFO  L479       ProductGenerator]: L222_accept_S2 --> L222_accept_S2
[2023-01-16 04:13:28,981 INFO  L479       ProductGenerator]: L233_accept_S3 --> L233_accept_S3
[2023-01-16 04:13:28,982 INFO  L479       ProductGenerator]: L233_T0_init --> L233_T0_init
[2023-01-16 04:13:28,982 INFO  L479       ProductGenerator]: L233_accept_S2 --> L233_accept_S2
[2023-01-16 04:13:28,982 INFO  L479       ProductGenerator]: L315_accept_S3 --> L315_accept_S3
[2023-01-16 04:13:28,982 INFO  L479       ProductGenerator]: L315_T0_init --> L315_T0_init
[2023-01-16 04:13:28,982 INFO  L479       ProductGenerator]: L315_accept_S2 --> L315_accept_S2
[2023-01-16 04:13:28,982 INFO  L479       ProductGenerator]: L347_accept_S3 --> L347_accept_S3
[2023-01-16 04:13:28,982 INFO  L479       ProductGenerator]: L347_T0_init --> L347_T0_init
[2023-01-16 04:13:28,982 INFO  L479       ProductGenerator]: L347_accept_S2 --> L347_accept_S2
[2023-01-16 04:13:28,982 INFO  L479       ProductGenerator]: L238_accept_S3 --> L238_accept_S3
[2023-01-16 04:13:28,982 INFO  L479       ProductGenerator]: L238_T0_init --> L238_T0_init
[2023-01-16 04:13:28,982 INFO  L479       ProductGenerator]: L238_accept_S2 --> L238_accept_S2
[2023-01-16 04:13:28,983 INFO  L479       ProductGenerator]: L212_accept_S3 --> L212_accept_S3
[2023-01-16 04:13:28,983 INFO  L479       ProductGenerator]: L212_T0_init --> L212_T0_init
[2023-01-16 04:13:28,983 INFO  L479       ProductGenerator]: L212_accept_S2 --> L212_accept_S2
[2023-01-16 04:13:28,983 INFO  L479       ProductGenerator]: L230_accept_S3 --> L230_accept_S3
[2023-01-16 04:13:28,983 INFO  L479       ProductGenerator]: L230_T0_init --> L230_T0_init
[2023-01-16 04:13:28,983 INFO  L479       ProductGenerator]: L230_accept_S2 --> L230_accept_S2
[2023-01-16 04:13:28,983 INFO  L479       ProductGenerator]: L225_accept_S3 --> L225_accept_S3
[2023-01-16 04:13:28,983 INFO  L479       ProductGenerator]: L225_T0_init --> L225_T0_init
[2023-01-16 04:13:28,983 INFO  L479       ProductGenerator]: L225_accept_S2 --> L225_accept_S2
[2023-01-16 04:13:28,984 INFO  L479       ProductGenerator]: L269_accept_S3 --> L269_accept_S3
[2023-01-16 04:13:28,984 INFO  L479       ProductGenerator]: L269_T0_init --> L269_T0_init
[2023-01-16 04:13:28,984 INFO  L479       ProductGenerator]: L269_accept_S2 --> L269_accept_S2
[2023-01-16 04:13:28,984 INFO  L479       ProductGenerator]: egressFINAL_accept_S3 --> egressFINAL_accept_S3
[2023-01-16 04:13:28,984 INFO  L479       ProductGenerator]: egressFINAL_T0_init --> egressFINAL_T0_init
[2023-01-16 04:13:28,984 INFO  L479       ProductGenerator]: egressFINAL_accept_S2 --> egressFINAL_accept_S2
[2023-01-16 04:13:28,984 INFO  L479       ProductGenerator]: L209_accept_S3 --> L209_accept_S3
[2023-01-16 04:13:28,984 INFO  L479       ProductGenerator]: L209_T0_init --> L209_T0_init
[2023-01-16 04:13:28,984 INFO  L479       ProductGenerator]: L209_accept_S2 --> L209_accept_S2
[2023-01-16 04:13:28,984 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 04:13:28,985 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 04:13:28,985 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 04:13:28,985 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S3 --> mainProcedureFINAL_accept_S3
[2023-01-16 04:13:28,985 INFO  L479       ProductGenerator]: mainProcedureFINAL_T0_init --> mainProcedureFINAL_T0_init
[2023-01-16 04:13:28,985 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S2 --> mainProcedureFINAL_accept_S2
[2023-01-16 04:13:28,985 INFO  L479       ProductGenerator]: L426-1_accept_S3 --> L426-1_accept_S3
[2023-01-16 04:13:28,985 INFO  L479       ProductGenerator]: L426-1_T0_init --> L426-1_T0_init
[2023-01-16 04:13:28,985 INFO  L479       ProductGenerator]: L426-1_accept_S2 --> L426-1_accept_S2
[2023-01-16 04:13:28,985 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-01-16 04:13:28,986 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-01-16 04:13:28,986 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-01-16 04:13:28,986 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-01-16 04:13:28,986 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-01-16 04:13:28,998 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-01-16 04:13:28,998 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S3 --> mainProcedureEXIT_accept_S3
[2023-01-16 04:13:28,998 INFO  L479       ProductGenerator]: mainProcedureEXIT_T0_init --> mainProcedureEXIT_T0_init
[2023-01-16 04:13:28,998 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S2 --> mainProcedureEXIT_accept_S2
[2023-01-16 04:13:28,999 INFO  L479       ProductGenerator]: L216_accept_S3 --> L216_accept_S3
[2023-01-16 04:13:28,999 INFO  L479       ProductGenerator]: L216_T0_init --> L216_T0_init
[2023-01-16 04:13:28,999 INFO  L479       ProductGenerator]: L216_accept_S2 --> L216_accept_S2
[2023-01-16 04:13:28,999 INFO  L479       ProductGenerator]: L235_accept_S3 --> L235_accept_S3
[2023-01-16 04:13:29,000 INFO  L479       ProductGenerator]: L235_T0_init --> L235_T0_init
[2023-01-16 04:13:29,000 INFO  L479       ProductGenerator]: L235_accept_S2 --> L235_accept_S2
[2023-01-16 04:13:29,000 INFO  L479       ProductGenerator]: L268_accept_S3 --> L268_accept_S3
[2023-01-16 04:13:29,000 INFO  L479       ProductGenerator]: L268_T0_init --> L268_T0_init
[2023-01-16 04:13:29,000 INFO  L479       ProductGenerator]: L268_accept_S2 --> L268_accept_S2
[2023-01-16 04:13:29,000 INFO  L479       ProductGenerator]: L254_accept_S3 --> L254_accept_S3
[2023-01-16 04:13:29,000 INFO  L479       ProductGenerator]: L254_T0_init --> L254_T0_init
[2023-01-16 04:13:29,000 INFO  L479       ProductGenerator]: L254_accept_S2 --> L254_accept_S2
[2023-01-16 04:13:29,000 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-01-16 04:13:29,001 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-01-16 04:13:29,001 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-01-16 04:13:29,001 INFO  L479       ProductGenerator]: L287-1_accept_S3 --> L287-1_accept_S3
[2023-01-16 04:13:29,001 INFO  L479       ProductGenerator]: L287-1_T0_init --> L287-1_T0_init
[2023-01-16 04:13:29,001 INFO  L479       ProductGenerator]: L287-1_accept_S2 --> L287-1_accept_S2
[2023-01-16 04:13:29,001 INFO  L479       ProductGenerator]: L229_accept_S3 --> L229_accept_S3
[2023-01-16 04:13:29,001 INFO  L479       ProductGenerator]: L229_T0_init --> L229_T0_init
[2023-01-16 04:13:29,001 INFO  L479       ProductGenerator]: L229_accept_S2 --> L229_accept_S2
[2023-01-16 04:13:29,001 INFO  L479       ProductGenerator]: L228_accept_S3 --> L228_accept_S3
[2023-01-16 04:13:29,002 INFO  L479       ProductGenerator]: L228_T0_init --> L228_T0_init
[2023-01-16 04:13:29,002 INFO  L479       ProductGenerator]: L228_accept_S2 --> L228_accept_S2
[2023-01-16 04:13:29,002 INFO  L479       ProductGenerator]: L221_accept_S3 --> L221_accept_S3
[2023-01-16 04:13:29,002 INFO  L479       ProductGenerator]: L221_T0_init --> L221_T0_init
[2023-01-16 04:13:29,002 INFO  L479       ProductGenerator]: L221_accept_S2 --> L221_accept_S2
[2023-01-16 04:13:29,004 INFO  L479       ProductGenerator]: L344_accept_S3 --> L344_accept_S3
[2023-01-16 04:13:29,004 INFO  L479       ProductGenerator]: L344_T0_init --> L344_T0_init
[2023-01-16 04:13:29,004 INFO  L479       ProductGenerator]: L344_accept_S2 --> L344_accept_S2
[2023-01-16 04:13:29,004 INFO  L479       ProductGenerator]: L255_accept_S3 --> L255_accept_S3
[2023-01-16 04:13:29,004 INFO  L479       ProductGenerator]: L255_T0_init --> L255_T0_init
[2023-01-16 04:13:29,004 INFO  L479       ProductGenerator]: L255_accept_S2 --> L255_accept_S2
[2023-01-16 04:13:29,004 INFO  L479       ProductGenerator]: L280_accept_S3 --> L280_accept_S3
[2023-01-16 04:13:29,004 INFO  L479       ProductGenerator]: L280_T0_init --> L280_T0_init
[2023-01-16 04:13:29,004 INFO  L479       ProductGenerator]: L280_accept_S2 --> L280_accept_S2
[2023-01-16 04:13:29,004 INFO  L479       ProductGenerator]: L382-1_accept_S3 --> L382-1_accept_S3
[2023-01-16 04:13:29,004 INFO  L479       ProductGenerator]: L382-1_T0_init --> L382-1_T0_init
[2023-01-16 04:13:29,005 INFO  L479       ProductGenerator]: L382-1_accept_S2 --> L382-1_accept_S2
[2023-01-16 04:13:29,005 INFO  L479       ProductGenerator]: L290_accept_S3 --> L290_accept_S3
[2023-01-16 04:13:29,005 INFO  L479       ProductGenerator]: L290_T0_init --> L290_T0_init
[2023-01-16 04:13:29,005 INFO  L479       ProductGenerator]: L290_accept_S2 --> L290_accept_S2
[2023-01-16 04:13:29,005 INFO  L479       ProductGenerator]: L290_accept_S3 --> L290_accept_S3
[2023-01-16 04:13:29,005 INFO  L479       ProductGenerator]: L290_T0_init --> L290_T0_init
[2023-01-16 04:13:29,005 INFO  L479       ProductGenerator]: L290_accept_S2 --> L290_accept_S2
[2023-01-16 04:13:29,005 INFO  L479       ProductGenerator]: L340_accept_S3 --> L340_accept_S3
[2023-01-16 04:13:29,005 INFO  L479       ProductGenerator]: L340_T0_init --> L340_T0_init
[2023-01-16 04:13:29,005 INFO  L479       ProductGenerator]: L340_accept_S2 --> L340_accept_S2
[2023-01-16 04:13:29,005 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_accept_S3 --> l2_c_l2_broadcast_0ENTRY_accept_S3
[2023-01-16 04:13:29,005 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_T0_init --> l2_c_l2_broadcast_0ENTRY_T0_init
[2023-01-16 04:13:29,006 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_accept_S2 --> l2_c_l2_broadcast_0ENTRY_accept_S2
[2023-01-16 04:13:29,006 INFO  L479       ProductGenerator]: L338_accept_S3 --> L338_accept_S3
[2023-01-16 04:13:29,006 INFO  L479       ProductGenerator]: L338_T0_init --> L338_T0_init
[2023-01-16 04:13:29,006 INFO  L479       ProductGenerator]: L338_accept_S2 --> L338_accept_S2
[2023-01-16 04:13:29,006 INFO  L479       ProductGenerator]: L338_accept_S3 --> L338_accept_S3
[2023-01-16 04:13:29,006 INFO  L479       ProductGenerator]: L338_T0_init --> L338_T0_init
[2023-01-16 04:13:29,006 INFO  L479       ProductGenerator]: L338_accept_S2 --> L338_accept_S2
[2023-01-16 04:13:29,006 INFO  L479       ProductGenerator]: L218_accept_S3 --> L218_accept_S3
[2023-01-16 04:13:29,006 INFO  L479       ProductGenerator]: L218_T0_init --> L218_T0_init
[2023-01-16 04:13:29,006 INFO  L479       ProductGenerator]: L218_accept_S2 --> L218_accept_S2
[2023-01-16 04:13:29,007 INFO  L479       ProductGenerator]: L239_accept_S3 --> L239_accept_S3
[2023-01-16 04:13:29,007 INFO  L479       ProductGenerator]: L239_T0_init --> L239_T0_init
[2023-01-16 04:13:29,007 INFO  L479       ProductGenerator]: L239_accept_S2 --> L239_accept_S2
[2023-01-16 04:13:29,007 INFO  L479       ProductGenerator]: createChecksumFINAL_accept_S3 --> createChecksumFINAL_accept_S3
[2023-01-16 04:13:29,007 INFO  L479       ProductGenerator]: createChecksumFINAL_T0_init --> createChecksumFINAL_T0_init
[2023-01-16 04:13:29,007 INFO  L479       ProductGenerator]: createChecksumFINAL_accept_S2 --> createChecksumFINAL_accept_S2
[2023-01-16 04:13:29,007 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-01-16 04:13:29,007 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-01-16 04:13:29,008 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-01-16 04:13:29,008 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-01-16 04:13:29,008 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-01-16 04:13:29,008 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-01-16 04:13:29,008 INFO  L479       ProductGenerator]: L339-1_accept_S3 --> L339-1_accept_S3
[2023-01-16 04:13:29,008 INFO  L479       ProductGenerator]: L339-1_T0_init --> L339-1_T0_init
[2023-01-16 04:13:29,008 INFO  L479       ProductGenerator]: L339-1_accept_S2 --> L339-1_accept_S2
[2023-01-16 04:13:29,008 INFO  L479       ProductGenerator]: L343_accept_S3 --> L343_accept_S3
[2023-01-16 04:13:29,008 INFO  L479       ProductGenerator]: L343_T0_init --> L343_T0_init
[2023-01-16 04:13:29,008 INFO  L479       ProductGenerator]: L343_accept_S2 --> L343_accept_S2
[2023-01-16 04:13:29,008 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_accept_S3 --> l2_c_l2_forward_0ENTRY_accept_S3
[2023-01-16 04:13:29,008 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_T0_init --> l2_c_l2_forward_0ENTRY_T0_init
[2023-01-16 04:13:29,008 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_accept_S2 --> l2_c_l2_forward_0ENTRY_accept_S2
[2023-01-16 04:13:29,008 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-01-16 04:13:29,008 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-01-16 04:13:29,009 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-01-16 04:13:29,009 INFO  L479       ProductGenerator]: L382_accept_S3 --> L382_accept_S3
[2023-01-16 04:13:29,009 INFO  L479       ProductGenerator]: L382_T0_init --> L382_T0_init
[2023-01-16 04:13:29,009 INFO  L479       ProductGenerator]: L382_accept_S2 --> L382_accept_S2
[2023-01-16 04:13:29,009 INFO  L479       ProductGenerator]: L382_accept_S3 --> L382_accept_S3
[2023-01-16 04:13:29,009 INFO  L479       ProductGenerator]: L382_T0_init --> L382_T0_init
[2023-01-16 04:13:29,009 INFO  L479       ProductGenerator]: L382_accept_S2 --> L382_accept_S2
[2023-01-16 04:13:29,009 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_accept_S3 --> l2_c_l2_broadcast_0FINAL_accept_S3
[2023-01-16 04:13:29,009 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_T0_init --> l2_c_l2_broadcast_0FINAL_T0_init
[2023-01-16 04:13:29,009 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_accept_S2 --> l2_c_l2_broadcast_0FINAL_accept_S2
[2023-01-16 04:13:29,009 INFO  L479       ProductGenerator]: L253_accept_S3 --> L253_accept_S3
[2023-01-16 04:13:29,009 INFO  L479       ProductGenerator]: L253_T0_init --> L253_T0_init
[2023-01-16 04:13:29,009 INFO  L479       ProductGenerator]: L253_accept_S2 --> L253_accept_S2
[2023-01-16 04:13:29,009 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S3 --> verifyChecksumFINAL_accept_S3
[2023-01-16 04:13:29,009 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T0_init --> verifyChecksumFINAL_T0_init
[2023-01-16 04:13:29,010 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S2 --> verifyChecksumFINAL_accept_S2
[2023-01-16 04:13:29,010 INFO  L479       ProductGenerator]: L348_accept_S3 --> L348_accept_S3
[2023-01-16 04:13:29,010 INFO  L479       ProductGenerator]: L348_T0_init --> L348_T0_init
[2023-01-16 04:13:29,010 INFO  L479       ProductGenerator]: L348_accept_S2 --> L348_accept_S2
[2023-01-16 04:13:29,010 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S3 --> NoAction_0FINAL_accept_S3
[2023-01-16 04:13:29,010 INFO  L479       ProductGenerator]: NoAction_0FINAL_T0_init --> NoAction_0FINAL_T0_init
[2023-01-16 04:13:29,010 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S2 --> NoAction_0FINAL_accept_S2
[2023-01-16 04:13:29,010 INFO  L479       ProductGenerator]: L219_accept_S3 --> L219_accept_S3
[2023-01-16 04:13:29,010 INFO  L479       ProductGenerator]: L219_T0_init --> L219_T0_init
[2023-01-16 04:13:29,010 INFO  L479       ProductGenerator]: L219_accept_S2 --> L219_accept_S2
[2023-01-16 04:13:29,010 INFO  L479       ProductGenerator]: L245_accept_S3 --> L245_accept_S3
[2023-01-16 04:13:29,010 INFO  L479       ProductGenerator]: L245_T0_init --> L245_T0_init
[2023-01-16 04:13:29,010 INFO  L479       ProductGenerator]: L245_accept_S2 --> L245_accept_S2
[2023-01-16 04:13:29,010 INFO  L479       ProductGenerator]: L346_accept_S3 --> L346_accept_S3
[2023-01-16 04:13:29,010 INFO  L479       ProductGenerator]: L346_T0_init --> L346_T0_init
[2023-01-16 04:13:29,010 INFO  L479       ProductGenerator]: L346_accept_S2 --> L346_accept_S2
[2023-01-16 04:13:29,010 INFO  L479       ProductGenerator]: L316_accept_S3 --> L316_accept_S3
[2023-01-16 04:13:29,010 INFO  L479       ProductGenerator]: L316_T0_init --> L316_T0_init
[2023-01-16 04:13:29,011 INFO  L479       ProductGenerator]: L316_accept_S2 --> L316_accept_S2
[2023-01-16 04:13:29,011 INFO  L479       ProductGenerator]: L291_accept_S3 --> L291_accept_S3
[2023-01-16 04:13:29,011 INFO  L479       ProductGenerator]: L291_T0_init --> L291_T0_init
[2023-01-16 04:13:29,011 INFO  L479       ProductGenerator]: L291_accept_S2 --> L291_accept_S2
[2023-01-16 04:13:29,011 INFO  L479       ProductGenerator]: L270_accept_S3 --> L270_accept_S3
[2023-01-16 04:13:29,011 INFO  L479       ProductGenerator]: L270_T0_init --> L270_T0_init
[2023-01-16 04:13:29,011 INFO  L479       ProductGenerator]: L270_accept_S2 --> L270_accept_S2
[2023-01-16 04:13:29,011 INFO  L479       ProductGenerator]: L236_accept_S3 --> L236_accept_S3
[2023-01-16 04:13:29,011 INFO  L479       ProductGenerator]: L236_T0_init --> L236_T0_init
[2023-01-16 04:13:29,011 INFO  L479       ProductGenerator]: L236_accept_S2 --> L236_accept_S2
[2023-01-16 04:13:29,011 INFO  L479       ProductGenerator]: L289_accept_S3 --> L289_accept_S3
[2023-01-16 04:13:29,011 INFO  L479       ProductGenerator]: L289_T0_init --> L289_T0_init
[2023-01-16 04:13:29,011 INFO  L479       ProductGenerator]: L289_accept_S2 --> L289_accept_S2
[2023-01-16 04:13:29,011 INFO  L479       ProductGenerator]: L271_accept_S3 --> L271_accept_S3
[2023-01-16 04:13:29,011 INFO  L479       ProductGenerator]: L271_T0_init --> L271_T0_init
[2023-01-16 04:13:29,011 INFO  L479       ProductGenerator]: L271_accept_S2 --> L271_accept_S2
[2023-01-16 04:13:29,011 INFO  L479       ProductGenerator]: L240_accept_S3 --> L240_accept_S3
[2023-01-16 04:13:29,011 INFO  L479       ProductGenerator]: L240_T0_init --> L240_T0_init
[2023-01-16 04:13:29,012 INFO  L479       ProductGenerator]: L240_accept_S2 --> L240_accept_S2
[2023-01-16 04:13:29,012 INFO  L479       ProductGenerator]: ingressENTRY_accept_S3 --> ingressENTRY_accept_S3
[2023-01-16 04:13:29,012 INFO  L479       ProductGenerator]: ingressENTRY_T0_init --> ingressENTRY_T0_init
[2023-01-16 04:13:29,012 INFO  L479       ProductGenerator]: ingressENTRY_accept_S2 --> ingressENTRY_accept_S2
[2023-01-16 04:13:29,012 INFO  L479       ProductGenerator]: ingressENTRY_accept_S3 --> ingressENTRY_accept_S3
[2023-01-16 04:13:29,012 INFO  L479       ProductGenerator]: ingressENTRY_T0_init --> ingressENTRY_T0_init
[2023-01-16 04:13:29,012 INFO  L479       ProductGenerator]: ingressENTRY_accept_S2 --> ingressENTRY_accept_S2
[2023-01-16 04:13:29,012 INFO  L479       ProductGenerator]: L276_accept_S3 --> L276_accept_S3
[2023-01-16 04:13:29,012 INFO  L479       ProductGenerator]: L276_T0_init --> L276_T0_init
[2023-01-16 04:13:29,012 INFO  L479       ProductGenerator]: L276_accept_S2 --> L276_accept_S2
[2023-01-16 04:13:29,012 INFO  L479       ProductGenerator]: L276_accept_S3 --> L276_accept_S3
[2023-01-16 04:13:29,012 INFO  L479       ProductGenerator]: L276_T0_init --> L276_T0_init
[2023-01-16 04:13:29,012 INFO  L479       ProductGenerator]: L276_accept_S2 --> L276_accept_S2
[2023-01-16 04:13:29,012 INFO  L479       ProductGenerator]: L411_accept_S3 --> L411_accept_S3
[2023-01-16 04:13:29,012 INFO  L479       ProductGenerator]: L411_T0_init --> L411_T0_init
[2023-01-16 04:13:29,012 INFO  L479       ProductGenerator]: L411_accept_S2 --> L411_accept_S2
[2023-01-16 04:13:29,017 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_accept_S3 --> parse_topology_discoverENTRY_accept_S3
[2023-01-16 04:13:29,017 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_T0_init --> parse_topology_discoverENTRY_T0_init
[2023-01-16 04:13:29,017 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_accept_S2 --> parse_topology_discoverENTRY_accept_S2
[2023-01-16 04:13:29,017 INFO  L479       ProductGenerator]: L223_accept_S3 --> L223_accept_S3
[2023-01-16 04:13:29,017 INFO  L479       ProductGenerator]: L223_T0_init --> L223_T0_init
[2023-01-16 04:13:29,017 INFO  L479       ProductGenerator]: L223_accept_S2 --> L223_accept_S2
[2023-01-16 04:13:29,017 INFO  L479       ProductGenerator]: NoAction_3FINAL_accept_S3 --> NoAction_3FINAL_accept_S3
[2023-01-16 04:13:29,017 INFO  L479       ProductGenerator]: NoAction_3FINAL_T0_init --> NoAction_3FINAL_T0_init
[2023-01-16 04:13:29,017 INFO  L479       ProductGenerator]: NoAction_3FINAL_accept_S2 --> NoAction_3FINAL_accept_S2
[2023-01-16 04:13:29,017 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_accept_S3 --> protect_c_set_ports_0ENTRY_accept_S3
[2023-01-16 04:13:29,017 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_T0_init --> protect_c_set_ports_0ENTRY_T0_init
[2023-01-16 04:13:29,017 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_accept_S2 --> protect_c_set_ports_0ENTRY_accept_S2
[2023-01-16 04:13:29,017 INFO  L479       ProductGenerator]: L213_accept_S3 --> L213_accept_S3
[2023-01-16 04:13:29,017 INFO  L479       ProductGenerator]: L213_T0_init --> L213_T0_init
[2023-01-16 04:13:29,017 INFO  L479       ProductGenerator]: L213_accept_S2 --> L213_accept_S2
[2023-01-16 04:13:29,017 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_accept_S3 --> _parser_packetParserFINAL_accept_S3
[2023-01-16 04:13:29,017 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_T0_init --> _parser_packetParserFINAL_T0_init
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_accept_S2 --> _parser_packetParserFINAL_accept_S2
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L214_accept_S3 --> L214_accept_S3
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L214_T0_init --> L214_T0_init
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L214_accept_S2 --> L214_accept_S2
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L232_accept_S3 --> L232_accept_S3
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L232_T0_init --> L232_T0_init
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L232_accept_S2 --> L232_accept_S2
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L249_accept_S3 --> L249_accept_S3
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L249_T0_init --> L249_T0_init
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L249_accept_S2 --> L249_accept_S2
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S3 --> havocProcedureFINAL_accept_S3
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: havocProcedureFINAL_T0_init --> havocProcedureFINAL_T0_init
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S2 --> havocProcedureFINAL_accept_S2
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L252_accept_S3 --> L252_accept_S3
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L252_T0_init --> L252_T0_init
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L252_accept_S2 --> L252_accept_S2
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L243_accept_S3 --> L243_accept_S3
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L243_T0_init --> L243_T0_init
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L243_accept_S2 --> L243_accept_S2
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L426_accept_S3 --> L426_accept_S3
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L426_T0_init --> L426_T0_init
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L426_accept_S2 --> L426_accept_S2
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L426_accept_S3 --> L426_accept_S3
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L426_T0_init --> L426_T0_init
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L426_accept_S2 --> L426_accept_S2
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L265_accept_S3 --> L265_accept_S3
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L265_T0_init --> L265_T0_init
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: L265_accept_S2 --> L265_accept_S2
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_accept_S3 --> l2_c_l2_forward_0FINAL_accept_S3
[2023-01-16 04:13:29,018 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_T0_init --> l2_c_l2_forward_0FINAL_T0_init
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_accept_S2 --> l2_c_l2_forward_0FINAL_accept_S2
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S3 --> protect_c_port_config.applyENTRY_accept_S3
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_T0_init --> protect_c_port_config.applyENTRY_T0_init
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S2 --> protect_c_port_config.applyENTRY_accept_S2
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S3 --> protect_c_port_config.applyENTRY_accept_S3
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_T0_init --> protect_c_port_config.applyENTRY_T0_init
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S2 --> protect_c_port_config.applyENTRY_accept_S2
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: L354-1_accept_S3 --> L354-1_accept_S3
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: L354-1_T0_init --> L354-1_T0_init
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: L354-1_accept_S2 --> L354-1_accept_S2
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: L354-1_accept_S3 --> L354-1_accept_S3
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: L354-1_T0_init --> L354-1_T0_init
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: L354-1_accept_S2 --> L354-1_accept_S2
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: startENTRY_accept_S3 --> startENTRY_accept_S3
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: startENTRY_T0_init --> startENTRY_T0_init
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: startENTRY_accept_S2 --> startENTRY_accept_S2
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: L287_accept_S3 --> L287_accept_S3
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: L287_T0_init --> L287_T0_init
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: L287_accept_S2 --> L287_accept_S2
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: L287_accept_S3 --> L287_accept_S3
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: L287_T0_init --> L287_T0_init
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: L287_accept_S2 --> L287_accept_S2
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S3 --> protect_c_period.applyENTRY_accept_S3
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_T0_init --> protect_c_period.applyENTRY_T0_init
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S2 --> protect_c_period.applyENTRY_accept_S2
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S3 --> protect_c_period.applyENTRY_accept_S3
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_T0_init --> protect_c_period.applyENTRY_T0_init
[2023-01-16 04:13:29,019 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S2 --> protect_c_period.applyENTRY_accept_S2
[2023-01-16 04:13:29,020 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S3 --> l2_c_l2_forwarding.applyENTRY_accept_S3
[2023-01-16 04:13:29,020 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_T0_init --> l2_c_l2_forwarding.applyENTRY_T0_init
[2023-01-16 04:13:29,020 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S2 --> l2_c_l2_forwarding.applyENTRY_accept_S2
[2023-01-16 04:13:29,020 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S3 --> l2_c_l2_forwarding.applyENTRY_accept_S3
[2023-01-16 04:13:29,020 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_T0_init --> l2_c_l2_forwarding.applyENTRY_T0_init
[2023-01-16 04:13:29,020 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S2 --> l2_c_l2_forwarding.applyENTRY_accept_S2
[2023-01-16 04:13:29,020 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-01-16 04:13:29,020 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-01-16 04:13:29,020 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-01-16 04:13:29,020 INFO  L479       ProductGenerator]: L278_accept_S3 --> L278_accept_S3
[2023-01-16 04:13:29,020 INFO  L479       ProductGenerator]: L278_T0_init --> L278_T0_init
[2023-01-16 04:13:29,020 INFO  L479       ProductGenerator]: L278_accept_S2 --> L278_accept_S2
[2023-01-16 04:13:29,020 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-01-16 04:13:29,020 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-01-16 04:13:29,020 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-01-16 04:13:29,020 INFO  L479       ProductGenerator]: L227_accept_S3 --> L227_accept_S3
[2023-01-16 04:13:29,020 INFO  L479       ProductGenerator]: L227_T0_init --> L227_T0_init
[2023-01-16 04:13:29,020 INFO  L479       ProductGenerator]: L227_accept_S2 --> L227_accept_S2
[2023-01-16 04:13:29,020 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-01-16 04:13:29,020 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-01-16 04:13:29,020 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-01-16 04:13:29,020 INFO  L479       ProductGenerator]: L210_accept_S3 --> L210_accept_S3
[2023-01-16 04:13:29,020 INFO  L479       ProductGenerator]: L210_T0_init --> L210_T0_init
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: L210_accept_S2 --> L210_accept_S2
[2023-01-16 04:13:29,021 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 04:13:29,021 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 04:13:29,021 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: L326_accept_S3 --> L326_accept_S3
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: L326_T0_init --> L326_T0_init
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: L326_accept_S2 --> L326_accept_S2
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: L326_accept_S3 --> L326_accept_S3
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: L326_T0_init --> L326_T0_init
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: L326_accept_S2 --> L326_accept_S2
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: L247_accept_S3 --> L247_accept_S3
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: L247_T0_init --> L247_T0_init
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: L247_accept_S2 --> L247_accept_S2
[2023-01-16 04:13:29,021 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 04:13:29,021 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 04:13:29,021 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: acceptFINAL_accept_S3 --> acceptFINAL_accept_S3
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: acceptFINAL_T0_init --> acceptFINAL_T0_init
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: acceptFINAL_accept_S2 --> acceptFINAL_accept_S2
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: L242_accept_S3 --> L242_accept_S3
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: L242_T0_init --> L242_T0_init
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: L242_accept_S2 --> L242_accept_S2
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: L224_accept_S3 --> L224_accept_S3
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: L224_T0_init --> L224_T0_init
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: L224_accept_S2 --> L224_accept_S2
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_accept_S3 --> protect_c_last_primary.writeENTRY_accept_S3
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_T0_init --> protect_c_last_primary.writeENTRY_T0_init
[2023-01-16 04:13:29,021 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_accept_S2 --> protect_c_last_primary.writeENTRY_accept_S2
[2023-01-16 04:13:29,021 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 04:13:29,021 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 04:13:29,022 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 04:13:29,022 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 04:13:29,022 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 04:13:29,022 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_accept_S3 --> protect_c_last_primary.writeFINAL_accept_S3
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_T0_init --> protect_c_last_primary.writeFINAL_T0_init
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_accept_S2 --> protect_c_last_primary.writeFINAL_accept_S2
[2023-01-16 04:13:29,022 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-01-16 04:13:29,022 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-01-16 04:13:29,022 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: L246_accept_S3 --> L246_accept_S3
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: L246_T0_init --> L246_T0_init
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: L246_accept_S2 --> L246_accept_S2
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_accept_S3 --> parse_topology_discoverFINAL_accept_S3
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_T0_init --> parse_topology_discoverFINAL_T0_init
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_accept_S2 --> parse_topology_discoverFINAL_accept_S2
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S3 --> havocProcedureENTRY_accept_S3
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: havocProcedureENTRY_T0_init --> havocProcedureENTRY_T0_init
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S2 --> havocProcedureENTRY_accept_S2
[2023-01-16 04:13:29,022 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 04:13:29,022 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 04:13:29,022 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: L281_accept_S3 --> L281_accept_S3
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: L281_T0_init --> L281_T0_init
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: L281_accept_S2 --> L281_accept_S2
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: L281_accept_S3 --> L281_accept_S3
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: L281_T0_init --> L281_T0_init
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: L281_accept_S2 --> L281_accept_S2
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: L217_accept_S3 --> L217_accept_S3
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: L217_T0_init --> L217_T0_init
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: L217_accept_S2 --> L217_accept_S2
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: L237_accept_S3 --> L237_accept_S3
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: L237_T0_init --> L237_T0_init
[2023-01-16 04:13:29,022 INFO  L479       ProductGenerator]: L237_accept_S2 --> L237_accept_S2
[2023-01-16 04:13:29,023 INFO  L479       ProductGenerator]: L244_accept_S3 --> L244_accept_S3
[2023-01-16 04:13:29,023 INFO  L479       ProductGenerator]: L244_T0_init --> L244_T0_init
[2023-01-16 04:13:29,023 INFO  L479       ProductGenerator]: L244_accept_S2 --> L244_accept_S2
[2023-01-16 04:13:29,023 INFO  L479       ProductGenerator]: L241_accept_S3 --> L241_accept_S3
[2023-01-16 04:13:29,023 INFO  L479       ProductGenerator]: L241_T0_init --> L241_T0_init
[2023-01-16 04:13:29,023 INFO  L479       ProductGenerator]: L241_accept_S2 --> L241_accept_S2
[2023-01-16 04:13:29,023 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-01-16 04:13:29,024 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-01-16 04:13:29,024 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-01-16 04:13:29,024 INFO  L479       ProductGenerator]: L256_accept_S3 --> L256_accept_S3
[2023-01-16 04:13:29,024 INFO  L479       ProductGenerator]: L256_T0_init --> L256_T0_init
[2023-01-16 04:13:29,024 INFO  L479       ProductGenerator]: L256_accept_S2 --> L256_accept_S2
[2023-01-16 04:13:29,024 INFO  L479       ProductGenerator]: L297_accept_S3 --> L297_accept_S3
[2023-01-16 04:13:29,024 INFO  L479       ProductGenerator]: L297_T0_init --> L297_T0_init
[2023-01-16 04:13:29,024 INFO  L479       ProductGenerator]: L297_accept_S2 --> L297_accept_S2
[2023-01-16 04:13:29,025 INFO  L479       ProductGenerator]: L226_accept_S3 --> L226_accept_S3
[2023-01-16 04:13:29,025 INFO  L479       ProductGenerator]: L226_T0_init --> L226_T0_init
[2023-01-16 04:13:29,025 INFO  L479       ProductGenerator]: L226_accept_S2 --> L226_accept_S2
[2023-01-16 04:13:29,025 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 04:13:29,025 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 04:13:29,025 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 04:13:29,025 INFO  L479       ProductGenerator]: L264_accept_S3 --> L264_accept_S3
[2023-01-16 04:13:29,025 INFO  L479       ProductGenerator]: L264_T0_init --> L264_T0_init
[2023-01-16 04:13:29,025 INFO  L479       ProductGenerator]: L264_accept_S2 --> L264_accept_S2
[2023-01-16 04:13:29,025 INFO  L479       ProductGenerator]: L264_accept_S3 --> L264_accept_S3
[2023-01-16 04:13:29,025 INFO  L479       ProductGenerator]: L264_T0_init --> L264_T0_init
[2023-01-16 04:13:29,025 INFO  L479       ProductGenerator]: L264_accept_S2 --> L264_accept_S2
[2023-01-16 04:13:29,025 INFO  L479       ProductGenerator]: mainFINAL_accept_S3 --> mainFINAL_accept_S3
[2023-01-16 04:13:29,025 INFO  L479       ProductGenerator]: mainFINAL_T0_init --> mainFINAL_T0_init
[2023-01-16 04:13:29,025 INFO  L479       ProductGenerator]: mainFINAL_accept_S2 --> mainFINAL_accept_S2
[2023-01-16 04:13:29,025 INFO  L479       ProductGenerator]: L211_accept_S3 --> L211_accept_S3
[2023-01-16 04:13:29,025 INFO  L479       ProductGenerator]: L211_T0_init --> L211_T0_init
[2023-01-16 04:13:29,025 INFO  L479       ProductGenerator]: L211_accept_S2 --> L211_accept_S2
[2023-01-16 04:13:29,025 INFO  L479       ProductGenerator]: L345_accept_S3 --> L345_accept_S3
[2023-01-16 04:13:29,026 INFO  L479       ProductGenerator]: L345_T0_init --> L345_T0_init
[2023-01-16 04:13:29,026 INFO  L479       ProductGenerator]: L345_accept_S2 --> L345_accept_S2
[2023-01-16 04:13:29,026 INFO  L479       ProductGenerator]: L220_accept_S3 --> L220_accept_S3
[2023-01-16 04:13:29,026 INFO  L479       ProductGenerator]: L220_T0_init --> L220_T0_init
[2023-01-16 04:13:29,026 INFO  L479       ProductGenerator]: L220_accept_S2 --> L220_accept_S2
[2023-01-16 04:13:29,026 INFO  L479       ProductGenerator]: L394-1_accept_S3 --> L394-1_accept_S3
[2023-01-16 04:13:29,026 INFO  L479       ProductGenerator]: L394-1_T0_init --> L394-1_T0_init
[2023-01-16 04:13:29,026 INFO  L479       ProductGenerator]: L394-1_accept_S2 --> L394-1_accept_S2
[2023-01-16 04:13:29,026 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 04:13:29,026 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 04:13:29,026 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 04:13:29,026 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_accept_S3 --> protect_c_set_period_0FINAL_accept_S3
[2023-01-16 04:13:29,026 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_T0_init --> protect_c_set_period_0FINAL_T0_init
[2023-01-16 04:13:29,026 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_accept_S2 --> protect_c_set_period_0FINAL_accept_S2
[2023-01-16 04:13:29,026 INFO  L479       ProductGenerator]: L394_accept_S3 --> L394_accept_S3
[2023-01-16 04:13:29,026 INFO  L479       ProductGenerator]: L394_T0_init --> L394_T0_init
[2023-01-16 04:13:29,027 INFO  L479       ProductGenerator]: L394_accept_S2 --> L394_accept_S2
[2023-01-16 04:13:29,027 INFO  L479       ProductGenerator]: L394_accept_S3 --> L394_accept_S3
[2023-01-16 04:13:29,027 INFO  L479       ProductGenerator]: L394_T0_init --> L394_T0_init
[2023-01-16 04:13:29,027 INFO  L479       ProductGenerator]: L394_accept_S2 --> L394_accept_S2
[2023-01-16 04:13:29,027 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_set_ports_0EXIT to L394-1
[2023-01-16 04:13:29,027 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from havocProcedureEXIT to L333
[2023-01-16 04:13:29,027 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_port_config.applyEXIT to L278
[2023-01-16 04:13:29,027 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _parser_packetParserEXIT to L334
[2023-01-16 04:13:29,027 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from verifyChecksumEXIT to L335
[2023-01-16 04:13:29,027 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainProcedureEXIT to ULTIMATE.startFINAL
[2023-01-16 04:13:29,027 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_3EXIT to L394-1
[2023-01-16 04:13:29,027 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from startEXIT to _parser_packetParserFINAL
[2023-01-16 04:13:29,028 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from createChecksumEXIT to L338
[2023-01-16 04:13:29,028 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_topology_discoverFINAL
[2023-01-16 04:13:29,028 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_0EXIT to L382-1
[2023-01-16 04:13:29,028 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_set_period_0EXIT to L382-1
[2023-01-16 04:13:29,028 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_forward_0EXIT to L326-1
[2023-01-16 04:13:29,028 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from egressEXIT to L337
[2023-01-16 04:13:29,028 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainEXIT to L354-1
[2023-01-16 04:13:29,028 INFO  L749       ProductGenerator]: ==== Handling return program step: #213#return;
[2023-01-16 04:13:29,028 INFO  L749       ProductGenerator]: ==== Handling return program step: #213#return;
[2023-01-16 04:13:29,029 INFO  L749       ProductGenerator]: ==== Handling return program step: #213#return;
[2023-01-16 04:13:29,029 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_last_primary.writeEXIT to L283-1
[2023-01-16 04:13:29,029 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_forwarding.applyEXIT to L297
[2023-01-16 04:13:29,029 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_broadcast_0EXIT to L326-1
[2023-01-16 04:13:29,029 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_period.applyEXIT to L277-1
[2023-01-16 04:13:29,030 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_topology_discoverEXIT to L426-1
[2023-01-16 04:13:29,030 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from ingressEXIT to L336
[2023-01-16 04:13:29,185 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2023-01-16 04:13:29,186 INFO  L110   BuchiProductObserver]: BuchiProgram size 597 locations, 768 edges
[2023-01-16 04:13:29,186 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:13:29 BoogieIcfgContainer
[2023-01-16 04:13:29,186 INFO  L132        PluginConnector]: ------------------------ END Büchi Program Product----------------------------
[2023-01-16 04:13:29,187 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2023-01-16 04:13:29,187 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2023-01-16 04:13:29,189 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2023-01-16 04:13:29,189 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:13:29" (1/1) ...
[2023-01-16 04:13:29,223 INFO  L313           BlockEncoder]: Initial Icfg 597 locations, 768 edges
[2023-01-16 04:13:29,223 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2023-01-16 04:13:29,224 INFO  L263           BlockEncoder]: Using Maximize final states
[2023-01-16 04:13:29,224 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=false
[2023-01-16 04:13:29,224 INFO  L296           BlockEncoder]: Using Remove sink states
[2023-01-16 04:13:29,225 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2023-01-16 04:13:29,230 INFO  L70    emoveInfeasibleEdges]: Removed 6 edges and 3 locations because of local infeasibility
[2023-01-16 04:13:29,252 INFO  L71     MaximizeFinalStates]: 386 new accepting states
[2023-01-16 04:13:29,255 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-01-16 04:13:29,257 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2023-01-16 04:13:29,258 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2023-01-16 04:13:29,259 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-01-16 04:13:29,259 INFO  L237           BlockEncoder]: Using Create parallel compositions if possible
[2023-01-16 04:13:29,260 INFO  L68        ParallelComposer]: Creating parallel compositions
[2023-01-16 04:13:29,261 INFO  L313           BlockEncoder]: Encoded RCFG 586 locations, 752 edges
[2023-01-16 04:13:29,261 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 16.01 04:13:29 BasicIcfg
[2023-01-16 04:13:29,261 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2023-01-16 04:13:29,262 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2023-01-16 04:13:29,262 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2023-01-16 04:13:29,264 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2023-01-16 04:13:29,264 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:13:29,264 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:13:28" (1/6) ...
[2023-01-16 04:13:29,266 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@5a8e5b8b and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 04:13:29, skipping insertion in model container
[2023-01-16 04:13:29,266 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:13:29,266 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:13:28" (2/6) ...
[2023-01-16 04:13:29,266 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@5a8e5b8b and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 04:13:29, skipping insertion in model container
[2023-01-16 04:13:29,266 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:13:29,266 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:13:28" (3/6) ...
[2023-01-16 04:13:29,267 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@5a8e5b8b and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 16.01 04:13:29, skipping insertion in model container
[2023-01-16 04:13:29,267 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:13:29,267 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 04:13:28" (4/6) ...
[2023-01-16 04:13:29,267 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@5a8e5b8b and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 04:13:29, skipping insertion in model container
[2023-01-16 04:13:29,267 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:13:29,267 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:13:29" (5/6) ...
[2023-01-16 04:13:29,267 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@5a8e5b8b and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 16.01 04:13:29, skipping insertion in model container
[2023-01-16 04:13:29,267 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:13:29,267 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 16.01 04:13:29" (6/6) ...
[2023-01-16 04:13:29,268 INFO  L354   chiAutomizerObserver]: Analyzing ICFG p4ltl_boogie.bpl_BEv2
[2023-01-16 04:13:29,308 INFO  L255   stractBuchiCegarLoop]: Interprodecural is true
[2023-01-16 04:13:29,308 INFO  L256   stractBuchiCegarLoop]: Hoare is false
[2023-01-16 04:13:29,308 INFO  L257   stractBuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2023-01-16 04:13:29,308 INFO  L258   stractBuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2023-01-16 04:13:29,308 INFO  L259   stractBuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2023-01-16 04:13:29,308 INFO  L260   stractBuchiCegarLoop]: Difference is false
[2023-01-16 04:13:29,308 INFO  L261   stractBuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2023-01-16 04:13:29,308 INFO  L265   stractBuchiCegarLoop]: ======== Iteration 0 == of CEGAR loop == BuchiAutomatonCegarLoop ========
[2023-01-16 04:13:29,312 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 586 states, 465 states have (on average 1.0989247311827957) internal successors, (511), 465 states have internal predecessors, (511), 61 states have call successors, (61), 61 states have call predecessors, (61), 60 states have return successors, (180), 60 states have call predecessors, (180), 60 states have call successors, (180)
[2023-01-16 04:13:29,343 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:13:29,343 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:13:29,343 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:13:29,353 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:13:29,353 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:13:29,353 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 1 ============
[2023-01-16 04:13:29,354 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 586 states, 465 states have (on average 1.0989247311827957) internal successors, (511), 465 states have internal predecessors, (511), 61 states have call successors, (61), 61 states have call predecessors, (61), 60 states have return successors, (180), 60 states have call predecessors, (180), 60 states have call successors, (180)
[2023-01-16 04:13:29,368 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:13:29,368 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:13:29,368 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:13:29,371 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:13:29,371 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:13:29,379 INFO  L752   eck$LassoCheckResult]: Stem: 103#ULTIMATE.startENTRY_NONWAtrue [1127] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27#L354-1_T0_inittrue [1055] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 356#L354_T0_inittrue [1380] L354_T0_init-->L354_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5#L354_T0_init-D44true [1034] L354_T0_init-D44-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 567#mainENTRY_T0_inittrue [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 546#mainENTRY_T0_init-D5true [1570] mainENTRY_T0_init-D5-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 292#havocProcedureENTRY_T0_inittrue [1315] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 304#L209_T0_inittrue [1327] L209_T0_init-->L210_T0_init: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 454#L210_T0_inittrue [1478] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_37 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_37}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 165#L211_T0_inittrue [1193] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 247#L212_T0_inittrue [1273] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 446#L213_T0_inittrue [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 225#L214_T0_inittrue [1254] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 511#L215_T0_inittrue [1533] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 133#L216_T0_inittrue [1160] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 448#L217_T0_inittrue [1472] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 248#L218_T0_inittrue [1274] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 263#L219_T0_inittrue [1287] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 581#L220_T0_inittrue [1608] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 270#L221_T0_inittrue [1292] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 33#L222_T0_inittrue [1061] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 23#L223_T0_inittrue [1051] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 461#L224_T0_inittrue [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 70#L225_T0_inittrue [1097] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 22#L226_T0_inittrue [1050] L226_T0_init-->L227_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 341#L227_T0_inittrue [1365] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 146#L228_T0_inittrue [1173] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 411#L229_T0_inittrue [1434] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 18#L230_T0_inittrue [1046] L230_T0_init-->L231_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 45#L231_T0_inittrue [1074] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 106#L232_T0_inittrue [1131] L232_T0_init-->L233_T0_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_4 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 547#L233_T0_inittrue [1571] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 71#L234_T0_inittrue [1098] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 59#L235_T0_inittrue [1087] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 528#L236_T0_inittrue [1549] L236_T0_init-->L237_T0_init: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 235#L237_T0_inittrue [1262] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 154#L238_T0_inittrue [1182] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_12) (<= v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 427#L239_T0_inittrue [1451] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 205#L240_T0_inittrue [1234] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 36#L241_T0_inittrue [1064] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 516#L242_T0_inittrue [1538] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 549#L243_T0_inittrue [1573] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 313#L244_T0_inittrue [1336] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 526#L245_T0_inittrue [1547] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 312#L246_T0_inittrue [1335] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 140#L247_T0_inittrue [1167] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 471#L248_T0_inittrue [1495] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 571#L249_T0_inittrue [1599] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_27 0)  InVars {}  OutVars{meta.period=v_meta.period_27}  AuxVars[]  AssignedVars[meta.period] 190#L250_T0_inittrue [1219] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 321#L251_T0_inittrue [1344] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 269#L252_T0_inittrue [1291] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 296#L253_T0_inittrue [1320] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 237#L254_T0_inittrue [1264] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 10#L255_T0_inittrue [1039] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 243#L256_T0_inittrue [1271] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 517#havocProcedureFINAL_T0_inittrue [1539] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 169#havocProcedureEXIT_T0_inittrue >[1754] havocProcedureEXIT_T0_init-->L333-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 241#L333-D65true [1267] L333-D65-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 455#L333_T0_inittrue [1479] L333_T0_init-->L333_T0_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 521#L333_T0_init-D26true [1542] L333_T0_init-D26-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 101#_parser_packetParserENTRY_T0_inittrue [1125] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 499#_parser_packetParserENTRY_T0_init-D59true [1523] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 194#startENTRY_T0_inittrue [1222] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 323#L426_T0_inittrue [1347] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 120#L426-1_T0_inittrue [1148] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 199#startEXIT_T0_inittrue >[1685] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 206#_parser_packetParserFINAL-D83true [1235] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64#_parser_packetParserFINAL_T0_inittrue [1093] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 267#_parser_packetParserEXIT_T0_inittrue >[1699] _parser_packetParserEXIT_T0_init-->L334-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 257#L334-D71true [1282] L334-D71-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 168#L334_T0_inittrue [1196] L334_T0_init-->L334_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 224#L334_T0_init-D41true [1253] L334_T0_init-D41-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 84#verifyChecksumFINAL_T0_inittrue [1109] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 87#verifyChecksumEXIT_T0_inittrue >[1797] verifyChecksumEXIT_T0_init-->L335-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 171#L335-D74true [1198] L335-D74-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 142#L335_T0_inittrue [1169] L335_T0_init-->L335_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 102#L335_T0_init-D38true [1126] L335_T0_init-D38-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60#ingressENTRY_T0_inittrue [1088] ingressENTRY_T0_init-->L264_T0_init: Formula: (= v_hdr.ethernet.etherType_20 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 425#L264_T0_inittrue [1448] L264_T0_init-->L265_T0_init: Formula: (= 16 v_standard_metadata.ingress_port_35)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_35}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_35}  AuxVars[]  AssignedVars[] 295#L265_T0_inittrue [1318] L265_T0_init-->L297_T0_init: Formula: (= v_standard_metadata.mcast_grp_16 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_16}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 183#L297_T0_inittrue [1210] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 435#ingressEXIT_T0_inittrue >[1686] ingressEXIT_T0_init-->L336-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 259#L336-D122true [1283] L336-D122-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47#L336_T0_inittrue [1076] L336_T0_init-->L336_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 63#L336_T0_init-D35true [1092] L336_T0_init-D35-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 349#egressFINAL_T0_inittrue [1372] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11#egressEXIT_T0_inittrue >[1724] egressEXIT_T0_init-->L337-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 77#L337-D101true [1106] L337-D101-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 226#L337_T0_inittrue [1255] L337_T0_init-->L337_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 329#L337_T0_init-D2true [1353] L337_T0_init-D2-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 185#createChecksumFINAL_T0_inittrue [1212] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 81#createChecksumEXIT_T0_inittrue >[1769] createChecksumEXIT_T0_init-->L338-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 222#L338-D86true [1251] L338-D86-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 104#L338_T0_inittrue [1129] L338_T0_init-->L339-1_T0_init: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 587#L339-1_T0_inittrue [1615] L339-1_T0_init-->L343_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_30 1))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_30}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[_p4ltl_0] 284#L343_T0_inittrue [1306] L343_T0_init-->L344_T0_init: Formula: (= v__p4ltl_2_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 164#L344_T0_inittrue [1192] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_15 v_meta.period_35))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_15, meta.period=v_meta.period_35}  OutVars{_p4ltl_2=v__p4ltl_2_15, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_35}  AuxVars[]  AssignedVars[_p4ltl_1] 112#L345_T0_inittrue [1138] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_40 v_meta.secondary_27))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[_p4ltl_3] 113#L346_T0_inittrue [1139] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (< v_meta.period_36 v__p4ltl_2_16))) (or (and (not v__p4ltl_4_8) (not .cse0)) (and v__p4ltl_4_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36}  OutVars{_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 369#L347_T0_inittrue [1396] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_29))) (or (and (not v__p4ltl_5_8) .cse0) (and v__p4ltl_5_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, meta.primary=v_meta.primary_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 527#L348_T0_inittrue [1548] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_6] 265#mainFINAL_T0_inittrue [1288] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 288#mainEXIT_T0_inittrue >[1742] mainEXIT_T0_init-->L354-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 219#L354-1-D104true [1248] L354-1-D104-->L354-1_accept_S2: Formula: (and v__p4ltl_0_9 v__p4ltl_4_9 v__p4ltl_3_9 v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 211#L354-1_accept_S2true [1239] L354-1_accept_S2-->L354_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 459#L354_accept_S2true [1483] L354_accept_S2-->L354_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 396#L354_accept_S2-D45true [1419] L354_accept_S2-D45-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24#mainENTRY_accept_S2true [1052] mainENTRY_accept_S2-->mainENTRY_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21#mainENTRY_accept_S2-D6true [1049] mainENTRY_accept_S2-D6-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 363#havocProcedureENTRY_accept_S2true [1391] havocProcedureENTRY_accept_S2-->L209_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 456#L209_accept_S2true [1480] L209_accept_S2-->L210_accept_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 19#L210_accept_S2true [1047] L210_accept_S2-->L211_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 561#L211_accept_S2true [1588] L211_accept_S2-->L212_accept_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 188#L212_accept_S2true [1215] L212_accept_S2-->L213_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 418#L213_accept_S2true [1441] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 141#L214_accept_S2true [1168] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 534#L215_accept_S2true [1557] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 250#L216_accept_S2true [1276] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 467#L217_accept_S2true [1491] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 353#L218_accept_S2true [1377] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 579#L219_accept_S2true [1606] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 220#L220_accept_S2true [1250] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 174#L221_accept_S2true [1202] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 97#L222_accept_S2true [1121] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 574#L223_accept_S2true [1602] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 184#L224_accept_S2true [1211] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 98#L225_accept_S2true [1122] L225_accept_S2-->L226_accept_S2: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 440#L226_accept_S2true [1464] L226_accept_S2-->L227_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 74#L227_accept_S2true [1101] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4#L228_accept_S2true [1033] L228_accept_S2-->L229_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 26#L229_accept_S2true [1054] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 552#L230_accept_S2true [1577] L230_accept_S2-->L231_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 251#L231_accept_S2true [1277] L231_accept_S2-->L232_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 66#L232_accept_S2true [1095] L232_accept_S2-->L233_accept_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 333#L233_accept_S2true [1358] L233_accept_S2-->L234_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 137#L234_accept_S2true [1163] L234_accept_S2-->L235_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 116#L235_accept_S2true [1143] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 562#L236_accept_S2true [1589] L236_accept_S2-->L237_accept_S2: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 149#L237_accept_S2true [1178] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 111#L238_accept_S2true [1137] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 302#L239_accept_S2true [1326] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 306#L240_accept_S2true [1330] L240_accept_S2-->L241_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 444#L241_accept_S2true [1469] L241_accept_S2-->L242_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 217#L242_accept_S2true [1246] L242_accept_S2-->L243_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 215#L243_accept_S2true [1244] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 330#L244_accept_S2true [1354] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 372#L245_accept_S2true [1398] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 301#L246_accept_S2true [1324] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 469#L247_accept_S2true [1493] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 229#L248_accept_S2true [1257] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 586#L249_accept_S2true [1614] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 497#L250_accept_S2true [1521] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 193#L251_accept_S2true [1221] L251_accept_S2-->L252_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 317#L252_accept_S2true [1340] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 378#L253_accept_S2true [1403] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 253#L254_accept_S2true [1279] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 268#L255_accept_S2true [1290] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 496#L256_accept_S2true [1520] L256_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 334#havocProcedureFINAL_accept_S2true [1359] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 271#havocProcedureEXIT_accept_S2true >[1662] havocProcedureEXIT_accept_S2-->L333-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 423#L333-D66true [1446] L333-D66-->L333_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 347#L333_accept_S2true [1370] L333_accept_S2-->L333_accept_S2-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 82#L333_accept_S2-D27true [1108] L333_accept_S2-D27-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 464#_parser_packetParserENTRY_accept_S2true [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 480#_parser_packetParserENTRY_accept_S2-D60true [1504] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25#startENTRY_accept_S2true [1053] startENTRY_accept_S2-->L426_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 201#L426_accept_S2true [1228] L426_accept_S2-->L426-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 583#L426-1_accept_S2true [1610] L426-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 145#startEXIT_accept_S2true >[1721] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 460#_parser_packetParserFINAL-D84true [1484] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 426#_parser_packetParserFINAL_accept_S2true [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 69#_parser_packetParserEXIT_accept_S2true >[1704] _parser_packetParserEXIT_accept_S2-->L334-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 281#L334-D72true [1304] L334-D72-->L334_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 400#L334_accept_S2true [1423] L334_accept_S2-->L334_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 121#L334_accept_S2-D42true [1149] L334_accept_S2-D42-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 107#verifyChecksumFINAL_accept_S2true [1132] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 158#verifyChecksumEXIT_accept_S2true >[1653] verifyChecksumEXIT_accept_S2-->L335-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 367#L335-D75true [1393] L335-D75-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9#L335_accept_S2true [1038] L335_accept_S2-->L335_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 395#L335_accept_S2-D39true [1418] L335_accept_S2-D39-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 339#ingressENTRY_accept_S2true [1363] ingressENTRY_accept_S2-->L264_accept_S2: Formula: (= v_hdr.ethernet.etherType_18 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 570#L264_accept_S2true [1597] L264_accept_S2-->L265_accept_S2: Formula: (= 16 v_standard_metadata.ingress_port_27)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_27}  AuxVars[]  AssignedVars[] 14#L265_accept_S2true [1043] L265_accept_S2-->L297_accept_S2: Formula: (= v_standard_metadata.mcast_grp_17 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_17}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 379#L297_accept_S2true [1404] L297_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 380#ingressEXIT_accept_S2true >[1760] ingressEXIT_accept_S2-->L336-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 409#L336-D123true [1432] L336-D123-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 390#L336_accept_S2true [1413] L336_accept_S2-->L336_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 289#L336_accept_S2-D36true [1311] L336_accept_S2-D36-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 161#egressFINAL_accept_S2true [1188] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15#egressEXIT_accept_S2true >[1726] egressEXIT_accept_S2-->L337-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 85#L337-D102true [1110] L337-D102-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 498#L337_accept_S2true [1522] L337_accept_S2-->L337_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 544#L337_accept_S2-D3true [1569] L337_accept_S2-D3-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 231#createChecksumFINAL_accept_S2true [1258] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 512#createChecksumEXIT_accept_S2true >[1717] createChecksumEXIT_accept_S2-->L338-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 381#L338-D87true [1405] L338-D87-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 438#L338_accept_S2true [1463] L338_accept_S2-->L339-1_accept_S2: Formula: v_forward_27  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 309#L339-1_accept_S2true [1332] L339-1_accept_S2-->L343_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 1))) (or (and v__p4ltl_0_8 .cse0) (and (not v__p4ltl_0_8) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 489#L343_accept_S2true [1511] L343_accept_S2-->L344_accept_S2: Formula: (= v__p4ltl_2_14 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_14, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 479#L344_accept_S2true [1502] L344_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_33))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_33}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_33}  AuxVars[]  AssignedVars[_p4ltl_1] 291#L345_accept_S2true [1313] L345_accept_S2-->L346_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_41 v_meta.secondary_28))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and .cse0 v__p4ltl_3_7)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[_p4ltl_3] 531#L346_accept_S2true [1554] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (< v_meta.period_31 v__p4ltl_2_8))) (or (and (not .cse0) (not v__p4ltl_4_6)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 65#L347_accept_S2true [1094] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_26))) (or (and v__p4ltl_5_7 (not .cse0)) (and (not v__p4ltl_5_7) .cse0)))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, meta.primary=v_meta.primary_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 7#L348_accept_S2true [1036] L348_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_6_8) (and (not v__p4ltl_6_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_6=v__p4ltl_6_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_6] 178#mainFINAL_accept_S2true [1205] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 501#mainEXIT_accept_S2true >[1739] mainEXIT_accept_S2-->L354-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 322#L354-1-D105true [1345] L354-1-D105-->L354-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_12 v__p4ltl_5_12 v__p4ltl_3_10 (not v__p4ltl_0_10))  InVars {_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  OutVars{_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  AuxVars[]  AssignedVars[] 357#L354-1_accept_S3true 
[2023-01-16 04:13:29,382 INFO  L754   eck$LassoCheckResult]: Loop: 357#L354-1_accept_S3true [1381] L354-1_accept_S3-->L354_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 307#L354_accept_S3true [1328] L354_accept_S3-->L354_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 318#L354_accept_S3-D43true [1341] L354_accept_S3-D43-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 439#mainENTRY_accept_S3true [1461] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 303#mainENTRY_accept_S3-D4true [1325] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 545#havocProcedureENTRY_accept_S3true [1568] havocProcedureENTRY_accept_S3-->L209_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 475#L209_accept_S3true [1499] L209_accept_S3-->L210_accept_S3: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 541#L210_accept_S3true [1564] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 585#L211_accept_S3true [1611] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 204#L212_accept_S3true [1231] L212_accept_S3-->L213_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 405#L213_accept_S3true [1428] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 433#L214_accept_S3true [1456] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 131#L215_accept_S3true [1158] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 416#L216_accept_S3true [1440] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 354#L217_accept_S3true [1378] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 563#L218_accept_S3true [1590] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 89#L219_accept_S3true [1113] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 485#L220_accept_S3true [1509] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 351#L221_accept_S3true [1376] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 246#L222_accept_S3true [1272] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 276#L223_accept_S3true [1295] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 361#L224_accept_S3true [1387] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 559#L225_accept_S3true [1586] L225_accept_S3-->L226_accept_S3: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8#L226_accept_S3true [1037] L226_accept_S3-->L227_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 434#L227_accept_S3true [1458] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 290#L228_accept_S3true [1312] L228_accept_S3-->L229_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 328#L229_accept_S3true [1351] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 430#L230_accept_S3true [1453] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_32 65536) (<= 0 v_hdr.ethernet.etherType_32))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[] 210#L231_accept_S3true [1238] L231_accept_S3-->L232_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 451#L232_accept_S3true [1475] L232_accept_S3-->L233_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 78#L233_accept_S3true [1105] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 342#L234_accept_S3true [1366] L234_accept_S3-->L235_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 364#L235_accept_S3true [1390] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 535#L236_accept_S3true [1556] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 181#L237_accept_S3true [1209] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 16#L238_accept_S3true [1044] L238_accept_S3-->L239_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 452#L239_accept_S3true [1476] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 62#L240_accept_S3true [1091] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 530#L241_accept_S3true [1551] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 441#L242_accept_S3true [1465] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 311#L243_accept_S3true [1334] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 326#L244_accept_S3true [1349] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 564#L245_accept_S3true [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 197#L246_accept_S3true [1225] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 548#L247_accept_S3true [1572] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 147#L248_accept_S3true [1174] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 123#L249_accept_S3true [1150] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 368#L250_accept_S3true [1394] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 196#L251_accept_S3true [1223] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 386#L252_accept_S3true [1410] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 125#L253_accept_S3true [1153] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 314#L254_accept_S3true [1338] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 393#L255_accept_S3true [1416] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 398#L256_accept_S3true [1421] L256_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 138#havocProcedureFINAL_accept_S3true [1164] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43#havocProcedureEXIT_accept_S3true >[1792] havocProcedureEXIT_accept_S3-->L333-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 109#L333-D64true [1134] L333-D64-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 338#L333_accept_S3true [1362] L333_accept_S3-->L333_accept_S3-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 402#L333_accept_S3-D25true [1425] L333_accept_S3-D25-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 236#_parser_packetParserENTRY_accept_S3true [1261] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35#_parser_packetParserENTRY_accept_S3-D58true [1062] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 476#startENTRY_accept_S3true [1500] startENTRY_accept_S3-->L426_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 492#L426_accept_S3true [1515] L426_accept_S3-->L426-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 506#L426-1_accept_S3true [1527] L426-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 500#startEXIT_accept_S3true >[1681] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 126#_parser_packetParserFINAL-D82true [1152] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 507#_parser_packetParserFINAL_accept_S3true [1530] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 336#_parser_packetParserEXIT_accept_S3true >[1617] _parser_packetParserEXIT_accept_S3-->L334-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 213#L334-D70true [1241] L334-D70-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 403#L334_accept_S3true [1426] L334_accept_S3-->L334_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 413#L334_accept_S3-D40true [1437] L334_accept_S3-D40-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 495#verifyChecksumFINAL_accept_S3true [1519] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 572#verifyChecksumEXIT_accept_S3true >[1720] verifyChecksumEXIT_accept_S3-->L335-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 58#L335-D73true [1086] L335-D73-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 108#L335_accept_S3true [1133] L335_accept_S3-->L335_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 319#L335_accept_S3-D37true [1342] L335_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 362#ingressENTRY_accept_S3true [1388] ingressENTRY_accept_S3-->L264_accept_S3: Formula: (= v_hdr.ethernet.etherType_16 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 242#L264_accept_S3true [1268] L264_accept_S3-->L265_accept_S3: Formula: (= 16 v_standard_metadata.ingress_port_25)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25}  AuxVars[]  AssignedVars[] 568#L265_accept_S3true [1595] L265_accept_S3-->L297_accept_S3: Formula: (= v_standard_metadata.mcast_grp_18 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 3#L297_accept_S3true [1032] L297_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 388#ingressEXIT_accept_S3true >[1759] ingressEXIT_accept_S3-->L336-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 478#L336-D121true [1501] L336-D121-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 352#L336_accept_S3true [1375] L336_accept_S3-->L336_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 170#L336_accept_S3-D34true [1197] L336_accept_S3-D34-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 458#egressFINAL_accept_S3true [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 504#egressEXIT_accept_S3true >[1745] egressEXIT_accept_S3-->L337-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 358#L337-D100true [1383] L337-D100-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 136#L337_accept_S3true [1162] L337_accept_S3-->L337_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 422#L337_accept_S3-D1true [1445] L337_accept_S3-D1-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31#createChecksumFINAL_accept_S3true [1057] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 218#createChecksumEXIT_accept_S3true >[1659] createChecksumEXIT_accept_S3-->L338-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 525#L338-D85true [1545] L338-D85-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 282#L338_accept_S3true [1303] L338_accept_S3-->L339-1_accept_S3: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 221#L339-1_accept_S3true [1249] L339-1_accept_S3-->L343_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 1))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 463#L343_accept_S3true [1487] L343_accept_S3-->L344_accept_S3: Formula: (= v__p4ltl_2_13 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_13, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 152#L344_accept_S3true [1180] L344_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_11 v_meta.period_34))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_11, meta.period=v_meta.period_34}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_34}  AuxVars[]  AssignedVars[_p4ltl_1] 294#L345_accept_S3true [1317] L345_accept_S3-->L346_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 192#L346_accept_S3true [1220] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (< v_meta.period_32 v__p4ltl_2_9))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 315#L347_accept_S3true [1337] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_24 v_meta.secondary_25))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_24, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, meta.primary=v_meta.primary_24, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 135#L348_accept_S3true [1161] L348_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_6] 130#mainFINAL_accept_S3true [1157] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 560#mainEXIT_accept_S3true >[1796] mainEXIT_accept_S3-->L354-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 186#L354-1-D103true [1213] L354-1-D103-->L354-1_accept_S3: Formula: (and v__p4ltl_6_11 v__p4ltl_5_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  AuxVars[]  AssignedVars[] 357#L354-1_accept_S3true 
[2023-01-16 04:13:29,389 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:13:29,389 INFO  L85        PathProgramCache]: Analyzing trace with hash -1078027940, now seen corresponding path program 1 times
[2023-01-16 04:13:29,395 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:13:29,395 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [257115109]
[2023-01-16 04:13:29,395 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:13:29,396 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:13:29,455 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:29,602 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:13:29,629 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:29,698 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:29,705 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:29,722 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:13:29,724 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:29,733 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:29,735 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:29,737 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:13:29,739 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:29,751 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:13:29,754 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:29,763 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 80
[2023-01-16 04:13:29,764 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:29,765 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 85
[2023-01-16 04:13:29,766 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:29,769 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 105
[2023-01-16 04:13:29,803 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:29,814 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:29,818 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:29,824 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:13:29,825 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:29,827 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:29,827 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:29,828 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:13:29,829 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:29,830 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:13:29,832 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:29,833 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 80
[2023-01-16 04:13:29,834 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:29,835 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 85
[2023-01-16 04:13:29,835 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:29,838 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:13:29,838 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:13:29,838 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [257115109]
[2023-01-16 04:13:29,839 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [257115109] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:13:29,839 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:13:29,839 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-01-16 04:13:29,840 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1941690585]
[2023-01-16 04:13:29,841 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:13:29,844 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:13:29,845 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:13:29,868 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-01-16 04:13:29,868 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=22, Invalid=50, Unknown=0, NotChecked=0, Total=72
[2023-01-16 04:13:29,870 INFO  L87              Difference]: Start difference. First operand  has 586 states, 465 states have (on average 1.0989247311827957) internal successors, (511), 465 states have internal predecessors, (511), 61 states have call successors, (61), 61 states have call predecessors, (61), 60 states have return successors, (180), 60 states have call predecessors, (180), 60 states have call successors, (180) Second operand  has 9 states, 9 states have (on average 19.333333333333332) internal successors, (174), 4 states have internal predecessors, (174), 3 states have call successors, (17), 6 states have call predecessors, (17), 4 states have return successors, (16), 3 states have call predecessors, (16), 3 states have call successors, (16)
[2023-01-16 04:13:31,378 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:13:31,378 INFO  L93              Difference]: Finished difference Result 829 states and 888 transitions.
[2023-01-16 04:13:31,380 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 19 states. 
[2023-01-16 04:13:31,385 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 829 states and 888 transitions.
[2023-01-16 04:13:31,394 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 04:13:31,405 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 829 states to 829 states and 888 transitions.
[2023-01-16 04:13:31,406 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 534
[2023-01-16 04:13:31,407 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 534
[2023-01-16 04:13:31,407 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 829 states and 888 transitions.
[2023-01-16 04:13:31,411 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:13:31,411 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 829 states and 888 transitions.
[2023-01-16 04:13:31,466 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 829 states and 888 transitions.
[2023-01-16 04:13:31,490 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 829 to 634.
[2023-01-16 04:13:31,492 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 634 states, 495 states have (on average 1.0868686868686868) internal successors, (538), 498 states have internal predecessors, (538), 67 states have call successors, (67), 67 states have call predecessors, (67), 72 states have return successors, (72), 69 states have call predecessors, (72), 66 states have call successors, (72)
[2023-01-16 04:13:31,493 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 634 states to 634 states and 677 transitions.
[2023-01-16 04:13:31,495 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 634 states and 677 transitions.
[2023-01-16 04:13:31,495 INFO  L399   stractBuchiCegarLoop]: Abstraction has 634 states and 677 transitions.
[2023-01-16 04:13:31,495 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 2 ============
[2023-01-16 04:13:31,495 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 634 states and 677 transitions.
[2023-01-16 04:13:31,498 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:13:31,498 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:13:31,499 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:13:31,501 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:13:31,501 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:13:31,503 INFO  L752   eck$LassoCheckResult]: Stem: 1887#ULTIMATE.startENTRY_NONWA [1127] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1886#L354-1_T0_init [1055] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1836#L354_T0_init [1380] L354_T0_init-->L354_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1835#L354_T0_init-D44 [1034] L354_T0_init-D44-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1837#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2418#mainENTRY_T0_init-D5 [1570] mainENTRY_T0_init-D5-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2296#havocProcedureENTRY_T0_init [1315] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 2297#L209_T0_init [1327] L209_T0_init-->L210_T0_init: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 2311#L210_T0_init [1478] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_37 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_37}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2131#L211_T0_init [1193] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2132#L212_T0_init [1273] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2243#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2213#L214_T0_init [1254] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2214#L215_T0_init [1533] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2086#L216_T0_init [1160] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2087#L217_T0_init [1472] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2244#L218_T0_init [1274] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2245#L219_T0_init [1287] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2264#L220_T0_init [1608] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2271#L221_T0_init [1292] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 1901#L222_T0_init [1061] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 1880#L223_T0_init [1051] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 1881#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 1981#L225_T0_init [1097] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 1878#L226_T0_init [1050] L226_T0_init-->L227_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 1879#L227_T0_init [1365] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2104#L228_T0_init [1173] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2105#L229_T0_init [1434] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 1871#L230_T0_init [1046] L230_T0_init-->L231_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 1872#L231_T0_init [1074] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 1928#L232_T0_init [1131] L232_T0_init-->L233_T0_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_4 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 2037#L233_T0_init [1571] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 1982#L234_T0_init [1098] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 1958#L235_T0_init [1087] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 1959#L236_T0_init [1549] L236_T0_init-->L237_T0_init: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 2229#L237_T0_init [1262] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 2115#L238_T0_init [1182] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_12) (<= v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 2116#L239_T0_init [1451] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 2191#L240_T0_init [1234] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 1908#L241_T0_init [1064] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 1909#L242_T0_init [1538] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 2412#L243_T0_init [1573] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 2319#L244_T0_init [1336] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 2320#L245_T0_init [1547] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2318#L246_T0_init [1335] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2096#L247_T0_init [1167] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2097#L248_T0_init [1495] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 2397#L249_T0_init [1599] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_27 0)  InVars {}  OutVars{meta.period=v_meta.period_27}  AuxVars[]  AssignedVars[meta.period] 2167#L250_T0_init [1219] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 2168#L251_T0_init [1344] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 2269#L252_T0_init [1291] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 2270#L253_T0_init [1320] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 2230#L254_T0_init [1264] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 1849#L255_T0_init [1039] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 1850#L256_T0_init [1271] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2237#havocProcedureFINAL_T0_init [1539] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2137#havocProcedureEXIT_T0_init >[1754] havocProcedureEXIT_T0_init-->L333-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2138#L333-D65 [1267] L333-D65-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1969#L333_T0_init [1479] L333_T0_init-->L333_T0_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2391#L333_T0_init-D26 [1542] L333_T0_init-D26-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1919#_parser_packetParserENTRY_T0_init [1125] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2031#_parser_packetParserENTRY_T0_init-D59 [1523] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2173#startENTRY_T0_init [1222] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2174#L426_T0_init [1347] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 2065#L426-1_T0_init [1148] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2066#startEXIT_T0_init >[1685] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2182#_parser_packetParserFINAL-D83 [1235] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2456#_parser_packetParserFINAL_T0_init [1093] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2454#_parser_packetParserEXIT_T0_init >[1699] _parser_packetParserEXIT_T0_init-->L334-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2453#L334-D71 [1282] L334-D71-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2451#L334_T0_init [1196] L334_T0_init-->L334_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2452#L334_T0_init-D41 [1253] L334_T0_init-D41-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2455#verifyChecksumFINAL_T0_init [1109] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2450#verifyChecksumEXIT_T0_init >[1797] verifyChecksumEXIT_T0_init-->L335-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2449#L335-D74 [1198] L335-D74-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1963#L335_T0_init [1169] L335_T0_init-->L335_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2448#L335_T0_init-D38 [1126] L335_T0_init-D38-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2447#ingressENTRY_T0_init [1089] ingressENTRY_T0_init-->L275_T0_init: Formula: (not (= v_hdr.ethernet.etherType_21 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 2113#L275_T0_init [1181] L275_T0_init-->L276_T0_init: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 2114#L276_T0_init [1593] L276_T0_init-->L276-2_T0_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_23))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 2392#L276-2_T0_init [1535] L276-2_T0_init-->L297_T0_init: Formula: (not (= v_meta.accepted_17 1))  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 2157#L297_T0_init [1210] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2158#ingressEXIT_T0_init >[1686] ingressEXIT_T0_init-->L336-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2260#L336-D122 [1283] L336-D122-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1852#L336_T0_init [1076] L336_T0_init-->L336_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1931#L336_T0_init-D35 [1092] L336_T0_init-D35-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1967#egressFINAL_T0_init [1372] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1851#egressEXIT_T0_init >[1724] egressEXIT_T0_init-->L337-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1853#L337-D101 [1106] L337-D101-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1995#L337_T0_init [1255] L337_T0_init-->L337_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2215#L337_T0_init-D2 [1353] L337_T0_init-D2-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2160#createChecksumFINAL_T0_init [1212] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2000#createChecksumEXIT_T0_init >[1769] createChecksumEXIT_T0_init-->L338-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2001#L338-D86 [1251] L338-D86-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2033#L338_T0_init [1129] L338_T0_init-->L339-1_T0_init: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 2035#L339-1_T0_init [1615] L339-1_T0_init-->L343_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_30 1))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_30}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[_p4ltl_0] 2288#L343_T0_init [1306] L343_T0_init-->L344_T0_init: Formula: (= v__p4ltl_2_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 2130#L344_T0_init [1192] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_15 v_meta.period_35))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_15, meta.period=v_meta.period_35}  OutVars{_p4ltl_2=v__p4ltl_2_15, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_35}  AuxVars[]  AssignedVars[_p4ltl_1] 2047#L345_T0_init [1138] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_40 v_meta.secondary_27))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[_p4ltl_3] 2048#L346_T0_init [1139] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (< v_meta.period_36 v__p4ltl_2_16))) (or (and (not v__p4ltl_4_8) (not .cse0)) (and v__p4ltl_4_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36}  OutVars{_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 2049#L347_T0_init [1396] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_29))) (or (and (not v__p4ltl_5_8) .cse0) (and v__p4ltl_5_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, meta.primary=v_meta.primary_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 2355#L348_T0_init [1548] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_6] 2265#mainFINAL_T0_init [1288] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2266#mainEXIT_T0_init >[1742] mainEXIT_T0_init-->L354-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2209#L354-1-D104 [1248] L354-1-D104-->L354-1_accept_S2: Formula: (and v__p4ltl_0_9 v__p4ltl_4_9 v__p4ltl_3_9 v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 2198#L354-1_accept_S2 [1239] L354-1_accept_S2-->L354_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1842#L354_accept_S2 [1483] L354_accept_S2-->L354_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2368#L354_accept_S2-D45 [1419] L354_accept_S2-D45-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1833#mainENTRY_accept_S2 [1052] mainENTRY_accept_S2-->mainENTRY_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1876#mainENTRY_accept_S2-D6 [1049] mainENTRY_accept_S2-D6-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1877#havocProcedureENTRY_accept_S2 [1391] havocProcedureENTRY_accept_S2-->L209_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 2353#L209_accept_S2 [1480] L209_accept_S2-->L210_accept_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 1873#L210_accept_S2 [1047] L210_accept_S2-->L211_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 1874#L211_accept_S2 [1588] L211_accept_S2-->L212_accept_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2164#L212_accept_S2 [1215] L212_accept_S2-->L213_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2165#L213_accept_S2 [1441] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2098#L214_accept_S2 [1168] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2099#L215_accept_S2 [1557] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2248#L216_accept_S2 [1276] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2249#L217_accept_S2 [1491] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2346#L218_accept_S2 [1377] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2347#L219_accept_S2 [1606] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2210#L220_accept_S2 [1250] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2146#L221_accept_S2 [1202] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2023#L222_accept_S2 [1121] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2024#L223_accept_S2 [1602] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2159#L224_accept_S2 [1211] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 2025#L225_accept_S2 [1122] L225_accept_S2-->L226_accept_S2: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2026#L226_accept_S2 [1464] L226_accept_S2-->L227_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 1988#L227_accept_S2 [1101] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 1832#L228_accept_S2 [1033] L228_accept_S2-->L229_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 1834#L229_accept_S2 [1054] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 1885#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 2250#L231_accept_S2 [1277] L231_accept_S2-->L232_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 1972#L232_accept_S2 [1095] L232_accept_S2-->L233_accept_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 1973#L233_accept_S2 [1358] L233_accept_S2-->L234_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 2092#L234_accept_S2 [1163] L234_accept_S2-->L235_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 2056#L235_accept_S2 [1143] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 2057#L236_accept_S2 [1589] L236_accept_S2-->L237_accept_S2: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 2107#L237_accept_S2 [1178] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 2045#L238_accept_S2 [1137] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 2046#L239_accept_S2 [1326] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 2308#L240_accept_S2 [1330] L240_accept_S2-->L241_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 2312#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 2207#L242_accept_S2 [1246] L242_accept_S2-->L243_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 2203#L243_accept_S2 [1244] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 2204#L244_accept_S2 [1354] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 2331#L245_accept_S2 [1398] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2306#L246_accept_S2 [1324] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2307#L247_accept_S2 [1493] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2219#L248_accept_S2 [1257] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 2220#L249_accept_S2 [1614] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 2407#L250_accept_S2 [1521] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 2171#L251_accept_S2 [1221] L251_accept_S2-->L252_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 2172#L252_accept_S2 [1340] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 2322#L253_accept_S2 [1403] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 2252#L254_accept_S2 [1279] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 2253#L255_accept_S2 [1290] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 2268#L256_accept_S2 [1520] L256_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2334#havocProcedureFINAL_accept_S2 [1359] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2272#havocProcedureEXIT_accept_S2 >[1662] havocProcedureEXIT_accept_S2-->L333-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2273#L333-D66 [1446] L333-D66-->L333_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1979#L333_accept_S2 [1370] L333_accept_S2-->L333_accept_S2-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2002#L333_accept_S2-D27 [1108] L333_accept_S2-D27-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1883#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2394#_parser_packetParserENTRY_accept_S2-D60 [1504] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1882#startENTRY_accept_S2 [1053] startENTRY_accept_S2-->L426_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 1884#L426_accept_S2 [1228] L426_accept_S2-->L426-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 2186#L426-1_accept_S2 [1610] L426-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2102#startEXIT_accept_S2 >[1721] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2103#_parser_packetParserFINAL-D84 [1484] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2381#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1978#_parser_packetParserEXIT_accept_S2 >[1704] _parser_packetParserEXIT_accept_S2-->L334-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1980#L334-D72 [1304] L334-D72-->L334_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2039#L334_accept_S2 [1423] L334_accept_S2-->L334_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2067#L334_accept_S2-D42 [1149] L334_accept_S2-D42-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2038#verifyChecksumFINAL_accept_S2 [1132] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2040#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L335-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2120#L335-D75 [1393] L335-D75-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1847#L335_accept_S2 [1038] L335_accept_S2-->L335_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1848#L335_accept_S2-D39 [1418] L335_accept_S2-D39-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2338#ingressENTRY_accept_S2 [1364] ingressENTRY_accept_S2-->L275_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 2267#L275_accept_S2 [1289] L275_accept_S2-->L276_accept_S2: Formula: (= v_meta.accepted_20 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 2100#L276_accept_S2 [1171] L276_accept_S2-->L276-2_accept_S2: Formula: (not (= 56577 v_hdr.ethernet.etherType_25))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 2085#L276-2_accept_S2 [1386] L276-2_accept_S2-->L297_accept_S2: Formula: (not (= v_meta.accepted_26 1))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[] 1933#L297_accept_S2 [1404] L297_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2459#ingressEXIT_accept_S2 >[1760] ingressEXIT_accept_S2-->L336-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2360#L336-D123 [1432] L336-D123-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1864#L336_accept_S2 [1413] L336_accept_S2-->L336_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2291#L336_accept_S2-D36 [1311] L336_accept_S2-D36-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2126#egressFINAL_accept_S2 [1188] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1863#egressEXIT_accept_S2 >[1726] egressEXIT_accept_S2-->L337-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1865#L337-D102 [1110] L337-D102-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2008#L337_accept_S2 [1522] L337_accept_S2-->L337_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2408#L337_accept_S2-D3 [1569] L337_accept_S2-D3-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2223#createChecksumFINAL_accept_S2 [1258] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2224#createChecksumEXIT_accept_S2 >[1717] createChecksumEXIT_accept_S2-->L338-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2361#L338-D87 [1405] L338-D87-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2362#L338_accept_S2 [1463] L338_accept_S2-->L339-1_accept_S2: Formula: v_forward_27  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 2279#L339-1_accept_S2 [1332] L339-1_accept_S2-->L343_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 1))) (or (and v__p4ltl_0_8 .cse0) (and (not v__p4ltl_0_8) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 2315#L343_accept_S2 [1511] L343_accept_S2-->L344_accept_S2: Formula: (= v__p4ltl_2_14 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_14, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 2402#L344_accept_S2 [1502] L344_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_33))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_33}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_33}  AuxVars[]  AssignedVars[_p4ltl_1] 2294#L345_accept_S2 [1313] L345_accept_S2-->L346_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_41 v_meta.secondary_28))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and .cse0 v__p4ltl_3_7)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[_p4ltl_3] 2295#L346_accept_S2 [1554] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (< v_meta.period_31 v__p4ltl_2_8))) (or (and (not .cse0) (not v__p4ltl_4_6)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 1971#L347_accept_S2 [1094] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_26))) (or (and v__p4ltl_5_7 (not .cse0)) (and (not v__p4ltl_5_7) .cse0)))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, meta.primary=v_meta.primary_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 1841#L348_accept_S2 [1036] L348_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_6_8) (and (not v__p4ltl_6_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_6=v__p4ltl_6_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_6] 1843#mainFINAL_accept_S2 [1205] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2152#mainEXIT_accept_S2 >[1739] mainEXIT_accept_S2-->L354-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2325#L354-1-D105 [1345] L354-1-D105-->L354-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_12 v__p4ltl_5_12 v__p4ltl_3_10 (not v__p4ltl_0_10))  InVars {_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  OutVars{_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  AuxVars[]  AssignedVars[] 2162#L354-1_accept_S3 
[2023-01-16 04:13:31,505 INFO  L754   eck$LassoCheckResult]: Loop: 2162#L354-1_accept_S3 [1381] L354-1_accept_S3-->L354_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1956#L354_accept_S3 [1328] L354_accept_S3-->L354_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2313#L354_accept_S3-D43 [1341] L354_accept_S3-D43-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1845#mainENTRY_accept_S3 [1461] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2309#mainENTRY_accept_S3-D4 [1325] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2310#havocProcedureENTRY_accept_S3 [1568] havocProcedureENTRY_accept_S3-->L209_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 2398#L209_accept_S3 [1499] L209_accept_S3-->L210_accept_S3: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 2399#L210_accept_S3 [1564] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2416#L211_accept_S3 [1611] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2189#L212_accept_S3 [1231] L212_accept_S3-->L213_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2190#L213_accept_S3 [1428] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2376#L214_accept_S3 [1456] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2083#L215_accept_S3 [1158] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2084#L216_accept_S3 [1440] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2348#L217_accept_S3 [1378] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2349#L218_accept_S3 [1590] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2012#L219_accept_S3 [1113] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2013#L220_accept_S3 [1509] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2345#L221_accept_S3 [1376] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2241#L222_accept_S3 [1272] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2242#L223_accept_S3 [1295] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2280#L224_accept_S3 [1387] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 2352#L225_accept_S3 [1586] L225_accept_S3-->L226_accept_S3: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 1844#L226_accept_S3 [1037] L226_accept_S3-->L227_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 1846#L227_accept_S3 [1458] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2292#L228_accept_S3 [1312] L228_accept_S3-->L229_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2293#L229_accept_S3 [1351] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2330#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_32 65536) (<= 0 v_hdr.ethernet.etherType_32))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[] 2196#L231_accept_S3 [1238] L231_accept_S3-->L232_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 2197#L232_accept_S3 [1475] L232_accept_S3-->L233_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 1996#L233_accept_S3 [1105] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 1997#L234_accept_S3 [1366] L234_accept_S3-->L235_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 2340#L235_accept_S3 [1390] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 2354#L236_accept_S3 [1556] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 2155#L237_accept_S3 [1209] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 1866#L238_accept_S3 [1044] L238_accept_S3-->L239_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 1867#L239_accept_S3 [1476] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 1965#L240_accept_S3 [1091] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 1966#L241_accept_S3 [1551] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 2387#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 2316#L243_accept_S3 [1334] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 2317#L244_accept_S3 [1349] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 2328#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2178#L246_accept_S3 [1225] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2179#L247_accept_S3 [1572] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2106#L248_accept_S3 [1174] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 2070#L249_accept_S3 [1150] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 2071#L250_accept_S3 [1394] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 2176#L251_accept_S3 [1223] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 2177#L252_accept_S3 [1410] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 2073#L253_accept_S3 [1153] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 2074#L254_accept_S3 [1338] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 2321#L255_accept_S3 [1416] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 2367#L256_accept_S3 [1421] L256_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2093#havocProcedureFINAL_accept_S3 [1164] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1925#havocProcedureEXIT_accept_S3 >[1792] havocProcedureEXIT_accept_S3-->L333-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1926#L333-D64 [1134] L333-D64-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2042#L333_accept_S3 [1362] L333_accept_S3-->L333_accept_S3-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2337#L333_accept_S3-D25 [1425] L333_accept_S3-D25-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1906#_parser_packetParserENTRY_accept_S3 [1261] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1905#_parser_packetParserENTRY_accept_S3-D58 [1062] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1907#startENTRY_accept_S3 [1500] startENTRY_accept_S3-->L426_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2400#L426_accept_S3 [1515] L426_accept_S3-->L426-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 2403#L426-1_accept_S3 [1527] L426-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2446#startEXIT_accept_S3 >[1681] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2445#_parser_packetParserFINAL-D82 [1152] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2444#_parser_packetParserFINAL_accept_S3 [1530] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2442#_parser_packetParserEXIT_accept_S3 >[1617] _parser_packetParserEXIT_accept_S3-->L334-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2441#L334-D70 [1241] L334-D70-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2439#L334_accept_S3 [1426] L334_accept_S3-->L334_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2440#L334_accept_S3-D40 [1437] L334_accept_S3-D40-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2443#verifyChecksumFINAL_accept_S3 [1519] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2438#verifyChecksumEXIT_accept_S3 >[1720] verifyChecksumEXIT_accept_S3-->L335-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2437#L335-D73 [1086] L335-D73-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1830#L335_accept_S3 [1133] L335_accept_S3-->L335_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2436#L335_accept_S3-D37 [1342] L335_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2435#ingressENTRY_accept_S3 [1389] ingressENTRY_accept_S3-->L275_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 2303#L275_accept_S3 [1321] L275_accept_S3-->L276_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 1923#L276_accept_S3 [1072] L276_accept_S3-->L276-2_accept_S3: Formula: (not (= 56577 v_hdr.ethernet.etherType_27))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 1924#L276-2_accept_S3 [1507] L276-2_accept_S3-->L297_accept_S3: Formula: (not (= v_meta.accepted_24 1))  InVars {meta.accepted=v_meta.accepted_24}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[] 1829#L297_accept_S3 [1032] L297_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1831#ingressEXIT_accept_S3 >[1759] ingressEXIT_accept_S3-->L336-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2364#L336-D121 [1501] L336-D121-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2140#L336_accept_S3 [1375] L336_accept_S3-->L336_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2139#L336_accept_S3-D34 [1197] L336_accept_S3-D34-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2141#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2393#egressEXIT_accept_S3 >[1745] egressEXIT_accept_S3-->L337-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2351#L337-D100 [1383] L337-D100-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1897#L337_accept_S3 [1162] L337_accept_S3-->L337_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2091#L337_accept_S3-D1 [1445] L337_accept_S3-D1-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1896#createChecksumFINAL_accept_S3 [1057] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1898#createChecksumEXIT_accept_S3 >[1659] createChecksumEXIT_accept_S3-->L338-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2208#L338-D85 [1545] L338-D85-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2286#L338_accept_S3 [1303] L338_accept_S3-->L339-1_accept_S3: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 2211#L339-1_accept_S3 [1249] L339-1_accept_S3-->L343_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 1))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 2212#L343_accept_S3 [1487] L343_accept_S3-->L344_accept_S3: Formula: (= v__p4ltl_2_13 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_13, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 2111#L344_accept_S3 [1180] L344_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_11 v_meta.period_34))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_11, meta.period=v_meta.period_34}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_34}  AuxVars[]  AssignedVars[_p4ltl_1] 2112#L345_accept_S3 [1317] L345_accept_S3-->L346_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 2169#L346_accept_S3 [1220] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (< v_meta.period_32 v__p4ltl_2_9))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 2170#L347_accept_S3 [1337] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_24 v_meta.secondary_25))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_24, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, meta.primary=v_meta.primary_24, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 2090#L348_accept_S3 [1161] L348_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_6] 2081#mainFINAL_accept_S3 [1157] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2082#mainEXIT_accept_S3 >[1796] mainEXIT_accept_S3-->L354-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2161#L354-1-D103 [1213] L354-1-D103-->L354-1_accept_S3: Formula: (and v__p4ltl_6_11 v__p4ltl_5_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  AuxVars[]  AssignedVars[] 2162#L354-1_accept_S3 
[2023-01-16 04:13:31,506 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:13:31,506 INFO  L85        PathProgramCache]: Analyzing trace with hash -2021917753, now seen corresponding path program 1 times
[2023-01-16 04:13:31,506 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:13:31,506 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [382066186]
[2023-01-16 04:13:31,507 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:13:31,507 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:13:31,533 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:31,593 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:13:31,599 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:31,620 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:31,623 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:31,630 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:13:31,631 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:31,635 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:31,635 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:31,636 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:13:31,637 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:31,641 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:13:31,642 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:31,646 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 81
[2023-01-16 04:13:31,647 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:31,647 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 86
[2023-01-16 04:13:31,648 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:31,649 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 106
[2023-01-16 04:13:31,660 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:31,669 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:31,673 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:31,678 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:13:31,679 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:31,682 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:31,682 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:31,683 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:13:31,684 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:31,685 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:13:31,686 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:31,687 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 81
[2023-01-16 04:13:31,688 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:31,689 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 86
[2023-01-16 04:13:31,689 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:31,691 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:13:31,691 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:13:31,691 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [382066186]
[2023-01-16 04:13:31,692 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [382066186] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:13:31,692 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:13:31,692 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [8] imperfect sequences [] total 8
[2023-01-16 04:13:31,692 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [876011693]
[2023-01-16 04:13:31,692 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:13:31,693 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:13:31,693 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:13:31,693 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 8 interpolants.
[2023-01-16 04:13:31,693 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=20, Invalid=36, Unknown=0, NotChecked=0, Total=56
[2023-01-16 04:13:31,694 INFO  L87              Difference]: Start difference. First operand 634 states and 677 transitions. cyclomatic complexity: 45 Second operand  has 8 states, 8 states have (on average 22.0) internal successors, (176), 3 states have internal predecessors, (176), 2 states have call successors, (17), 6 states have call predecessors, (17), 2 states have return successors, (16), 2 states have call predecessors, (16), 2 states have call successors, (16)
[2023-01-16 04:13:32,795 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:13:32,796 INFO  L93              Difference]: Finished difference Result 870 states and 928 transitions.
[2023-01-16 04:13:32,796 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 13 states. 
[2023-01-16 04:13:32,797 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 870 states and 928 transitions.
[2023-01-16 04:13:32,803 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 04:13:32,808 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 870 states to 870 states and 928 transitions.
[2023-01-16 04:13:32,809 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 578
[2023-01-16 04:13:32,809 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 578
[2023-01-16 04:13:32,810 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 870 states and 928 transitions.
[2023-01-16 04:13:32,812 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:13:32,812 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 870 states and 928 transitions.
[2023-01-16 04:13:32,812 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 870 states and 928 transitions.
[2023-01-16 04:13:32,829 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 870 to 637.
[2023-01-16 04:13:32,830 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 637 states, 498 states have (on average 1.0863453815261044) internal successors, (541), 501 states have internal predecessors, (541), 67 states have call successors, (67), 67 states have call predecessors, (67), 72 states have return successors, (72), 69 states have call predecessors, (72), 66 states have call successors, (72)
[2023-01-16 04:13:32,832 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 637 states to 637 states and 680 transitions.
[2023-01-16 04:13:32,833 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 637 states and 680 transitions.
[2023-01-16 04:13:32,833 INFO  L399   stractBuchiCegarLoop]: Abstraction has 637 states and 680 transitions.
[2023-01-16 04:13:32,834 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 3 ============
[2023-01-16 04:13:32,834 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 637 states and 680 transitions.
[2023-01-16 04:13:32,838 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:13:32,838 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:13:32,838 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:13:32,840 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:13:32,840 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:13:32,844 INFO  L752   eck$LassoCheckResult]: Stem: 3785#ULTIMATE.startENTRY_NONWA [1127] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3784#L354-1_T0_init [1055] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3734#L354_T0_init [1380] L354_T0_init-->L354_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3733#L354_T0_init-D44 [1034] L354_T0_init-D44-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3735#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4319#mainENTRY_T0_init-D5 [1570] mainENTRY_T0_init-D5-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4195#havocProcedureENTRY_T0_init [1315] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 4196#L209_T0_init [1327] L209_T0_init-->L210_T0_init: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 4209#L210_T0_init [1478] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_37 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_37}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4030#L211_T0_init [1193] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4031#L212_T0_init [1273] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4141#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4111#L214_T0_init [1254] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4112#L215_T0_init [1533] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 3984#L216_T0_init [1160] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 3985#L217_T0_init [1472] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4142#L218_T0_init [1274] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4143#L219_T0_init [1287] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4163#L220_T0_init [1608] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4170#L221_T0_init [1292] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 3799#L222_T0_init [1061] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 3778#L223_T0_init [1051] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 3779#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 3878#L225_T0_init [1097] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3776#L226_T0_init [1050] L226_T0_init-->L227_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 3777#L227_T0_init [1365] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4003#L228_T0_init [1173] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4004#L229_T0_init [1434] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 3769#L230_T0_init [1046] L230_T0_init-->L231_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 3770#L231_T0_init [1074] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 3826#L232_T0_init [1131] L232_T0_init-->L233_T0_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_4 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 3935#L233_T0_init [1571] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 3879#L234_T0_init [1098] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 3855#L235_T0_init [1087] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 3856#L236_T0_init [1549] L236_T0_init-->L237_T0_init: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 4127#L237_T0_init [1262] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 4014#L238_T0_init [1182] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_12) (<= v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 4015#L239_T0_init [1451] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 4090#L240_T0_init [1234] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 3806#L241_T0_init [1064] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 3807#L242_T0_init [1538] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 4313#L243_T0_init [1573] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 4217#L244_T0_init [1336] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 4218#L245_T0_init [1547] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 4216#L246_T0_init [1335] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 3994#L247_T0_init [1167] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 3995#L248_T0_init [1495] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 4297#L249_T0_init [1599] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_27 0)  InVars {}  OutVars{meta.period=v_meta.period_27}  AuxVars[]  AssignedVars[meta.period] 4066#L250_T0_init [1219] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 4067#L251_T0_init [1344] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 4168#L252_T0_init [1291] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 4169#L253_T0_init [1320] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 4128#L254_T0_init [1264] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 3747#L255_T0_init [1039] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 3748#L256_T0_init [1271] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 4135#havocProcedureFINAL_T0_init [1539] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4036#havocProcedureEXIT_T0_init >[1754] havocProcedureEXIT_T0_init-->L333-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4037#L333-D65 [1267] L333-D65-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3866#L333_T0_init [1479] L333_T0_init-->L333_T0_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4290#L333_T0_init-D26 [1542] L333_T0_init-D26-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3817#_parser_packetParserENTRY_T0_init [1125] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3929#_parser_packetParserENTRY_T0_init-D59 [1523] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4072#startENTRY_T0_init [1222] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4073#L426_T0_init [1347] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 4224#L426-1_T0_init [1148] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4346#startEXIT_T0_init >[1685] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4345#_parser_packetParserFINAL-D83 [1235] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4344#_parser_packetParserFINAL_T0_init [1093] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4342#_parser_packetParserEXIT_T0_init >[1699] _parser_packetParserEXIT_T0_init-->L334-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4341#L334-D71 [1282] L334-D71-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4339#L334_T0_init [1196] L334_T0_init-->L334_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4340#L334_T0_init-D41 [1253] L334_T0_init-D41-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4343#verifyChecksumFINAL_T0_init [1109] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4338#verifyChecksumEXIT_T0_init >[1797] verifyChecksumEXIT_T0_init-->L335-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4337#L335-D74 [1198] L335-D74-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3860#L335_T0_init [1169] L335_T0_init-->L335_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4336#L335_T0_init-D38 [1126] L335_T0_init-D38-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4335#ingressENTRY_T0_init [1089] ingressENTRY_T0_init-->L275_T0_init: Formula: (not (= v_hdr.ethernet.etherType_21 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 4012#L275_T0_init [1181] L275_T0_init-->L276_T0_init: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 4013#L276_T0_init [1593] L276_T0_init-->L276-2_T0_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_23))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 4312#L276-2_T0_init [1534] L276-2_T0_init-->L298_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {meta.accepted=v_meta.accepted_16}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[] 3725#L298_T0_init [1090] L298_T0_init-->L298_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3861#L298_T0_init-D23 [1412] L298_T0_init-D23-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4265#l2_c_l2_forwarding.applyENTRY_T0_init [1613] l2_c_l2_forwarding.applyENTRY_T0_init-->L326_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_16))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 4318#L326_T0_init [1566] L326_T0_init-->L326-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_22 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 3724#L326-1_T0_init [1031] L326-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3726#l2_c_l2_forwarding.applyEXIT_T0_init >[1750] l2_c_l2_forwarding.applyEXIT_T0_init-->L297-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4154#L297-D110 [1281] L297-D110-->L297_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4155#L297_T0_init [1210] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4359#ingressEXIT_T0_init >[1686] ingressEXIT_T0_init-->L336-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4159#L336-D122 [1283] L336-D122-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3750#L336_T0_init [1076] L336_T0_init-->L336_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3829#L336_T0_init-D35 [1092] L336_T0_init-D35-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3864#egressFINAL_T0_init [1372] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3749#egressEXIT_T0_init >[1724] egressEXIT_T0_init-->L337-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3751#L337-D101 [1106] L337-D101-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3892#L337_T0_init [1255] L337_T0_init-->L337_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4113#L337_T0_init-D2 [1353] L337_T0_init-D2-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4059#createChecksumFINAL_T0_init [1212] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3897#createChecksumEXIT_T0_init >[1769] createChecksumEXIT_T0_init-->L338-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3898#L338-D86 [1251] L338-D86-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3931#L338_T0_init [1129] L338_T0_init-->L339-1_T0_init: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 3933#L339-1_T0_init [1615] L339-1_T0_init-->L343_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_30 1))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_30}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[_p4ltl_0] 4187#L343_T0_init [1306] L343_T0_init-->L344_T0_init: Formula: (= v__p4ltl_2_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 4029#L344_T0_init [1192] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_15 v_meta.period_35))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_15, meta.period=v_meta.period_35}  OutVars{_p4ltl_2=v__p4ltl_2_15, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_35}  AuxVars[]  AssignedVars[_p4ltl_1] 3945#L345_T0_init [1138] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_40 v_meta.secondary_27))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[_p4ltl_3] 3946#L346_T0_init [1139] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (< v_meta.period_36 v__p4ltl_2_16))) (or (and (not v__p4ltl_4_8) (not .cse0)) (and v__p4ltl_4_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36}  OutVars{_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 3947#L347_T0_init [1396] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_29))) (or (and (not v__p4ltl_5_8) .cse0) (and v__p4ltl_5_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, meta.primary=v_meta.primary_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 4255#L348_T0_init [1548] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_6] 4164#mainFINAL_T0_init [1288] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4165#mainEXIT_T0_init >[1742] mainEXIT_T0_init-->L354-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4107#L354-1-D104 [1248] L354-1-D104-->L354-1_accept_S2: Formula: (and v__p4ltl_0_9 v__p4ltl_4_9 v__p4ltl_3_9 v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 4096#L354-1_accept_S2 [1239] L354-1_accept_S2-->L354_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3740#L354_accept_S2 [1483] L354_accept_S2-->L354_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4268#L354_accept_S2-D45 [1419] L354_accept_S2-D45-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3731#mainENTRY_accept_S2 [1052] mainENTRY_accept_S2-->mainENTRY_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3774#mainENTRY_accept_S2-D6 [1049] mainENTRY_accept_S2-D6-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3775#havocProcedureENTRY_accept_S2 [1391] havocProcedureENTRY_accept_S2-->L209_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 4253#L209_accept_S2 [1480] L209_accept_S2-->L210_accept_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 3771#L210_accept_S2 [1047] L210_accept_S2-->L211_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 3772#L211_accept_S2 [1588] L211_accept_S2-->L212_accept_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4063#L212_accept_S2 [1215] L212_accept_S2-->L213_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4064#L213_accept_S2 [1441] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 3996#L214_accept_S2 [1168] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 3997#L215_accept_S2 [1557] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4146#L216_accept_S2 [1276] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4147#L217_accept_S2 [1491] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4245#L218_accept_S2 [1377] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4246#L219_accept_S2 [1606] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4108#L220_accept_S2 [1250] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4045#L221_accept_S2 [1202] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 3920#L222_accept_S2 [1121] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 3921#L223_accept_S2 [1602] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4058#L224_accept_S2 [1211] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 3922#L225_accept_S2 [1122] L225_accept_S2-->L226_accept_S2: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3923#L226_accept_S2 [1464] L226_accept_S2-->L227_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 3885#L227_accept_S2 [1101] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 3730#L228_accept_S2 [1033] L228_accept_S2-->L229_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 3732#L229_accept_S2 [1054] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 3783#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 4148#L231_accept_S2 [1277] L231_accept_S2-->L232_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 3869#L232_accept_S2 [1095] L232_accept_S2-->L233_accept_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 3870#L233_accept_S2 [1358] L233_accept_S2-->L234_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 3990#L234_accept_S2 [1163] L234_accept_S2-->L235_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 3954#L235_accept_S2 [1143] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 3955#L236_accept_S2 [1589] L236_accept_S2-->L237_accept_S2: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 4006#L237_accept_S2 [1178] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 3943#L238_accept_S2 [1137] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 3944#L239_accept_S2 [1326] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 4206#L240_accept_S2 [1330] L240_accept_S2-->L241_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 4210#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 4105#L242_accept_S2 [1246] L242_accept_S2-->L243_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 4101#L243_accept_S2 [1244] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 4102#L244_accept_S2 [1354] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 4230#L245_accept_S2 [1398] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 4204#L246_accept_S2 [1324] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 4205#L247_accept_S2 [1493] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 4117#L248_accept_S2 [1257] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 4118#L249_accept_S2 [1614] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 4307#L250_accept_S2 [1521] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 4070#L251_accept_S2 [1221] L251_accept_S2-->L252_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 4071#L252_accept_S2 [1340] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 4220#L253_accept_S2 [1403] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 4150#L254_accept_S2 [1279] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 4151#L255_accept_S2 [1290] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 4167#L256_accept_S2 [1520] L256_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 4233#havocProcedureFINAL_accept_S2 [1359] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4171#havocProcedureEXIT_accept_S2 >[1662] havocProcedureEXIT_accept_S2-->L333-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4172#L333-D66 [1446] L333-D66-->L333_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3876#L333_accept_S2 [1370] L333_accept_S2-->L333_accept_S2-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3899#L333_accept_S2-D27 [1108] L333_accept_S2-D27-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3781#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4293#_parser_packetParserENTRY_accept_S2-D60 [1504] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3780#startENTRY_accept_S2 [1053] startENTRY_accept_S2-->L426_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3782#L426_accept_S2 [1228] L426_accept_S2-->L426-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 4085#L426-1_accept_S2 [1610] L426-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4001#startEXIT_accept_S2 >[1721] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4002#_parser_packetParserFINAL-D84 [1484] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4281#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3875#_parser_packetParserEXIT_accept_S2 >[1704] _parser_packetParserEXIT_accept_S2-->L334-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3877#L334-D72 [1304] L334-D72-->L334_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3937#L334_accept_S2 [1423] L334_accept_S2-->L334_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3965#L334_accept_S2-D42 [1149] L334_accept_S2-D42-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3936#verifyChecksumFINAL_accept_S2 [1132] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3938#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L335-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4019#L335-D75 [1393] L335-D75-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3745#L335_accept_S2 [1038] L335_accept_S2-->L335_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3746#L335_accept_S2-D39 [1418] L335_accept_S2-D39-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4237#ingressENTRY_accept_S2 [1364] ingressENTRY_accept_S2-->L275_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 4166#L275_accept_S2 [1289] L275_accept_S2-->L276_accept_S2: Formula: (= v_meta.accepted_20 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 3998#L276_accept_S2 [1171] L276_accept_S2-->L276-2_accept_S2: Formula: (not (= 56577 v_hdr.ethernet.etherType_25))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 3999#L276-2_accept_S2 [1385] L276-2_accept_S2-->L298_accept_S2: Formula: (= v_meta.accepted_25 1)  InVars {meta.accepted=v_meta.accepted_25}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[] 3890#L298_accept_S2 [1517] L298_accept_S2-->L298_accept_S2-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4032#L298_accept_S2-D24 [1194] L298_accept_S2-D24-->l2_c_l2_forwarding.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4033#l2_c_l2_forwarding.applyENTRY_accept_S2 [1409] l2_c_l2_forwarding.applyENTRY_accept_S2-->L326_accept_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_20))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  AuxVars[]  AssignedVars[] 4086#L326_accept_S2 [1230] L326_accept_S2-->L326-1_accept_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_24 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[] 3891#L326-1_accept_S2 [1471] L326-1_accept_S2-->l2_c_l2_forwarding.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4238#l2_c_l2_forwarding.applyEXIT_accept_S2 >[1734] l2_c_l2_forwarding.applyEXIT_accept_S2-->L297-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3830#L297-D111 [1078] L297-D111-->L297_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3831#L297_accept_S2 [1404] L297_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4360#ingressEXIT_accept_S2 >[1760] ingressEXIT_accept_S2-->L336-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4260#L336-D123 [1432] L336-D123-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3762#L336_accept_S2 [1413] L336_accept_S2-->L336_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4190#L336_accept_S2-D36 [1311] L336_accept_S2-D36-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4025#egressFINAL_accept_S2 [1188] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3761#egressEXIT_accept_S2 >[1726] egressEXIT_accept_S2-->L337-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3763#L337-D102 [1110] L337-D102-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3905#L337_accept_S2 [1522] L337_accept_S2-->L337_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4308#L337_accept_S2-D3 [1569] L337_accept_S2-D3-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4121#createChecksumFINAL_accept_S2 [1258] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4122#createChecksumEXIT_accept_S2 >[1717] createChecksumEXIT_accept_S2-->L338-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4261#L338-D87 [1405] L338-D87-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4262#L338_accept_S2 [1463] L338_accept_S2-->L339-1_accept_S2: Formula: v_forward_27  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 4178#L339-1_accept_S2 [1332] L339-1_accept_S2-->L343_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 1))) (or (and v__p4ltl_0_8 .cse0) (and (not v__p4ltl_0_8) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 4213#L343_accept_S2 [1511] L343_accept_S2-->L344_accept_S2: Formula: (= v__p4ltl_2_14 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_14, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 4302#L344_accept_S2 [1502] L344_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_33))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_33}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_33}  AuxVars[]  AssignedVars[_p4ltl_1] 4193#L345_accept_S2 [1313] L345_accept_S2-->L346_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_41 v_meta.secondary_28))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and .cse0 v__p4ltl_3_7)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[_p4ltl_3] 4194#L346_accept_S2 [1554] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (< v_meta.period_31 v__p4ltl_2_8))) (or (and (not .cse0) (not v__p4ltl_4_6)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 3868#L347_accept_S2 [1094] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_26))) (or (and v__p4ltl_5_7 (not .cse0)) (and (not v__p4ltl_5_7) .cse0)))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, meta.primary=v_meta.primary_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 3739#L348_accept_S2 [1036] L348_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_6_8) (and (not v__p4ltl_6_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_6=v__p4ltl_6_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_6] 3741#mainFINAL_accept_S2 [1205] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4051#mainEXIT_accept_S2 >[1739] mainEXIT_accept_S2-->L354-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4223#L354-1-D105 [1345] L354-1-D105-->L354-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_12 v__p4ltl_5_12 v__p4ltl_3_10 (not v__p4ltl_0_10))  InVars {_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  OutVars{_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  AuxVars[]  AssignedVars[] 4061#L354-1_accept_S3 
[2023-01-16 04:13:32,845 INFO  L754   eck$LassoCheckResult]: Loop: 4061#L354-1_accept_S3 [1381] L354-1_accept_S3-->L354_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3854#L354_accept_S3 [1328] L354_accept_S3-->L354_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4211#L354_accept_S3-D43 [1341] L354_accept_S3-D43-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3743#mainENTRY_accept_S3 [1461] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4207#mainENTRY_accept_S3-D4 [1325] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4208#havocProcedureENTRY_accept_S3 [1568] havocProcedureENTRY_accept_S3-->L209_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 4298#L209_accept_S3 [1499] L209_accept_S3-->L210_accept_S3: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 4299#L210_accept_S3 [1564] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4317#L211_accept_S3 [1611] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4088#L212_accept_S3 [1231] L212_accept_S3-->L213_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4089#L213_accept_S3 [1428] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4276#L214_accept_S3 [1456] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 3981#L215_accept_S3 [1158] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 3982#L216_accept_S3 [1440] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4247#L217_accept_S3 [1378] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4248#L218_accept_S3 [1590] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 3909#L219_accept_S3 [1113] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 3910#L220_accept_S3 [1509] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4244#L221_accept_S3 [1376] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4139#L222_accept_S3 [1272] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4140#L223_accept_S3 [1295] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4179#L224_accept_S3 [1387] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 4251#L225_accept_S3 [1586] L225_accept_S3-->L226_accept_S3: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3742#L226_accept_S3 [1037] L226_accept_S3-->L227_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 3744#L227_accept_S3 [1458] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4191#L228_accept_S3 [1312] L228_accept_S3-->L229_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4192#L229_accept_S3 [1351] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 4229#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_32 65536) (<= 0 v_hdr.ethernet.etherType_32))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[] 4094#L231_accept_S3 [1238] L231_accept_S3-->L232_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 4095#L232_accept_S3 [1475] L232_accept_S3-->L233_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 3893#L233_accept_S3 [1105] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 3894#L234_accept_S3 [1366] L234_accept_S3-->L235_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 4239#L235_accept_S3 [1390] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 4254#L236_accept_S3 [1556] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 4054#L237_accept_S3 [1209] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 3764#L238_accept_S3 [1044] L238_accept_S3-->L239_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 3765#L239_accept_S3 [1476] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 3862#L240_accept_S3 [1091] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 3863#L241_accept_S3 [1551] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 4286#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 4214#L243_accept_S3 [1334] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 4215#L244_accept_S3 [1349] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 4227#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 4077#L246_accept_S3 [1225] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 4078#L247_accept_S3 [1572] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 4005#L248_accept_S3 [1174] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 3968#L249_accept_S3 [1150] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 3969#L250_accept_S3 [1394] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 4075#L251_accept_S3 [1223] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 4076#L252_accept_S3 [1410] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 3971#L253_accept_S3 [1153] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 3972#L254_accept_S3 [1338] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 4219#L255_accept_S3 [1416] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 4267#L256_accept_S3 [1421] L256_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 3991#havocProcedureFINAL_accept_S3 [1164] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3823#havocProcedureEXIT_accept_S3 >[1792] havocProcedureEXIT_accept_S3-->L333-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3824#L333-D64 [1134] L333-D64-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3940#L333_accept_S3 [1362] L333_accept_S3-->L333_accept_S3-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4236#L333_accept_S3-D25 [1425] L333_accept_S3-D25-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3804#_parser_packetParserENTRY_accept_S3 [1261] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3803#_parser_packetParserENTRY_accept_S3-D58 [1062] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3805#startENTRY_accept_S3 [1500] startENTRY_accept_S3-->L426_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4300#L426_accept_S3 [1515] L426_accept_S3-->L426-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 4303#L426-1_accept_S3 [1527] L426-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4309#startEXIT_accept_S3 >[1681] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3973#_parser_packetParserFINAL-D82 [1152] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3974#_parser_packetParserFINAL_accept_S3 [1530] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4235#_parser_packetParserEXIT_accept_S3 >[1617] _parser_packetParserEXIT_accept_S3-->L334-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4098#L334-D70 [1241] L334-D70-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4099#L334_accept_S3 [1426] L334_accept_S3-->L334_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4273#L334_accept_S3-D40 [1437] L334_accept_S3-D40-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4277#verifyChecksumFINAL_accept_S3 [1519] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4306#verifyChecksumEXIT_accept_S3 >[1720] verifyChecksumEXIT_accept_S3-->L335-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3853#L335-D73 [1086] L335-D73-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3728#L335_accept_S3 [1133] L335_accept_S3-->L335_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3939#L335_accept_S3-D37 [1342] L335_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4221#ingressENTRY_accept_S3 [1389] ingressENTRY_accept_S3-->L275_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 4201#L275_accept_S3 [1321] L275_accept_S3-->L276_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 3821#L276_accept_S3 [1072] L276_accept_S3-->L276-2_accept_S3: Formula: (not (= 56577 v_hdr.ethernet.etherType_27))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 3822#L276-2_accept_S3 [1506] L276-2_accept_S3-->L298_accept_S3: Formula: (= v_meta.accepted_23 1)  InVars {meta.accepted=v_meta.accepted_23}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[] 3752#L298_accept_S3 [1042] L298_accept_S3-->L298_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3753#L298_accept_S3-D22 [1447] L298_accept_S3-D22-->l2_c_l2_forwarding.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4280#l2_c_l2_forwarding.applyENTRY_accept_S3 [1553] l2_c_l2_forwarding.applyENTRY_accept_S3-->L326_accept_S3: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_18))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  AuxVars[]  AssignedVars[] 4007#L326_accept_S3 [1177] L326_accept_S3-->L326-1_accept_S3: Formula: (not (= v_l2_c_l2_forwarding.action_run_26 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  AuxVars[]  AssignedVars[] 3896#L326-1_accept_S3 [1578] L326-1_accept_S3-->l2_c_l2_forwarding.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3986#l2_c_l2_forwarding.applyEXIT_accept_S3 >[1619] l2_c_l2_forwarding.applyEXIT_accept_S3-->L297-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3987#L297-D109 [1397] L297-D109-->L297_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3727#L297_accept_S3 [1032] L297_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3729#ingressEXIT_accept_S3 >[1759] ingressEXIT_accept_S3-->L336-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4264#L336-D121 [1501] L336-D121-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4039#L336_accept_S3 [1375] L336_accept_S3-->L336_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4038#L336_accept_S3-D34 [1197] L336_accept_S3-D34-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4040#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4292#egressEXIT_accept_S3 >[1745] egressEXIT_accept_S3-->L337-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4250#L337-D100 [1383] L337-D100-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3795#L337_accept_S3 [1162] L337_accept_S3-->L337_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3989#L337_accept_S3-D1 [1445] L337_accept_S3-D1-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3794#createChecksumFINAL_accept_S3 [1057] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3796#createChecksumEXIT_accept_S3 >[1659] createChecksumEXIT_accept_S3-->L338-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4106#L338-D85 [1545] L338-D85-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4185#L338_accept_S3 [1303] L338_accept_S3-->L339-1_accept_S3: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 4109#L339-1_accept_S3 [1249] L339-1_accept_S3-->L343_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 1))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 4110#L343_accept_S3 [1487] L343_accept_S3-->L344_accept_S3: Formula: (= v__p4ltl_2_13 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_13, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 4010#L344_accept_S3 [1180] L344_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_11 v_meta.period_34))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_11, meta.period=v_meta.period_34}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_34}  AuxVars[]  AssignedVars[_p4ltl_1] 4011#L345_accept_S3 [1317] L345_accept_S3-->L346_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 4068#L346_accept_S3 [1220] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (< v_meta.period_32 v__p4ltl_2_9))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 4069#L347_accept_S3 [1337] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_24 v_meta.secondary_25))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_24, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, meta.primary=v_meta.primary_24, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 3988#L348_accept_S3 [1161] L348_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_6] 3979#mainFINAL_accept_S3 [1157] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3980#mainEXIT_accept_S3 >[1796] mainEXIT_accept_S3-->L354-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4060#L354-1-D103 [1213] L354-1-D103-->L354-1_accept_S3: Formula: (and v__p4ltl_6_11 v__p4ltl_5_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  AuxVars[]  AssignedVars[] 4061#L354-1_accept_S3 
[2023-01-16 04:13:32,846 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:13:32,846 INFO  L85        PathProgramCache]: Analyzing trace with hash -472439923, now seen corresponding path program 1 times
[2023-01-16 04:13:32,847 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:13:32,847 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [448829882]
[2023-01-16 04:13:32,847 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:13:32,847 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:13:32,863 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:32,925 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:13:32,950 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:32,990 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:32,996 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:33,005 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:13:33,007 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:33,013 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:33,015 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:33,016 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:13:33,018 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:33,026 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:13:33,028 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:33,049 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 04:13:33,051 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:33,054 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 04:13:33,056 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:33,058 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 93
[2023-01-16 04:13:33,060 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:33,062 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 04:13:33,078 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:33,093 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:33,102 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:33,108 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:13:33,111 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:33,113 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:33,114 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:33,116 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:13:33,118 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:33,120 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:13:33,123 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:33,128 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 04:13:33,130 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:33,134 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 04:13:33,135 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:33,137 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 93
[2023-01-16 04:13:33,137 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:33,139 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:13:33,139 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:13:33,139 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [448829882]
[2023-01-16 04:13:33,140 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [448829882] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:13:33,140 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:13:33,140 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10
[2023-01-16 04:13:33,140 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [44988281]
[2023-01-16 04:13:33,140 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:13:33,140 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:13:33,141 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:13:33,141 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-01-16 04:13:33,141 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=32, Invalid=58, Unknown=0, NotChecked=0, Total=90
[2023-01-16 04:13:33,141 INFO  L87              Difference]: Start difference. First operand 637 states and 680 transitions. cyclomatic complexity: 45 Second operand  has 10 states, 10 states have (on average 18.6) internal successors, (186), 4 states have internal predecessors, (186), 4 states have call successors, (19), 7 states have call predecessors, (19), 4 states have return successors, (18), 4 states have call predecessors, (18), 4 states have call successors, (18)
[2023-01-16 04:13:34,472 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:13:34,472 INFO  L93              Difference]: Finished difference Result 780 states and 835 transitions.
[2023-01-16 04:13:34,472 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 13 states. 
[2023-01-16 04:13:34,473 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 780 states and 835 transitions.
[2023-01-16 04:13:34,483 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 04:13:34,489 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 780 states to 780 states and 835 transitions.
[2023-01-16 04:13:34,489 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 518
[2023-01-16 04:13:34,490 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 518
[2023-01-16 04:13:34,490 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 780 states and 835 transitions.
[2023-01-16 04:13:34,492 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:13:34,492 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 780 states and 835 transitions.
[2023-01-16 04:13:34,492 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 780 states and 835 transitions.
[2023-01-16 04:13:34,503 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 780 to 694.
[2023-01-16 04:13:34,504 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 694 states, 534 states have (on average 1.0805243445692885) internal successors, (577), 540 states have internal predecessors, (577), 73 states have call successors, (73), 73 states have call predecessors, (73), 87 states have return successors, (87), 81 states have call predecessors, (87), 72 states have call successors, (87)
[2023-01-16 04:13:34,506 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 694 states to 694 states and 737 transitions.
[2023-01-16 04:13:34,506 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 694 states and 737 transitions.
[2023-01-16 04:13:34,506 INFO  L399   stractBuchiCegarLoop]: Abstraction has 694 states and 737 transitions.
[2023-01-16 04:13:34,507 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 4 ============
[2023-01-16 04:13:34,507 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 694 states and 737 transitions.
[2023-01-16 04:13:34,509 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:13:34,509 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:13:34,509 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:13:34,511 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:13:34,511 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:13:34,514 INFO  L752   eck$LassoCheckResult]: Stem: 5639#ULTIMATE.startENTRY_NONWA [1127] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5638#L354-1_T0_init [1055] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5588#L354_T0_init [1380] L354_T0_init-->L354_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5587#L354_T0_init-D44 [1034] L354_T0_init-D44-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5589#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6191#mainENTRY_T0_init-D5 [1570] mainENTRY_T0_init-D5-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6055#havocProcedureENTRY_T0_init [1315] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 6056#L209_T0_init [1327] L209_T0_init-->L210_T0_init: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 6070#L210_T0_init [1478] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_37 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_37}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 5884#L211_T0_init [1193] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 5885#L212_T0_init [1273] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 6001#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 5970#L214_T0_init [1254] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5971#L215_T0_init [1533] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 5838#L216_T0_init [1160] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 5839#L217_T0_init [1472] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6002#L218_T0_init [1274] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6003#L219_T0_init [1287] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 6023#L220_T0_init [1608] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 6030#L221_T0_init [1292] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5653#L222_T0_init [1061] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 5632#L223_T0_init [1051] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5633#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 5733#L225_T0_init [1097] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5630#L226_T0_init [1050] L226_T0_init-->L227_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 5631#L227_T0_init [1365] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 5857#L228_T0_init [1173] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 5858#L229_T0_init [1434] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 5623#L230_T0_init [1046] L230_T0_init-->L231_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 5624#L231_T0_init [1074] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 5680#L232_T0_init [1131] L232_T0_init-->L233_T0_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_4 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 5789#L233_T0_init [1571] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 5734#L234_T0_init [1098] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 5710#L235_T0_init [1087] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 5711#L236_T0_init [1549] L236_T0_init-->L237_T0_init: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 5987#L237_T0_init [1262] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 5868#L238_T0_init [1182] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_12) (<= v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 5869#L239_T0_init [1451] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 5946#L240_T0_init [1234] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 5660#L241_T0_init [1064] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 5661#L242_T0_init [1538] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 6183#L243_T0_init [1573] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 6078#L244_T0_init [1336] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 6079#L245_T0_init [1547] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 6077#L246_T0_init [1335] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 5848#L247_T0_init [1167] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 5849#L248_T0_init [1495] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 6165#L249_T0_init [1599] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_27 0)  InVars {}  OutVars{meta.period=v_meta.period_27}  AuxVars[]  AssignedVars[meta.period] 5921#L250_T0_init [1219] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 5922#L251_T0_init [1344] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 6028#L252_T0_init [1291] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 6029#L253_T0_init [1320] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 5988#L254_T0_init [1264] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 5601#L255_T0_init [1039] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 5602#L256_T0_init [1271] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 5995#havocProcedureFINAL_T0_init [1539] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5890#havocProcedureEXIT_T0_init >[1754] havocProcedureEXIT_T0_init-->L333-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5891#L333-D65 [1267] L333-D65-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5721#L333_T0_init [1479] L333_T0_init-->L333_T0_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6158#L333_T0_init-D26 [1542] L333_T0_init-D26-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5671#_parser_packetParserENTRY_T0_init [1125] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5783#_parser_packetParserENTRY_T0_init-D59 [1523] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5927#startENTRY_T0_init [1222] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5928#L426_T0_init [1347] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 6085#L426-1_T0_init [1148] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6231#startEXIT_T0_init >[1685] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6230#_parser_packetParserFINAL-D83 [1235] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6229#_parser_packetParserFINAL_T0_init [1093] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6227#_parser_packetParserEXIT_T0_init >[1699] _parser_packetParserEXIT_T0_init-->L334-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6226#L334-D71 [1282] L334-D71-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6224#L334_T0_init [1196] L334_T0_init-->L334_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6225#L334_T0_init-D41 [1253] L334_T0_init-D41-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6228#verifyChecksumFINAL_T0_init [1109] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6223#verifyChecksumEXIT_T0_init >[1797] verifyChecksumEXIT_T0_init-->L335-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6222#L335-D74 [1198] L335-D74-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5715#L335_T0_init [1169] L335_T0_init-->L335_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6221#L335_T0_init-D38 [1126] L335_T0_init-D38-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6220#ingressENTRY_T0_init [1089] ingressENTRY_T0_init-->L275_T0_init: Formula: (not (= v_hdr.ethernet.etherType_21 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 5866#L275_T0_init [1181] L275_T0_init-->L276_T0_init: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 5867#L276_T0_init [1593] L276_T0_init-->L276-2_T0_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_23))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 6182#L276-2_T0_init [1534] L276-2_T0_init-->L298_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {meta.accepted=v_meta.accepted_16}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[] 5579#L298_T0_init [1090] L298_T0_init-->L298_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5716#L298_T0_init-D23 [1412] L298_T0_init-D23-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6130#l2_c_l2_forwarding.applyENTRY_T0_init [1613] l2_c_l2_forwarding.applyENTRY_T0_init-->L326_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_16))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 6189#L326_T0_init [1566] L326_T0_init-->L326-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_22 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 6118#L326-1_T0_init [1031] L326-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6271#l2_c_l2_forwarding.applyEXIT_T0_init >[1750] l2_c_l2_forwarding.applyEXIT_T0_init-->L297-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6270#L297-D110 [1281] L297-D110-->L297_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6269#L297_T0_init [1210] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6268#ingressEXIT_T0_init >[1686] ingressEXIT_T0_init-->L336-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6267#L336-D122 [1283] L336-D122-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5604#L336_T0_init [1076] L336_T0_init-->L336_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5683#L336_T0_init-D35 [1092] L336_T0_init-D35-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5719#egressFINAL_T0_init [1372] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5603#egressEXIT_T0_init >[1724] egressEXIT_T0_init-->L337-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5605#L337-D101 [1106] L337-D101-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5747#L337_T0_init [1255] L337_T0_init-->L337_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5972#L337_T0_init-D2 [1353] L337_T0_init-D2-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5914#createChecksumFINAL_T0_init [1212] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5752#createChecksumEXIT_T0_init >[1769] createChecksumEXIT_T0_init-->L338-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5753#L338-D86 [1251] L338-D86-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5785#L338_T0_init [1128] L338_T0_init-->L340_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 5786#L340_T0_init [1207] L340_T0_init-->L339-1_T0_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 5906#L339-1_T0_init [1615] L339-1_T0_init-->L343_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_30 1))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_30}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[_p4ltl_0] 6047#L343_T0_init [1306] L343_T0_init-->L344_T0_init: Formula: (= v__p4ltl_2_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 5883#L344_T0_init [1192] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_15 v_meta.period_35))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_15, meta.period=v_meta.period_35}  OutVars{_p4ltl_2=v__p4ltl_2_15, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_35}  AuxVars[]  AssignedVars[_p4ltl_1] 5799#L345_T0_init [1138] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_40 v_meta.secondary_27))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[_p4ltl_3] 5800#L346_T0_init [1139] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (< v_meta.period_36 v__p4ltl_2_16))) (or (and (not v__p4ltl_4_8) (not .cse0)) (and v__p4ltl_4_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36}  OutVars{_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 5801#L347_T0_init [1396] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_29))) (or (and (not v__p4ltl_5_8) .cse0) (and v__p4ltl_5_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, meta.primary=v_meta.primary_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 6117#L348_T0_init [1548] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_6] 6024#mainFINAL_T0_init [1288] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6025#mainEXIT_T0_init >[1742] mainEXIT_T0_init-->L354-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5964#L354-1-D104 [1248] L354-1-D104-->L354-1_accept_S2: Formula: (and v__p4ltl_0_9 v__p4ltl_4_9 v__p4ltl_3_9 v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 5953#L354-1_accept_S2 [1239] L354-1_accept_S2-->L354_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5594#L354_accept_S2 [1483] L354_accept_S2-->L354_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6133#L354_accept_S2-D45 [1419] L354_accept_S2-D45-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5585#mainENTRY_accept_S2 [1052] mainENTRY_accept_S2-->mainENTRY_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5628#mainENTRY_accept_S2-D6 [1049] mainENTRY_accept_S2-D6-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5629#havocProcedureENTRY_accept_S2 [1391] havocProcedureENTRY_accept_S2-->L209_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 6115#L209_accept_S2 [1480] L209_accept_S2-->L210_accept_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 5625#L210_accept_S2 [1047] L210_accept_S2-->L211_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 5626#L211_accept_S2 [1588] L211_accept_S2-->L212_accept_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 5918#L212_accept_S2 [1215] L212_accept_S2-->L213_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 5919#L213_accept_S2 [1441] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 5850#L214_accept_S2 [1168] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5851#L215_accept_S2 [1557] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 6006#L216_accept_S2 [1276] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 6007#L217_accept_S2 [1491] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6108#L218_accept_S2 [1377] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6109#L219_accept_S2 [1606] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 5965#L220_accept_S2 [1250] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5899#L221_accept_S2 [1202] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5775#L222_accept_S2 [1121] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 5776#L223_accept_S2 [1602] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5913#L224_accept_S2 [1211] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 5777#L225_accept_S2 [1122] L225_accept_S2-->L226_accept_S2: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5778#L226_accept_S2 [1464] L226_accept_S2-->L227_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 5740#L227_accept_S2 [1101] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 5584#L228_accept_S2 [1033] L228_accept_S2-->L229_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 5586#L229_accept_S2 [1054] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 5637#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 6008#L231_accept_S2 [1277] L231_accept_S2-->L232_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 5724#L232_accept_S2 [1095] L232_accept_S2-->L233_accept_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 5725#L233_accept_S2 [1358] L233_accept_S2-->L234_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 5844#L234_accept_S2 [1163] L234_accept_S2-->L235_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 5808#L235_accept_S2 [1143] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 5809#L236_accept_S2 [1589] L236_accept_S2-->L237_accept_S2: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 5860#L237_accept_S2 [1178] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 5797#L238_accept_S2 [1137] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 5798#L239_accept_S2 [1326] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 6067#L240_accept_S2 [1330] L240_accept_S2-->L241_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 6071#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 5962#L242_accept_S2 [1246] L242_accept_S2-->L243_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 5958#L243_accept_S2 [1244] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 5959#L244_accept_S2 [1354] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 6091#L245_accept_S2 [1398] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 6065#L246_accept_S2 [1324] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 6066#L247_accept_S2 [1493] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 5976#L248_accept_S2 [1257] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 5977#L249_accept_S2 [1614] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 6176#L250_accept_S2 [1521] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 5925#L251_accept_S2 [1221] L251_accept_S2-->L252_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 5926#L252_accept_S2 [1340] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 6081#L253_accept_S2 [1403] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 6010#L254_accept_S2 [1279] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 6011#L255_accept_S2 [1290] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 6027#L256_accept_S2 [1520] L256_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 6094#havocProcedureFINAL_accept_S2 [1359] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6031#havocProcedureEXIT_accept_S2 >[1662] havocProcedureEXIT_accept_S2-->L333-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6032#L333-D66 [1446] L333-D66-->L333_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5731#L333_accept_S2 [1370] L333_accept_S2-->L333_accept_S2-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5754#L333_accept_S2-D27 [1108] L333_accept_S2-D27-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5635#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6161#_parser_packetParserENTRY_accept_S2-D60 [1504] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5634#startENTRY_accept_S2 [1053] startENTRY_accept_S2-->L426_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5636#L426_accept_S2 [1228] L426_accept_S2-->L426-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 5940#L426-1_accept_S2 [1610] L426-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5855#startEXIT_accept_S2 >[1721] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5856#_parser_packetParserFINAL-D84 [1484] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6147#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5730#_parser_packetParserEXIT_accept_S2 >[1704] _parser_packetParserEXIT_accept_S2-->L334-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5732#L334-D72 [1304] L334-D72-->L334_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5791#L334_accept_S2 [1423] L334_accept_S2-->L334_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5819#L334_accept_S2-D42 [1149] L334_accept_S2-D42-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5790#verifyChecksumFINAL_accept_S2 [1132] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5792#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L335-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5873#L335-D75 [1393] L335-D75-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5599#L335_accept_S2 [1038] L335_accept_S2-->L335_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5600#L335_accept_S2-D39 [1418] L335_accept_S2-D39-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6098#ingressENTRY_accept_S2 [1364] ingressENTRY_accept_S2-->L275_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 6026#L275_accept_S2 [1289] L275_accept_S2-->L276_accept_S2: Formula: (= v_meta.accepted_20 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 5852#L276_accept_S2 [1171] L276_accept_S2-->L276-2_accept_S2: Formula: (not (= 56577 v_hdr.ethernet.etherType_25))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 5853#L276-2_accept_S2 [1385] L276-2_accept_S2-->L298_accept_S2: Formula: (= v_meta.accepted_25 1)  InVars {meta.accepted=v_meta.accepted_25}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[] 5745#L298_accept_S2 [1517] L298_accept_S2-->L298_accept_S2-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5886#L298_accept_S2-D24 [1194] L298_accept_S2-D24-->l2_c_l2_forwarding.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5887#l2_c_l2_forwarding.applyENTRY_accept_S2 [1409] l2_c_l2_forwarding.applyENTRY_accept_S2-->L326_accept_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_20))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  AuxVars[]  AssignedVars[] 5941#L326_accept_S2 [1230] L326_accept_S2-->L326-1_accept_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_24 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[] 5942#L326-1_accept_S2 [1471] L326-1_accept_S2-->l2_c_l2_forwarding.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6099#l2_c_l2_forwarding.applyEXIT_accept_S2 >[1734] l2_c_l2_forwarding.applyEXIT_accept_S2-->L297-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5684#L297-D111 [1078] L297-D111-->L297_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5685#L297_accept_S2 [1404] L297_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6122#ingressEXIT_accept_S2 >[1760] ingressEXIT_accept_S2-->L336-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6254#L336-D123 [1432] L336-D123-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5616#L336_accept_S2 [1413] L336_accept_S2-->L336_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6050#L336_accept_S2-D36 [1311] L336_accept_S2-D36-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5879#egressFINAL_accept_S2 [1188] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5615#egressEXIT_accept_S2 >[1726] egressEXIT_accept_S2-->L337-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5617#L337-D102 [1110] L337-D102-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5760#L337_accept_S2 [1522] L337_accept_S2-->L337_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6177#L337_accept_S2-D3 [1569] L337_accept_S2-D3-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6250#createChecksumFINAL_accept_S2 [1258] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6181#createChecksumEXIT_accept_S2 >[1717] createChecksumEXIT_accept_S2-->L338-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6125#L338-D87 [1405] L338-D87-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6126#L338_accept_S2 [1462] L338_accept_S2-->L340_accept_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 6037#L340_accept_S2 [1297] L340_accept_S2-->L339-1_accept_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 6038#L339-1_accept_S2 [1332] L339-1_accept_S2-->L343_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 1))) (or (and v__p4ltl_0_8 .cse0) (and (not v__p4ltl_0_8) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 6074#L343_accept_S2 [1511] L343_accept_S2-->L344_accept_S2: Formula: (= v__p4ltl_2_14 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_14, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 6171#L344_accept_S2 [1502] L344_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_33))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_33}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_33}  AuxVars[]  AssignedVars[_p4ltl_1] 6053#L345_accept_S2 [1313] L345_accept_S2-->L346_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_41 v_meta.secondary_28))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and .cse0 v__p4ltl_3_7)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[_p4ltl_3] 6054#L346_accept_S2 [1554] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (< v_meta.period_31 v__p4ltl_2_8))) (or (and (not .cse0) (not v__p4ltl_4_6)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 5723#L347_accept_S2 [1094] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_26))) (or (and v__p4ltl_5_7 (not .cse0)) (and (not v__p4ltl_5_7) .cse0)))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, meta.primary=v_meta.primary_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 5593#L348_accept_S2 [1036] L348_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_6_8) (and (not v__p4ltl_6_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_6=v__p4ltl_6_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_6] 5595#mainFINAL_accept_S2 [1205] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5905#mainEXIT_accept_S2 >[1739] mainEXIT_accept_S2-->L354-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6084#L354-1-D105 [1345] L354-1-D105-->L354-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_12 v__p4ltl_5_12 v__p4ltl_3_10 (not v__p4ltl_0_10))  InVars {_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  OutVars{_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  AuxVars[]  AssignedVars[] 5916#L354-1_accept_S3 
[2023-01-16 04:13:34,517 INFO  L754   eck$LassoCheckResult]: Loop: 5916#L354-1_accept_S3 [1381] L354-1_accept_S3-->L354_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5708#L354_accept_S3 [1328] L354_accept_S3-->L354_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6072#L354_accept_S3-D43 [1341] L354_accept_S3-D43-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5597#mainENTRY_accept_S3 [1461] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6068#mainENTRY_accept_S3-D4 [1325] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6069#havocProcedureENTRY_accept_S3 [1568] havocProcedureENTRY_accept_S3-->L209_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 6166#L209_accept_S3 [1499] L209_accept_S3-->L210_accept_S3: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 6167#L210_accept_S3 [1564] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 6188#L211_accept_S3 [1611] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 5944#L212_accept_S3 [1231] L212_accept_S3-->L213_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 5945#L213_accept_S3 [1428] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6141#L214_accept_S3 [1456] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5835#L215_accept_S3 [1158] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 5836#L216_accept_S3 [1440] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 6110#L217_accept_S3 [1378] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6111#L218_accept_S3 [1590] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 5764#L219_accept_S3 [1113] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 5765#L220_accept_S3 [1509] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 6107#L221_accept_S3 [1376] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5999#L222_accept_S3 [1272] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 6000#L223_accept_S3 [1295] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 6039#L224_accept_S3 [1387] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 6114#L225_accept_S3 [1586] L225_accept_S3-->L226_accept_S3: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5596#L226_accept_S3 [1037] L226_accept_S3-->L227_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 5598#L227_accept_S3 [1458] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 6051#L228_accept_S3 [1312] L228_accept_S3-->L229_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 6052#L229_accept_S3 [1351] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 6090#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_32 65536) (<= 0 v_hdr.ethernet.etherType_32))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[] 5951#L231_accept_S3 [1238] L231_accept_S3-->L232_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 5952#L232_accept_S3 [1475] L232_accept_S3-->L233_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 5748#L233_accept_S3 [1105] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 5749#L234_accept_S3 [1366] L234_accept_S3-->L235_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 6100#L235_accept_S3 [1390] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 6116#L236_accept_S3 [1556] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 5909#L237_accept_S3 [1209] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 5618#L238_accept_S3 [1044] L238_accept_S3-->L239_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 5619#L239_accept_S3 [1476] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 5717#L240_accept_S3 [1091] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 5718#L241_accept_S3 [1551] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 6154#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 6075#L243_accept_S3 [1334] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 6076#L244_accept_S3 [1349] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 6088#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 5932#L246_accept_S3 [1225] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 5933#L247_accept_S3 [1572] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 5859#L248_accept_S3 [1174] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 5822#L249_accept_S3 [1150] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 5823#L250_accept_S3 [1394] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 5930#L251_accept_S3 [1223] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 5931#L252_accept_S3 [1410] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 5825#L253_accept_S3 [1153] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 5826#L254_accept_S3 [1338] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 6080#L255_accept_S3 [1416] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 6132#L256_accept_S3 [1421] L256_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 5845#havocProcedureFINAL_accept_S3 [1164] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5677#havocProcedureEXIT_accept_S3 >[1792] havocProcedureEXIT_accept_S3-->L333-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5678#L333-D64 [1134] L333-D64-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5794#L333_accept_S3 [1362] L333_accept_S3-->L333_accept_S3-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6097#L333_accept_S3-D25 [1425] L333_accept_S3-D25-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5658#_parser_packetParserENTRY_accept_S3 [1261] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5657#_parser_packetParserENTRY_accept_S3-D58 [1062] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5659#startENTRY_accept_S3 [1500] startENTRY_accept_S3-->L426_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6168#L426_accept_S3 [1515] L426_accept_S3-->L426-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 6172#L426-1_accept_S3 [1527] L426-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6219#startEXIT_accept_S3 >[1681] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6218#_parser_packetParserFINAL-D82 [1152] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6217#_parser_packetParserFINAL_accept_S3 [1530] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6215#_parser_packetParserEXIT_accept_S3 >[1617] _parser_packetParserEXIT_accept_S3-->L334-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6214#L334-D70 [1241] L334-D70-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6212#L334_accept_S3 [1426] L334_accept_S3-->L334_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6213#L334_accept_S3-D40 [1437] L334_accept_S3-D40-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6216#verifyChecksumFINAL_accept_S3 [1519] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6211#verifyChecksumEXIT_accept_S3 >[1720] verifyChecksumEXIT_accept_S3-->L335-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6210#L335-D73 [1086] L335-D73-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5582#L335_accept_S3 [1133] L335_accept_S3-->L335_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6209#L335_accept_S3-D37 [1342] L335_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6208#ingressENTRY_accept_S3 [1389] ingressENTRY_accept_S3-->L275_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 6062#L275_accept_S3 [1321] L275_accept_S3-->L276_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 5675#L276_accept_S3 [1072] L276_accept_S3-->L276-2_accept_S3: Formula: (not (= 56577 v_hdr.ethernet.etherType_27))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 5676#L276-2_accept_S3 [1506] L276-2_accept_S3-->L298_accept_S3: Formula: (= v_meta.accepted_23 1)  InVars {meta.accepted=v_meta.accepted_23}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[] 5606#L298_accept_S3 [1042] L298_accept_S3-->L298_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5607#L298_accept_S3-D22 [1447] L298_accept_S3-D22-->l2_c_l2_forwarding.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6146#l2_c_l2_forwarding.applyENTRY_accept_S3 [1553] l2_c_l2_forwarding.applyENTRY_accept_S3-->L326_accept_S3: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_18))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  AuxVars[]  AssignedVars[] 5861#L326_accept_S3 [1177] L326_accept_S3-->L326-1_accept_S3: Formula: (not (= v_l2_c_l2_forwarding.action_run_26 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  AuxVars[]  AssignedVars[] 5788#L326-1_accept_S3 [1578] L326-1_accept_S3-->l2_c_l2_forwarding.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5840#l2_c_l2_forwarding.applyEXIT_accept_S3 >[1619] l2_c_l2_forwarding.applyEXIT_accept_S3-->L297-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5841#L297-D109 [1397] L297-D109-->L297_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5581#L297_accept_S3 [1032] L297_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5583#ingressEXIT_accept_S3 >[1759] ingressEXIT_accept_S3-->L336-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6129#L336-D121 [1501] L336-D121-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6239#L336_accept_S3 [1375] L336_accept_S3-->L336_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6240#L336_accept_S3-D34 [1197] L336_accept_S3-D34-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6241#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6238#egressEXIT_accept_S3 >[1745] egressEXIT_accept_S3-->L337-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6237#L337-D100 [1383] L337-D100-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6234#L337_accept_S3 [1162] L337_accept_S3-->L337_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6235#L337_accept_S3-D1 [1445] L337_accept_S3-D1-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6236#createChecksumFINAL_accept_S3 [1057] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6233#createChecksumEXIT_accept_S3 >[1659] createChecksumEXIT_accept_S3-->L338-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6232#L338-D85 [1545] L338-D85-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6045#L338_accept_S3 [1302] L338_accept_S3-->L340_accept_S3: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 6046#L340_accept_S3 [1384] L340_accept_S3-->L339-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 5966#L339-1_accept_S3 [1249] L339-1_accept_S3-->L343_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 1))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 5967#L343_accept_S3 [1487] L343_accept_S3-->L344_accept_S3: Formula: (= v__p4ltl_2_13 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_13, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 5864#L344_accept_S3 [1180] L344_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_11 v_meta.period_34))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_11, meta.period=v_meta.period_34}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_34}  AuxVars[]  AssignedVars[_p4ltl_1] 5865#L345_accept_S3 [1317] L345_accept_S3-->L346_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 5923#L346_accept_S3 [1220] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (< v_meta.period_32 v__p4ltl_2_9))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 5924#L347_accept_S3 [1337] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_24 v_meta.secondary_25))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_24, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, meta.primary=v_meta.primary_24, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 5842#L348_accept_S3 [1161] L348_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_6] 5833#mainFINAL_accept_S3 [1157] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5834#mainEXIT_accept_S3 >[1796] mainEXIT_accept_S3-->L354-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5915#L354-1-D103 [1213] L354-1-D103-->L354-1_accept_S3: Formula: (and v__p4ltl_6_11 v__p4ltl_5_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  AuxVars[]  AssignedVars[] 5916#L354-1_accept_S3 
[2023-01-16 04:13:34,519 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:13:34,520 INFO  L85        PathProgramCache]: Analyzing trace with hash -545512409, now seen corresponding path program 1 times
[2023-01-16 04:13:34,520 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:13:34,520 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [22150431]
[2023-01-16 04:13:34,520 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:13:34,521 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:13:34,552 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,610 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:13:34,625 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,668 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:34,674 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,684 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:13:34,686 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,693 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:34,694 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,696 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:13:34,698 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,707 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:13:34,712 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,722 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 04:13:34,724 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,726 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 04:13:34,728 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,729 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 93
[2023-01-16 04:13:34,733 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,736 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 114
[2023-01-16 04:13:34,750 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,767 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:34,773 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,781 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:13:34,785 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,788 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:34,790 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,791 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:13:34,793 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,794 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:13:34,796 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,798 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 04:13:34,800 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,801 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 04:13:34,802 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,804 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 93
[2023-01-16 04:13:34,805 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:34,807 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:13:34,807 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:13:34,807 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [22150431]
[2023-01-16 04:13:34,807 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [22150431] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:13:34,807 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:13:34,808 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10
[2023-01-16 04:13:34,808 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [195676599]
[2023-01-16 04:13:34,808 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:13:34,808 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:13:34,809 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:13:34,809 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-01-16 04:13:34,809 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=27, Invalid=63, Unknown=0, NotChecked=0, Total=90
[2023-01-16 04:13:34,810 INFO  L87              Difference]: Start difference. First operand 694 states and 737 transitions. cyclomatic complexity: 45 Second operand  has 10 states, 10 states have (on average 18.8) internal successors, (188), 4 states have internal predecessors, (188), 3 states have call successors, (19), 7 states have call predecessors, (19), 3 states have return successors, (18), 4 states have call predecessors, (18), 3 states have call successors, (18)
[2023-01-16 04:13:36,204 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:13:36,205 INFO  L93              Difference]: Finished difference Result 927 states and 978 transitions.
[2023-01-16 04:13:36,205 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 15 states. 
[2023-01-16 04:13:36,206 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 927 states and 978 transitions.
[2023-01-16 04:13:36,216 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:13:36,220 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 927 states to 615 states and 650 transitions.
[2023-01-16 04:13:36,220 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 408
[2023-01-16 04:13:36,221 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 408
[2023-01-16 04:13:36,221 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 615 states and 650 transitions.
[2023-01-16 04:13:36,222 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:13:36,222 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 615 states and 650 transitions.
[2023-01-16 04:13:36,223 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 615 states and 650 transitions.
[2023-01-16 04:13:36,235 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 615 to 586.
[2023-01-16 04:13:36,236 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 586 states, 459 states have (on average 1.0740740740740742) internal successors, (493), 459 states have internal predecessors, (493), 61 states have call successors, (61), 61 states have call predecessors, (61), 66 states have return successors, (66), 66 states have call predecessors, (66), 60 states have call successors, (66)
[2023-01-16 04:13:36,238 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 586 states to 586 states and 620 transitions.
[2023-01-16 04:13:36,238 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 586 states and 620 transitions.
[2023-01-16 04:13:36,238 INFO  L399   stractBuchiCegarLoop]: Abstraction has 586 states and 620 transitions.
[2023-01-16 04:13:36,238 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 5 ============
[2023-01-16 04:13:36,239 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 586 states and 620 transitions.
[2023-01-16 04:13:36,241 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:13:36,241 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:13:36,241 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:13:36,243 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:13:36,243 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:13:36,246 INFO  L752   eck$LassoCheckResult]: Stem: 7697#ULTIMATE.startENTRY_NONWA [1127] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7696#L354-1_T0_init [1055] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7649#L354_T0_init [1380] L354_T0_init-->L354_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7648#L354_T0_init-D44 [1034] L354_T0_init-D44-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7650#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8177#mainENTRY_T0_init-D5 [1570] mainENTRY_T0_init-D5-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8066#havocProcedureENTRY_T0_init [1315] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 8067#L209_T0_init [1327] L209_T0_init-->L210_T0_init: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 8078#L210_T0_init [1478] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_37 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_37}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 7917#L211_T0_init [1193] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 7918#L212_T0_init [1273] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 8020#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 7994#L214_T0_init [1254] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 7995#L215_T0_init [1533] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 7876#L216_T0_init [1160] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 7877#L217_T0_init [1472] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 8021#L218_T0_init [1274] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 8022#L219_T0_init [1287] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 8037#L220_T0_init [1608] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8044#L221_T0_init [1292] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 7706#L222_T0_init [1061] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 7690#L223_T0_init [1051] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 7691#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 7776#L225_T0_init [1097] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7688#L226_T0_init [1050] L226_T0_init-->L227_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 7689#L227_T0_init [1365] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 7894#L228_T0_init [1173] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 7895#L229_T0_init [1434] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 7681#L230_T0_init [1046] L230_T0_init-->L231_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 7682#L231_T0_init [1074] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 7727#L232_T0_init [1131] L232_T0_init-->L233_T0_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_4 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 7827#L233_T0_init [1571] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 7777#L234_T0_init [1098] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 7754#L235_T0_init [1087] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 7755#L236_T0_init [1549] L236_T0_init-->L237_T0_init: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 8009#L237_T0_init [1262] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 7904#L238_T0_init [1182] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_12) (<= v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 7905#L239_T0_init [1451] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 7975#L240_T0_init [1234] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 7714#L241_T0_init [1064] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 7715#L242_T0_init [1538] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 8171#L243_T0_init [1573] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 8086#L244_T0_init [1336] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 8087#L245_T0_init [1547] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 8085#L246_T0_init [1335] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 7886#L247_T0_init [1167] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 7887#L248_T0_init [1495] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 8158#L249_T0_init [1599] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_27 0)  InVars {}  OutVars{meta.period=v_meta.period_27}  AuxVars[]  AssignedVars[meta.period] 7950#L250_T0_init [1219] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 7951#L251_T0_init [1344] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 8042#L252_T0_init [1291] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 8043#L253_T0_init [1320] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 8011#L254_T0_init [1264] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 7662#L255_T0_init [1039] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 7663#L256_T0_init [1271] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 8015#havocProcedureFINAL_T0_init [1539] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7921#havocProcedureEXIT_T0_init >[1754] havocProcedureEXIT_T0_init-->L333-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7922#L333-D65 [1267] L333-D65-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7764#L333_T0_init [1479] L333_T0_init-->L333_T0_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8152#L333_T0_init-D26 [1542] L333_T0_init-D26-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7820#_parser_packetParserENTRY_T0_init [1125] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7821#_parser_packetParserENTRY_T0_init-D59 [1523] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7956#startENTRY_T0_init [1222] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7957#L426_T0_init [1347] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 7855#L426-1_T0_init [1148] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7856#startEXIT_T0_init >[1685] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7965#_parser_packetParserFINAL-D83 [1235] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7763#_parser_packetParserFINAL_T0_init [1093] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7765#_parser_packetParserEXIT_T0_init >[1699] _parser_packetParserEXIT_T0_init-->L334-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8032#L334-D71 [1282] L334-D71-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7801#L334_T0_init [1196] L334_T0_init-->L334_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7920#L334_T0_init-D41 [1253] L334_T0_init-D41-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7800#verifyChecksumFINAL_T0_init [1109] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7802#verifyChecksumEXIT_T0_init >[1797] verifyChecksumEXIT_T0_init-->L335-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7804#L335-D74 [1198] L335-D74-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7757#L335_T0_init [1169] L335_T0_init-->L335_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7822#L335_T0_init-D38 [1126] L335_T0_init-D38-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7756#ingressENTRY_T0_init [1089] ingressENTRY_T0_init-->L275_T0_init: Formula: (not (= v_hdr.ethernet.etherType_21 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 7758#L275_T0_init [1181] L275_T0_init-->L276_T0_init: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 7903#L276_T0_init [1592] L276_T0_init-->L277_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 7750#L277_T0_init [1172] L277_T0_init-->L277_T0_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7891#L277_T0_init-D53 [1401] L277_T0_init-D53-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8098#protect_c_period.applyENTRY_T0_init [1356] protect_c_period.applyENTRY_T0_init-->L382_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 8099#L382_T0_init [1430] L382_T0_init-->L382-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 8127#L382-1_T0_init [1452] L382-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7807#protect_c_period.applyEXIT_T0_init >[1682] protect_c_period.applyEXIT_T0_init-->L277-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7808#L277-1-D116 [1537] L277-1-D116-->L277-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7652#L277-1_T0_init [1111] L277-1_T0_init-->L277-1_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7651#L277-1_T0_init-D11 [1035] L277-1_T0_init-D11-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7653#protect_c_port_config.applyENTRY_T0_init [1575] protect_c_port_config.applyENTRY_T0_init-->L394_T0_init: Formula: (not (= v_protect_c_port_config.action_run_22 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 8150#L394_T0_init [1474] L394_T0_init-->L394-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 7851#L394-1_T0_init [1498] L394-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7741#protect_c_port_config.applyEXIT_T0_init >[1784] protect_c_port_config.applyEXIT_T0_init-->L278-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7742#L278-D68 [1195] L278-D68-->L278_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7919#L278_T0_init [1546] L278_T0_init-->L280_T0_init: Formula: (= v_protect_c_accepted_22 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_22}  AuxVars[]  AssignedVars[protect_c_accepted] 7986#L280_T0_init [1245] L280_T0_init-->L281_T0_init: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 7987#L281_T0_init [1374] L281_T0_init-->L287_T0_init: Formula: (not (= v_meta.primary_16 v_standard_metadata.ingress_port_20))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 7852#L287_T0_init [1147] L287_T0_init-->L287-1_T0_init: Formula: (not (= v_standard_metadata.ingress_port_17 v_meta.secondary_17))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_17, meta.secondary=v_meta.secondary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_17, meta.secondary=v_meta.secondary_17}  AuxVars[]  AssignedVars[] 7854#L287-1_T0_init [1482] L287-1_T0_init-->L276-2_T0_init: Formula: (= v_protect_c_accepted_13 v_meta.accepted_15)  InVars {protect_c_accepted=v_protect_c_accepted_13}  OutVars{protect_c_accepted=v_protect_c_accepted_13, meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[meta.accepted] 8154#L276-2_T0_init [1535] L276-2_T0_init-->L297_T0_init: Formula: (not (= v_meta.accepted_17 1))  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 7942#L297_T0_init [1210] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7943#ingressEXIT_T0_init >[1686] ingressEXIT_T0_init-->L336-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8034#L336-D122 [1283] L336-D122-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7671#L336_T0_init [1076] L336_T0_init-->L336_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7732#L336_T0_init-D35 [1092] L336_T0_init-D35-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7762#egressFINAL_T0_init [1372] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7670#egressEXIT_T0_init >[1724] egressEXIT_T0_init-->L337-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7672#L337-D101 [1106] L337-D101-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7793#L337_T0_init [1255] L337_T0_init-->L337_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7996#L337_T0_init-D2 [1353] L337_T0_init-D2-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7945#createChecksumFINAL_T0_init [1212] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7795#createChecksumEXIT_T0_init >[1769] createChecksumEXIT_T0_init-->L338-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7796#L338-D86 [1251] L338-D86-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7823#L338_T0_init [1128] L338_T0_init-->L340_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 7824#L340_T0_init [1207] L340_T0_init-->L339-1_T0_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 7939#L339-1_T0_init [1615] L339-1_T0_init-->L343_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_30 1))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_30}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[_p4ltl_0] 8058#L343_T0_init [1306] L343_T0_init-->L344_T0_init: Formula: (= v__p4ltl_2_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 7914#L344_T0_init [1192] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_15 v_meta.period_35))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_15, meta.period=v_meta.period_35}  OutVars{_p4ltl_2=v__p4ltl_2_15, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_35}  AuxVars[]  AssignedVars[_p4ltl_1] 7837#L345_T0_init [1138] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_40 v_meta.secondary_27))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[_p4ltl_3] 7838#L346_T0_init [1139] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (< v_meta.period_36 v__p4ltl_2_16))) (or (and (not v__p4ltl_4_8) (not .cse0)) (and v__p4ltl_4_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36}  OutVars{_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 7839#L347_T0_init [1396] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_29))) (or (and (not v__p4ltl_5_8) .cse0) (and v__p4ltl_5_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, meta.primary=v_meta.primary_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 8120#L348_T0_init [1548] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_6] 8038#mainFINAL_T0_init [1288] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8039#mainEXIT_T0_init >[1742] mainEXIT_T0_init-->L354-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7990#L354-1-D104 [1248] L354-1-D104-->L354-1_accept_S2: Formula: (and v__p4ltl_0_9 v__p4ltl_4_9 v__p4ltl_3_9 v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 7980#L354-1_accept_S2 [1239] L354-1_accept_S2-->L354_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7655#L354_accept_S2 [1483] L354_accept_S2-->L354_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8132#L354_accept_S2-D45 [1419] L354_accept_S2-D45-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7646#mainENTRY_accept_S2 [1052] mainENTRY_accept_S2-->mainENTRY_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7686#mainENTRY_accept_S2-D6 [1049] mainENTRY_accept_S2-D6-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7687#havocProcedureENTRY_accept_S2 [1391] havocProcedureENTRY_accept_S2-->L209_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 8119#L209_accept_S2 [1480] L209_accept_S2-->L210_accept_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 7683#L210_accept_S2 [1047] L210_accept_S2-->L211_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 7684#L211_accept_S2 [1588] L211_accept_S2-->L212_accept_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 7948#L212_accept_S2 [1215] L212_accept_S2-->L213_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 7949#L213_accept_S2 [1441] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 7888#L214_accept_S2 [1168] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 7889#L215_accept_S2 [1557] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 8024#L216_accept_S2 [1276] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 8025#L217_accept_S2 [1491] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 8111#L218_accept_S2 [1377] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 8112#L219_accept_S2 [1606] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 7993#L220_accept_S2 [1250] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 7931#L221_accept_S2 [1202] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 7814#L222_accept_S2 [1121] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 7815#L223_accept_S2 [1602] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 7944#L224_accept_S2 [1211] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 7816#L225_accept_S2 [1122] L225_accept_S2-->L226_accept_S2: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7817#L226_accept_S2 [1464] L226_accept_S2-->L227_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 7783#L227_accept_S2 [1101] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 7645#L228_accept_S2 [1033] L228_accept_S2-->L229_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 7647#L229_accept_S2 [1054] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 7695#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 8026#L231_accept_S2 [1277] L231_accept_S2-->L232_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 7767#L232_accept_S2 [1095] L232_accept_S2-->L233_accept_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 7768#L233_accept_S2 [1358] L233_accept_S2-->L234_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 7882#L234_accept_S2 [1163] L234_accept_S2-->L235_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 7846#L235_accept_S2 [1143] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 7847#L236_accept_S2 [1589] L236_accept_S2-->L237_accept_S2: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 7899#L237_accept_S2 [1178] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 7835#L238_accept_S2 [1137] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 7836#L239_accept_S2 [1326] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 8077#L240_accept_S2 [1330] L240_accept_S2-->L241_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 8080#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 7988#L242_accept_S2 [1246] L242_accept_S2-->L243_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 7984#L243_accept_S2 [1244] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 7985#L244_accept_S2 [1354] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 8097#L245_accept_S2 [1398] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 8073#L246_accept_S2 [1324] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 8074#L247_accept_S2 [1493] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 8002#L248_accept_S2 [1257] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 8003#L249_accept_S2 [1614] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 8166#L250_accept_S2 [1521] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 7954#L251_accept_S2 [1221] L251_accept_S2-->L252_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 7955#L252_accept_S2 [1340] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 8089#L253_accept_S2 [1403] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 8027#L254_accept_S2 [1279] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 8028#L255_accept_S2 [1290] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 8041#L256_accept_S2 [1520] L256_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 8100#havocProcedureFINAL_accept_S2 [1359] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8045#havocProcedureEXIT_accept_S2 >[1662] havocProcedureEXIT_accept_S2-->L333-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8046#L333-D66 [1446] L333-D66-->L333_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7774#L333_accept_S2 [1370] L333_accept_S2-->L333_accept_S2-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7797#L333_accept_S2-D27 [1108] L333_accept_S2-D27-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7693#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8155#_parser_packetParserENTRY_accept_S2-D60 [1504] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7692#startENTRY_accept_S2 [1053] startENTRY_accept_S2-->L426_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7694#L426_accept_S2 [1228] L426_accept_S2-->L426-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 7969#L426-1_accept_S2 [1610] L426-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7892#startEXIT_accept_S2 >[1721] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7893#_parser_packetParserFINAL-D84 [1484] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8143#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7773#_parser_packetParserEXIT_accept_S2 >[1704] _parser_packetParserEXIT_accept_S2-->L334-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7775#L334-D72 [1304] L334-D72-->L334_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7829#L334_accept_S2 [1423] L334_accept_S2-->L334_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7857#L334_accept_S2-D42 [1149] L334_accept_S2-D42-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7828#verifyChecksumFINAL_accept_S2 [1132] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7830#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L335-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7909#L335-D75 [1393] L335-D75-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7660#L335_accept_S2 [1038] L335_accept_S2-->L335_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7661#L335_accept_S2-D39 [1418] L335_accept_S2-D39-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8105#ingressENTRY_accept_S2 [1364] ingressENTRY_accept_S2-->L275_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 8040#L275_accept_S2 [1289] L275_accept_S2-->L276_accept_S2: Formula: (= v_meta.accepted_20 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 7890#L276_accept_S2 [1170] L276_accept_S2-->L277_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 7841#L277_accept_S2 [1543] L277_accept_S2-->L277_accept_S2-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7869#L277_accept_S2-D54 [1155] L277_accept_S2-D54-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7840#protect_c_period.applyENTRY_accept_S2 [1141] protect_c_period.applyENTRY_accept_S2-->L382_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 7843#L382_accept_S2 [1436] L382_accept_S2-->L382-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 8047#L382-1_accept_S2 [1541] L382-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8107#protect_c_period.applyEXIT_accept_S2 >[1710] protect_c_period.applyEXIT_accept_S2-->L277-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7974#L277-1-D117 [1232] L277-1-D117-->L277-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7679#L277-1_accept_S2 [1077] L277-1_accept_S2-->L277-1_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7704#L277-1_accept_S2-D12 [1059] L277-1_accept_S2-D12-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7705#protect_c_port_config.applyENTRY_accept_S2 [1513] protect_c_port_config.applyENTRY_accept_S2-->L394_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 7736#L394_accept_S2 [1082] L394_accept_S2-->L394-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 7680#L394-1_accept_S2 [1242] L394-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7981#protect_c_port_config.applyEXIT_accept_S2 >[1775] protect_c_port_config.applyEXIT_accept_S2-->L278-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8146#L278-D69 [1457] L278-D69-->L278_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8147#L278_accept_S2 [1603] L278_accept_S2-->L280_accept_S2: Formula: (= v_protect_c_accepted_14 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 8173#L280_accept_S2 [1560] L280_accept_S2-->L281_accept_S2: Formula: (= v_protect_c_time_18 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 8174#L281_accept_S2 [1563] L281_accept_S2-->L287_accept_S2: Formula: (not (= v_meta.primary_20 v_standard_metadata.ingress_port_34))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 7912#L287_accept_S2 [1191] L287_accept_S2-->L287-1_accept_S2: Formula: (not (= v_standard_metadata.ingress_port_22 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 7859#L287-1_accept_S2 [1159] L287-1_accept_S2-->L276-2_accept_S2: Formula: (= v_protect_c_accepted_18 v_meta.accepted_19)  InVars {protect_c_accepted=v_protect_c_accepted_18}  OutVars{protect_c_accepted=v_protect_c_accepted_18, meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 7875#L276-2_accept_S2 [1386] L276-2_accept_S2-->L297_accept_S2: Formula: (not (= v_meta.accepted_26 1))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[] 7731#L297_accept_S2 [1404] L297_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8122#ingressEXIT_accept_S2 >[1760] ingressEXIT_accept_S2-->L336-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8205#L336-D123 [1432] L336-D123-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7674#L336_accept_S2 [1413] L336_accept_S2-->L336_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8060#L336_accept_S2-D36 [1311] L336_accept_S2-D36-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7910#egressFINAL_accept_S2 [1188] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7673#egressEXIT_accept_S2 >[1726] egressEXIT_accept_S2-->L337-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7675#L337-D102 [1110] L337-D102-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7803#L337_accept_S2 [1522] L337_accept_S2-->L337_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8167#L337_accept_S2-D3 [1569] L337_accept_S2-D3-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8000#createChecksumFINAL_accept_S2 [1258] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8001#createChecksumEXIT_accept_S2 >[1717] createChecksumEXIT_accept_S2-->L338-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8125#L338-D87 [1405] L338-D87-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8126#L338_accept_S2 [1462] L338_accept_S2-->L340_accept_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 8049#L340_accept_S2 [1297] L340_accept_S2-->L339-1_accept_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 8050#L339-1_accept_S2 [1332] L339-1_accept_S2-->L343_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 1))) (or (and v__p4ltl_0_8 .cse0) (and (not v__p4ltl_0_8) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 8082#L343_accept_S2 [1511] L343_accept_S2-->L344_accept_S2: Formula: (= v__p4ltl_2_14 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_14, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 8163#L344_accept_S2 [1502] L344_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_33))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_33}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_33}  AuxVars[]  AssignedVars[_p4ltl_1] 8063#L345_accept_S2 [1313] L345_accept_S2-->L346_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_41 v_meta.secondary_28))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and .cse0 v__p4ltl_3_7)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[_p4ltl_3] 8064#L346_accept_S2 [1554] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (< v_meta.period_31 v__p4ltl_2_8))) (or (and (not .cse0) (not v__p4ltl_4_6)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 7766#L347_accept_S2 [1094] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_26))) (or (and v__p4ltl_5_7 (not .cse0)) (and (not v__p4ltl_5_7) .cse0)))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, meta.primary=v_meta.primary_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 7654#L348_accept_S2 [1036] L348_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_6_8) (and (not v__p4ltl_6_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_6=v__p4ltl_6_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_6] 7656#mainFINAL_accept_S2 [1205] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7936#mainEXIT_accept_S2 >[1739] mainEXIT_accept_S2-->L354-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8092#L354-1-D105 [1345] L354-1-D105-->L354-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_12 v__p4ltl_5_12 v__p4ltl_3_10 (not v__p4ltl_0_10))  InVars {_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  OutVars{_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  AuxVars[]  AssignedVars[] 7947#L354-1_accept_S3 
[2023-01-16 04:13:36,248 INFO  L754   eck$LassoCheckResult]: Loop: 7947#L354-1_accept_S3 [1381] L354-1_accept_S3-->L354_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7753#L354_accept_S3 [1328] L354_accept_S3-->L354_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8079#L354_accept_S3-D43 [1341] L354_accept_S3-D43-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7658#mainENTRY_accept_S3 [1461] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8075#mainENTRY_accept_S3-D4 [1325] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8076#havocProcedureENTRY_accept_S3 [1568] havocProcedureENTRY_accept_S3-->L209_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 8159#L209_accept_S3 [1499] L209_accept_S3-->L210_accept_S3: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 8160#L210_accept_S3 [1564] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 8175#L211_accept_S3 [1611] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 7972#L212_accept_S3 [1231] L212_accept_S3-->L213_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 7973#L213_accept_S3 [1428] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 8138#L214_accept_S3 [1456] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 7873#L215_accept_S3 [1158] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 7874#L216_accept_S3 [1440] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 8113#L217_accept_S3 [1378] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 8114#L218_accept_S3 [1590] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 7805#L219_accept_S3 [1113] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 7806#L220_accept_S3 [1509] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8110#L221_accept_S3 [1376] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 8018#L222_accept_S3 [1272] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 8019#L223_accept_S3 [1295] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 8051#L224_accept_S3 [1387] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 8117#L225_accept_S3 [1586] L225_accept_S3-->L226_accept_S3: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7657#L226_accept_S3 [1037] L226_accept_S3-->L227_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 7659#L227_accept_S3 [1458] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 8061#L228_accept_S3 [1312] L228_accept_S3-->L229_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 8062#L229_accept_S3 [1351] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 8095#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_32 65536) (<= 0 v_hdr.ethernet.etherType_32))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[] 7978#L231_accept_S3 [1238] L231_accept_S3-->L232_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 7979#L232_accept_S3 [1475] L232_accept_S3-->L233_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 7790#L233_accept_S3 [1105] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 7791#L234_accept_S3 [1366] L234_accept_S3-->L235_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 8106#L235_accept_S3 [1390] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 8118#L236_accept_S3 [1556] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 7940#L237_accept_S3 [1209] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 7676#L238_accept_S3 [1044] L238_accept_S3-->L239_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 7677#L239_accept_S3 [1476] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 7760#L240_accept_S3 [1091] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 7761#L241_accept_S3 [1551] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 8148#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 8083#L243_accept_S3 [1334] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 8084#L244_accept_S3 [1349] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 8094#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 7961#L246_accept_S3 [1225] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 7962#L247_accept_S3 [1572] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 7896#L248_accept_S3 [1174] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 7860#L249_accept_S3 [1150] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 7861#L250_accept_S3 [1394] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 7959#L251_accept_S3 [1223] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 7960#L252_accept_S3 [1410] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 7863#L253_accept_S3 [1153] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 7864#L254_accept_S3 [1338] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 8088#L255_accept_S3 [1416] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 8131#L256_accept_S3 [1421] L256_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 7883#havocProcedureFINAL_accept_S3 [1164] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7724#havocProcedureEXIT_accept_S3 >[1792] havocProcedureEXIT_accept_S3-->L333-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7725#L333-D64 [1134] L333-D64-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7832#L333_accept_S3 [1362] L333_accept_S3-->L333_accept_S3-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8103#L333_accept_S3-D25 [1425] L333_accept_S3-D25-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7711#_parser_packetParserENTRY_accept_S3 [1261] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7710#_parser_packetParserENTRY_accept_S3-D58 [1062] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7712#startENTRY_accept_S3 [1500] startENTRY_accept_S3-->L426_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8161#L426_accept_S3 [1515] L426_accept_S3-->L426-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 8164#L426-1_accept_S3 [1527] L426-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8168#startEXIT_accept_S3 >[1681] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7865#_parser_packetParserFINAL-D82 [1152] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7866#_parser_packetParserFINAL_accept_S3 [1530] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8102#_parser_packetParserEXIT_accept_S3 >[1617] _parser_packetParserEXIT_accept_S3-->L334-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7982#L334-D70 [1241] L334-D70-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7983#L334_accept_S3 [1426] L334_accept_S3-->L334_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8135#L334_accept_S3-D40 [1437] L334_accept_S3-D40-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8140#verifyChecksumFINAL_accept_S3 [1519] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8165#verifyChecksumEXIT_accept_S3 >[1720] verifyChecksumEXIT_accept_S3-->L335-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7752#L335-D73 [1086] L335-D73-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7643#L335_accept_S3 [1133] L335_accept_S3-->L335_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7831#L335_accept_S3-D37 [1342] L335_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8090#ingressENTRY_accept_S3 [1389] ingressENTRY_accept_S3-->L275_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 8070#L275_accept_S3 [1321] L275_accept_S3-->L276_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 7723#L276_accept_S3 [1071] L276_accept_S3-->L277_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 7665#L277_accept_S3 [1392] L277_accept_S3-->L277_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7884#L277_accept_S3-D52 [1166] L277_accept_S3-D52-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7885#protect_c_period.applyENTRY_accept_S3 [1525] protect_c_period.applyENTRY_accept_S3-->L382_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 7664#L382_accept_S3 [1041] L382_accept_S3-->L382-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 7667#L382-1_accept_S3 [1073] L382-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7726#protect_c_period.applyEXIT_accept_S3 >[1777] protect_c_period.applyEXIT_accept_S3-->L277-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7792#L277-1-D115 [1406] L277-1-D115-->L277-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7717#L277-1_accept_S3 [1508] L277-1_accept_S3-->L277-1_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8068#L277-1_accept_S3-D10 [1319] L277-1_accept_S3-D10-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8069#protect_c_port_config.applyENTRY_accept_S3 [1582] protect_c_port_config.applyENTRY_accept_S3-->L394_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 7716#L394_accept_S3 [1067] L394_accept_S3-->L394-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 7719#L394-1_accept_S3 [1185] L394-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7908#protect_c_port_config.applyEXIT_accept_S3 >[1666] protect_c_port_config.applyEXIT_accept_S3-->L278-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8172#L278-D67 [1605] L278-D67-->L278_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7818#L278_accept_S3 [1124] L278_accept_S3-->L280_accept_S3: Formula: (= v_protect_c_accepted_15 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_15}  AuxVars[]  AssignedVars[protect_c_accepted] 7819#L280_accept_S3 [1540] L280_accept_S3-->L281_accept_S3: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 7926#L281_accept_S3 [1200] L281_accept_S3-->L287_accept_S3: Formula: (not (= v_meta.primary_18 v_standard_metadata.ingress_port_32))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 7784#L287_accept_S3 [1103] L287_accept_S3-->L287-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_24 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 7786#L287-1_accept_S3 [1490] L287-1_accept_S3-->L276-2_accept_S3: Formula: (= v_protect_c_accepted_17 v_meta.accepted_18)  InVars {protect_c_accepted=v_protect_c_accepted_17}  OutVars{protect_c_accepted=v_protect_c_accepted_17, meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[meta.accepted] 8156#L276-2_accept_S3 [1507] L276-2_accept_S3-->L297_accept_S3: Formula: (not (= v_meta.accepted_24 1))  InVars {meta.accepted=v_meta.accepted_24}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[] 7642#L297_accept_S3 [1032] L297_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7644#ingressEXIT_accept_S3 >[1759] ingressEXIT_accept_S3-->L336-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8128#L336-D121 [1501] L336-D121-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7924#L336_accept_S3 [1375] L336_accept_S3-->L336_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7923#L336_accept_S3-D34 [1197] L336_accept_S3-D34-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7925#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8153#egressEXIT_accept_S3 >[1745] egressEXIT_accept_S3-->L337-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8116#L337-D100 [1383] L337-D100-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7702#L337_accept_S3 [1162] L337_accept_S3-->L337_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7881#L337_accept_S3-D1 [1445] L337_accept_S3-D1-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7701#createChecksumFINAL_accept_S3 [1057] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7703#createChecksumEXIT_accept_S3 >[1659] createChecksumEXIT_accept_S3-->L338-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7989#L338-D85 [1545] L338-D85-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8056#L338_accept_S3 [1302] L338_accept_S3-->L340_accept_S3: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 8057#L340_accept_S3 [1384] L340_accept_S3-->L339-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 7991#L339-1_accept_S3 [1249] L339-1_accept_S3-->L343_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 1))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 7992#L343_accept_S3 [1487] L343_accept_S3-->L344_accept_S3: Formula: (= v__p4ltl_2_13 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_13, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 7901#L344_accept_S3 [1180] L344_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_11 v_meta.period_34))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_11, meta.period=v_meta.period_34}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_34}  AuxVars[]  AssignedVars[_p4ltl_1] 7902#L345_accept_S3 [1317] L345_accept_S3-->L346_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 7952#L346_accept_S3 [1220] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (< v_meta.period_32 v__p4ltl_2_9))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 7953#L347_accept_S3 [1337] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_24 v_meta.secondary_25))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_24, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, meta.primary=v_meta.primary_24, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 7880#L348_accept_S3 [1161] L348_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_6] 7871#mainFINAL_accept_S3 [1157] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7872#mainEXIT_accept_S3 >[1796] mainEXIT_accept_S3-->L354-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7946#L354-1-D103 [1213] L354-1-D103-->L354-1_accept_S3: Formula: (and v__p4ltl_6_11 v__p4ltl_5_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  AuxVars[]  AssignedVars[] 7947#L354-1_accept_S3 
[2023-01-16 04:13:36,248 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:13:36,249 INFO  L85        PathProgramCache]: Analyzing trace with hash -307067406, now seen corresponding path program 1 times
[2023-01-16 04:13:36,249 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:13:36,249 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [635131533]
[2023-01-16 04:13:36,249 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:13:36,249 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:13:36,280 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,349 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:13:36,366 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,416 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:36,422 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,433 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:13:36,435 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,443 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:36,444 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,446 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:13:36,449 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,458 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:13:36,463 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,486 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:13:36,488 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,496 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:13:36,498 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,500 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-01-16 04:13:36,501 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,502 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 105
[2023-01-16 04:13:36,503 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,505 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 126
[2023-01-16 04:13:36,517 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,530 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:36,536 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,542 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:13:36,543 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,544 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:36,545 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,546 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:13:36,547 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,548 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:13:36,550 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,552 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:13:36,553 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,554 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:13:36,555 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,556 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-01-16 04:13:36,557 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,559 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 105
[2023-01-16 04:13:36,560 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:36,562 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:13:36,563 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:13:36,563 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [635131533]
[2023-01-16 04:13:36,563 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [635131533] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:13:36,563 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:13:36,563 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-01-16 04:13:36,564 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [985864259]
[2023-01-16 04:13:36,564 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:13:36,565 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:13:36,565 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:13:36,565 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2023-01-16 04:13:36,565 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=36, Invalid=120, Unknown=0, NotChecked=0, Total=156
[2023-01-16 04:13:36,566 INFO  L87              Difference]: Start difference. First operand 586 states and 620 transitions. cyclomatic complexity: 36 Second operand  has 13 states, 13 states have (on average 16.0) internal successors, (208), 6 states have internal predecessors, (208), 3 states have call successors, (21), 8 states have call predecessors, (21), 3 states have return successors, (20), 4 states have call predecessors, (20), 3 states have call successors, (20)
[2023-01-16 04:13:40,078 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:13:40,078 INFO  L93              Difference]: Finished difference Result 2165 states and 2526 transitions.
[2023-01-16 04:13:40,079 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 79 states. 
[2023-01-16 04:13:40,079 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2165 states and 2526 transitions.
[2023-01-16 04:13:40,094 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 18
[2023-01-16 04:13:40,107 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2165 states to 2165 states and 2526 transitions.
[2023-01-16 04:13:40,107 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1301
[2023-01-16 04:13:40,111 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1301
[2023-01-16 04:13:40,111 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2165 states and 2526 transitions.
[2023-01-16 04:13:40,116 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:13:40,116 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2165 states and 2526 transitions.
[2023-01-16 04:13:40,117 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2165 states and 2526 transitions.
[2023-01-16 04:13:40,140 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2165 to 617.
[2023-01-16 04:13:40,141 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 617 states, 484 states have (on average 1.0702479338842976) internal successors, (518), 484 states have internal predecessors, (518), 63 states have call successors, (63), 63 states have call predecessors, (63), 70 states have return successors, (70), 70 states have call predecessors, (70), 62 states have call successors, (70)
[2023-01-16 04:13:40,143 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 617 states to 617 states and 651 transitions.
[2023-01-16 04:13:40,143 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 617 states and 651 transitions.
[2023-01-16 04:13:40,143 INFO  L399   stractBuchiCegarLoop]: Abstraction has 617 states and 651 transitions.
[2023-01-16 04:13:40,143 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 6 ============
[2023-01-16 04:13:40,143 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 617 states and 651 transitions.
[2023-01-16 04:13:40,145 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:13:40,145 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:13:40,145 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:13:40,146 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:13:40,146 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:13:40,148 INFO  L752   eck$LassoCheckResult]: Stem: 11126#ULTIMATE.startENTRY_NONWA [1127] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11125#L354-1_T0_init [1055] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11078#L354_T0_init [1380] L354_T0_init-->L354_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11077#L354_T0_init-D44 [1034] L354_T0_init-D44-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11079#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11608#mainENTRY_T0_init-D5 [1570] mainENTRY_T0_init-D5-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11497#havocProcedureENTRY_T0_init [1315] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 11498#L209_T0_init [1327] L209_T0_init-->L210_T0_init: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 11511#L210_T0_init [1478] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_37 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_37}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11345#L211_T0_init [1193] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11346#L212_T0_init [1273] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11451#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 11425#L214_T0_init [1254] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11426#L215_T0_init [1533] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11306#L216_T0_init [1160] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11307#L217_T0_init [1472] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11452#L218_T0_init [1274] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11453#L219_T0_init [1287] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 11469#L220_T0_init [1608] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11476#L221_T0_init [1292] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11135#L222_T0_init [1061] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11119#L223_T0_init [1051] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 11120#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 11205#L225_T0_init [1097] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11117#L226_T0_init [1050] L226_T0_init-->L227_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 11118#L227_T0_init [1365] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 11324#L228_T0_init [1173] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 11325#L229_T0_init [1434] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 11110#L230_T0_init [1046] L230_T0_init-->L231_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 11111#L231_T0_init [1074] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 11156#L232_T0_init [1131] L232_T0_init-->L233_T0_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_4 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 11256#L233_T0_init [1571] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 11206#L234_T0_init [1098] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 11183#L235_T0_init [1087] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 11184#L236_T0_init [1549] L236_T0_init-->L237_T0_init: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 11440#L237_T0_init [1262] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 11334#L238_T0_init [1182] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_12) (<= v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 11335#L239_T0_init [1451] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 11406#L240_T0_init [1234] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 11142#L241_T0_init [1064] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 11143#L242_T0_init [1538] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 11602#L243_T0_init [1573] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 11519#L244_T0_init [1336] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 11520#L245_T0_init [1547] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 11518#L246_T0_init [1335] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 11316#L247_T0_init [1167] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 11317#L248_T0_init [1495] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 11589#L249_T0_init [1599] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_27 0)  InVars {}  OutVars{meta.period=v_meta.period_27}  AuxVars[]  AssignedVars[meta.period] 11381#L250_T0_init [1219] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 11382#L251_T0_init [1344] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 11474#L252_T0_init [1291] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 11475#L253_T0_init [1320] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 11441#L254_T0_init [1264] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 11091#L255_T0_init [1039] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 11092#L256_T0_init [1271] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 11445#havocProcedureFINAL_T0_init [1539] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11351#havocProcedureEXIT_T0_init >[1754] havocProcedureEXIT_T0_init-->L333-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11352#L333-D65 [1267] L333-D65-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11193#L333_T0_init [1479] L333_T0_init-->L333_T0_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11583#L333_T0_init-D26 [1542] L333_T0_init-D26-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11249#_parser_packetParserENTRY_T0_init [1125] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11250#_parser_packetParserENTRY_T0_init-D59 [1523] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11387#startENTRY_T0_init [1222] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11388#L426_T0_init [1347] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 11284#L426-1_T0_init [1148] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11285#startEXIT_T0_init >[1685] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11396#_parser_packetParserFINAL-D83 [1235] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11192#_parser_packetParserFINAL_T0_init [1093] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11194#_parser_packetParserEXIT_T0_init >[1699] _parser_packetParserEXIT_T0_init-->L334-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11464#L334-D71 [1282] L334-D71-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11230#L334_T0_init [1196] L334_T0_init-->L334_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11350#L334_T0_init-D41 [1253] L334_T0_init-D41-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11229#verifyChecksumFINAL_T0_init [1109] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11231#verifyChecksumEXIT_T0_init >[1797] verifyChecksumEXIT_T0_init-->L335-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11233#L335-D74 [1198] L335-D74-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11186#L335_T0_init [1169] L335_T0_init-->L335_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11251#L335_T0_init-D38 [1126] L335_T0_init-D38-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11185#ingressENTRY_T0_init [1089] ingressENTRY_T0_init-->L275_T0_init: Formula: (not (= v_hdr.ethernet.etherType_21 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 11187#L275_T0_init [1181] L275_T0_init-->L276_T0_init: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 11333#L276_T0_init [1592] L276_T0_init-->L277_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 11179#L277_T0_init [1172] L277_T0_init-->L277_T0_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11321#L277_T0_init-D53 [1401] L277_T0_init-D53-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11531#protect_c_period.applyENTRY_T0_init [1356] protect_c_period.applyENTRY_T0_init-->L382_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 11532#L382_T0_init [1430] L382_T0_init-->L382-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 11559#L382-1_T0_init [1452] L382-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11234#protect_c_period.applyEXIT_T0_init >[1682] protect_c_period.applyEXIT_T0_init-->L277-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11235#L277-1-D116 [1537] L277-1-D116-->L277-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11081#L277-1_T0_init [1111] L277-1_T0_init-->L277-1_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11080#L277-1_T0_init-D11 [1035] L277-1_T0_init-D11-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11082#protect_c_port_config.applyENTRY_T0_init [1575] protect_c_port_config.applyENTRY_T0_init-->L394_T0_init: Formula: (not (= v_protect_c_port_config.action_run_22 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 11581#L394_T0_init [1474] L394_T0_init-->L394-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 11278#L394-1_T0_init [1498] L394-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11170#protect_c_port_config.applyEXIT_T0_init >[1784] protect_c_port_config.applyEXIT_T0_init-->L278-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11171#L278-D68 [1195] L278-D68-->L278_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11349#L278_T0_init [1546] L278_T0_init-->L280_T0_init: Formula: (= v_protect_c_accepted_22 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_22}  AuxVars[]  AssignedVars[protect_c_accepted] 11417#L280_T0_init [1245] L280_T0_init-->L281_T0_init: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 11418#L281_T0_init [1374] L281_T0_init-->L287_T0_init: Formula: (not (= v_meta.primary_16 v_standard_metadata.ingress_port_20))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 11279#L287_T0_init [1146] L287_T0_init-->L289_T0_init: Formula: (= v_standard_metadata.ingress_port_16 v_meta.secondary_16)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16, meta.secondary=v_meta.secondary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16, meta.secondary=v_meta.secondary_16}  AuxVars[]  AssignedVars[] 11280#L289_T0_init [1156] L289_T0_init-->L290_T0_init: Formula: (= v_protect_c_last_10 (select v_protect_c_last_primary_13 0))  InVars {protect_c_last_primary=v_protect_c_last_primary_13}  OutVars{protect_c_last_primary=v_protect_c_last_primary_13, protect_c_last=v_protect_c_last_10}  AuxVars[]  AssignedVars[protect_c_last] 11299#L290_T0_init [1528] L290_T0_init-->L291_T0_init: Formula: (< v_meta.period_23 (mod (+ (mod v_protect_c_time_19 281474976710656) (* 281474976710655 (mod v_protect_c_last_17 281474976710656))) 281474976710656))  InVars {meta.period=v_meta.period_23, protect_c_time=v_protect_c_time_19, protect_c_last=v_protect_c_last_17}  OutVars{meta.period=v_meta.period_23, protect_c_time=v_protect_c_time_19, protect_c_last=v_protect_c_last_17}  AuxVars[]  AssignedVars[] 11600#L291_T0_init [1559] L291_T0_init-->L287-1_T0_init: Formula: (= v_protect_c_accepted_16 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_16}  AuxVars[]  AssignedVars[protect_c_accepted] 11505#L287-1_T0_init [1482] L287-1_T0_init-->L276-2_T0_init: Formula: (= v_protect_c_accepted_13 v_meta.accepted_15)  InVars {protect_c_accepted=v_protect_c_accepted_13}  OutVars{protect_c_accepted=v_protect_c_accepted_13, meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[meta.accepted] 11667#L276-2_T0_init [1534] L276-2_T0_init-->L298_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {meta.accepted=v_meta.accepted_16}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[] 11069#L298_T0_init [1090] L298_T0_init-->L298_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11188#L298_T0_init-D23 [1412] L298_T0_init-D23-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11561#l2_c_l2_forwarding.applyENTRY_T0_init [1613] l2_c_l2_forwarding.applyENTRY_T0_init-->L326_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_16))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 11607#L326_T0_init [1566] L326_T0_init-->L326-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_22 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 11068#L326-1_T0_init [1031] L326-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11070#l2_c_l2_forwarding.applyEXIT_T0_init >[1750] l2_c_l2_forwarding.applyEXIT_T0_init-->L297-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11462#L297-D110 [1281] L297-D110-->L297_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11463#L297_T0_init [1210] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11647#ingressEXIT_T0_init >[1686] ingressEXIT_T0_init-->L336-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11645#L336-D122 [1283] L336-D122-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11641#L336_T0_init [1076] L336_T0_init-->L336_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11642#L336_T0_init-D35 [1092] L336_T0_init-D35-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11643#egressFINAL_T0_init [1372] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11640#egressEXIT_T0_init >[1724] egressEXIT_T0_init-->L337-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11635#L337-D101 [1106] L337-D101-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11631#L337_T0_init [1255] L337_T0_init-->L337_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11632#L337_T0_init-D2 [1353] L337_T0_init-D2-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11633#createChecksumFINAL_T0_init [1212] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11630#createChecksumEXIT_T0_init >[1769] createChecksumEXIT_T0_init-->L338-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11625#L338-D86 [1251] L338-D86-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11623#L338_T0_init [1128] L338_T0_init-->L340_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 11620#L340_T0_init [1207] L340_T0_init-->L339-1_T0_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 11619#L339-1_T0_init [1615] L339-1_T0_init-->L343_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_30 1))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_30}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[_p4ltl_0] 11618#L343_T0_init [1306] L343_T0_init-->L344_T0_init: Formula: (= v__p4ltl_2_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 11617#L344_T0_init [1192] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_15 v_meta.period_35))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_15, meta.period=v_meta.period_35}  OutVars{_p4ltl_2=v__p4ltl_2_15, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_35}  AuxVars[]  AssignedVars[_p4ltl_1] 11616#L345_T0_init [1138] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_40 v_meta.secondary_27))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[_p4ltl_3] 11615#L346_T0_init [1139] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (< v_meta.period_36 v__p4ltl_2_16))) (or (and (not v__p4ltl_4_8) (not .cse0)) (and v__p4ltl_4_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36}  OutVars{_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 11614#L347_T0_init [1396] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_29))) (or (and (not v__p4ltl_5_8) .cse0) (and v__p4ltl_5_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, meta.primary=v_meta.primary_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 11613#L348_T0_init [1548] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_6] 11612#mainFINAL_T0_init [1288] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11611#mainEXIT_T0_init >[1742] mainEXIT_T0_init-->L354-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11610#L354-1-D104 [1248] L354-1-D104-->L354-1_accept_S2: Formula: (and v__p4ltl_0_9 v__p4ltl_4_9 v__p4ltl_3_9 v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 11411#L354-1_accept_S2 [1239] L354-1_accept_S2-->L354_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11084#L354_accept_S2 [1483] L354_accept_S2-->L354_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11564#L354_accept_S2-D45 [1419] L354_accept_S2-D45-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11075#mainENTRY_accept_S2 [1052] mainENTRY_accept_S2-->mainENTRY_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11115#mainENTRY_accept_S2-D6 [1049] mainENTRY_accept_S2-D6-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11116#havocProcedureENTRY_accept_S2 [1391] havocProcedureENTRY_accept_S2-->L209_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 11551#L209_accept_S2 [1480] L209_accept_S2-->L210_accept_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 11112#L210_accept_S2 [1047] L210_accept_S2-->L211_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11113#L211_accept_S2 [1588] L211_accept_S2-->L212_accept_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11379#L212_accept_S2 [1215] L212_accept_S2-->L213_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11380#L213_accept_S2 [1441] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 11318#L214_accept_S2 [1168] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11319#L215_accept_S2 [1557] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11454#L216_accept_S2 [1276] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11455#L217_accept_S2 [1491] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11544#L218_accept_S2 [1377] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11545#L219_accept_S2 [1606] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 11422#L220_accept_S2 [1250] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11360#L221_accept_S2 [1202] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11243#L222_accept_S2 [1121] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11244#L223_accept_S2 [1602] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 11375#L224_accept_S2 [1211] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 11245#L225_accept_S2 [1122] L225_accept_S2-->L226_accept_S2: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11246#L226_accept_S2 [1464] L226_accept_S2-->L227_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 11212#L227_accept_S2 [1101] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 11074#L228_accept_S2 [1033] L228_accept_S2-->L229_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 11076#L229_accept_S2 [1054] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 11124#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 11456#L231_accept_S2 [1277] L231_accept_S2-->L232_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 11196#L232_accept_S2 [1095] L232_accept_S2-->L233_accept_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 11197#L233_accept_S2 [1358] L233_accept_S2-->L234_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 11312#L234_accept_S2 [1163] L234_accept_S2-->L235_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 11275#L235_accept_S2 [1143] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 11276#L236_accept_S2 [1589] L236_accept_S2-->L237_accept_S2: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 11327#L237_accept_S2 [1178] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 11264#L238_accept_S2 [1137] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 11265#L239_accept_S2 [1326] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 11508#L240_accept_S2 [1330] L240_accept_S2-->L241_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 11512#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 11419#L242_accept_S2 [1246] L242_accept_S2-->L243_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 11415#L243_accept_S2 [1244] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 11416#L244_accept_S2 [1354] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 11530#L245_accept_S2 [1398] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 11506#L246_accept_S2 [1324] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 11507#L247_accept_S2 [1493] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 11431#L248_accept_S2 [1257] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 11432#L249_accept_S2 [1614] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 11597#L250_accept_S2 [1521] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 11385#L251_accept_S2 [1221] L251_accept_S2-->L252_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 11386#L252_accept_S2 [1340] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 11522#L253_accept_S2 [1403] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 11458#L254_accept_S2 [1279] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 11459#L255_accept_S2 [1290] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 11473#L256_accept_S2 [1520] L256_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 11533#havocProcedureFINAL_accept_S2 [1359] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11477#havocProcedureEXIT_accept_S2 >[1662] havocProcedureEXIT_accept_S2-->L333-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11478#L333-D66 [1446] L333-D66-->L333_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11203#L333_accept_S2 [1370] L333_accept_S2-->L333_accept_S2-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11226#L333_accept_S2-D27 [1108] L333_accept_S2-D27-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11122#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11586#_parser_packetParserENTRY_accept_S2-D60 [1504] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11121#startENTRY_accept_S2 [1053] startENTRY_accept_S2-->L426_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11123#L426_accept_S2 [1228] L426_accept_S2-->L426-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 11400#L426-1_accept_S2 [1610] L426-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11322#startEXIT_accept_S2 >[1721] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11323#_parser_packetParserFINAL-D84 [1484] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11574#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11202#_parser_packetParserEXIT_accept_S2 >[1704] _parser_packetParserEXIT_accept_S2-->L334-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11204#L334-D72 [1304] L334-D72-->L334_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11258#L334_accept_S2 [1423] L334_accept_S2-->L334_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11286#L334_accept_S2-D42 [1149] L334_accept_S2-D42-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11257#verifyChecksumFINAL_accept_S2 [1132] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11259#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L335-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11339#L335-D75 [1393] L335-D75-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11089#L335_accept_S2 [1038] L335_accept_S2-->L335_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11090#L335_accept_S2-D39 [1418] L335_accept_S2-D39-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11537#ingressENTRY_accept_S2 [1364] ingressENTRY_accept_S2-->L275_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 11472#L275_accept_S2 [1289] L275_accept_S2-->L276_accept_S2: Formula: (= v_meta.accepted_20 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 11320#L276_accept_S2 [1170] L276_accept_S2-->L277_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 11270#L277_accept_S2 [1543] L277_accept_S2-->L277_accept_S2-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11298#L277_accept_S2-D54 [1155] L277_accept_S2-D54-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11269#protect_c_period.applyENTRY_accept_S2 [1141] protect_c_period.applyENTRY_accept_S2-->L382_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 11272#L382_accept_S2 [1436] L382_accept_S2-->L382-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 11479#L382-1_accept_S2 [1541] L382-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11540#protect_c_period.applyEXIT_accept_S2 >[1710] protect_c_period.applyEXIT_accept_S2-->L277-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11403#L277-1-D117 [1232] L277-1-D117-->L277-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11108#L277-1_accept_S2 [1077] L277-1_accept_S2-->L277-1_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11130#L277-1_accept_S2-D12 [1059] L277-1_accept_S2-D12-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11131#protect_c_port_config.applyENTRY_accept_S2 [1513] protect_c_port_config.applyENTRY_accept_S2-->L394_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 11165#L394_accept_S2 [1082] L394_accept_S2-->L394-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 11109#L394-1_accept_S2 [1242] L394-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11412#protect_c_port_config.applyEXIT_accept_S2 >[1775] protect_c_port_config.applyEXIT_accept_S2-->L278-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11577#L278-D69 [1457] L278-D69-->L278_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11578#L278_accept_S2 [1603] L278_accept_S2-->L280_accept_S2: Formula: (= v_protect_c_accepted_14 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 11604#L280_accept_S2 [1560] L280_accept_S2-->L281_accept_S2: Formula: (= v_protect_c_time_18 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 11605#L281_accept_S2 [1563] L281_accept_S2-->L287_accept_S2: Formula: (not (= v_meta.primary_20 v_standard_metadata.ingress_port_34))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 11342#L287_accept_S2 [1191] L287_accept_S2-->L287-1_accept_S2: Formula: (not (= v_standard_metadata.ingress_port_22 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 11304#L287-1_accept_S2 [1159] L287-1_accept_S2-->L276-2_accept_S2: Formula: (= v_protect_c_accepted_18 v_meta.accepted_19)  InVars {protect_c_accepted=v_protect_c_accepted_18}  OutVars{protect_c_accepted=v_protect_c_accepted_18, meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 11305#L276-2_accept_S2 [1386] L276-2_accept_S2-->L297_accept_S2: Formula: (not (= v_meta.accepted_26 1))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[] 11161#L297_accept_S2 [1404] L297_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11555#ingressEXIT_accept_S2 >[1760] ingressEXIT_accept_S2-->L336-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11556#L336-D123 [1432] L336-D123-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11103#L336_accept_S2 [1413] L336_accept_S2-->L336_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11492#L336_accept_S2-D36 [1311] L336_accept_S2-D36-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11340#egressFINAL_accept_S2 [1188] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11102#egressEXIT_accept_S2 >[1726] egressEXIT_accept_S2-->L337-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11104#L337-D102 [1110] L337-D102-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11232#L337_accept_S2 [1522] L337_accept_S2-->L337_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11598#L337_accept_S2-D3 [1569] L337_accept_S2-D3-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11435#createChecksumFINAL_accept_S2 [1258] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11436#createChecksumEXIT_accept_S2 >[1717] createChecksumEXIT_accept_S2-->L338-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11557#L338-D87 [1405] L338-D87-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11558#L338_accept_S2 [1462] L338_accept_S2-->L340_accept_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 11481#L340_accept_S2 [1297] L340_accept_S2-->L339-1_accept_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 11482#L339-1_accept_S2 [1332] L339-1_accept_S2-->L343_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 1))) (or (and v__p4ltl_0_8 .cse0) (and (not v__p4ltl_0_8) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 11515#L343_accept_S2 [1511] L343_accept_S2-->L344_accept_S2: Formula: (= v__p4ltl_2_14 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_14, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 11594#L344_accept_S2 [1502] L344_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_33))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_33}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_33}  AuxVars[]  AssignedVars[_p4ltl_1] 11495#L345_accept_S2 [1313] L345_accept_S2-->L346_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_41 v_meta.secondary_28))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and .cse0 v__p4ltl_3_7)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[_p4ltl_3] 11496#L346_accept_S2 [1554] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (< v_meta.period_31 v__p4ltl_2_8))) (or (and (not .cse0) (not v__p4ltl_4_6)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 11195#L347_accept_S2 [1094] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_26))) (or (and v__p4ltl_5_7 (not .cse0)) (and (not v__p4ltl_5_7) .cse0)))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, meta.primary=v_meta.primary_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 11083#L348_accept_S2 [1036] L348_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_6_8) (and (not v__p4ltl_6_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_6=v__p4ltl_6_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_6] 11085#mainFINAL_accept_S2 [1205] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11366#mainEXIT_accept_S2 >[1739] mainEXIT_accept_S2-->L354-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11525#L354-1-D105 [1345] L354-1-D105-->L354-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_12 v__p4ltl_5_12 v__p4ltl_3_10 (not v__p4ltl_0_10))  InVars {_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  OutVars{_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  AuxVars[]  AssignedVars[] 11378#L354-1_accept_S3 
[2023-01-16 04:13:40,149 INFO  L754   eck$LassoCheckResult]: Loop: 11378#L354-1_accept_S3 [1381] L354-1_accept_S3-->L354_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11182#L354_accept_S3 [1328] L354_accept_S3-->L354_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11513#L354_accept_S3-D43 [1341] L354_accept_S3-D43-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11087#mainENTRY_accept_S3 [1461] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11509#mainENTRY_accept_S3-D4 [1325] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11510#havocProcedureENTRY_accept_S3 [1568] havocProcedureENTRY_accept_S3-->L209_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 11590#L209_accept_S3 [1499] L209_accept_S3-->L210_accept_S3: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 11591#L210_accept_S3 [1564] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11606#L211_accept_S3 [1611] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11404#L212_accept_S3 [1231] L212_accept_S3-->L213_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11405#L213_accept_S3 [1428] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 11570#L214_accept_S3 [1456] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11302#L215_accept_S3 [1158] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11303#L216_accept_S3 [1440] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11546#L217_accept_S3 [1378] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11547#L218_accept_S3 [1590] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11236#L219_accept_S3 [1113] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 11237#L220_accept_S3 [1509] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11543#L221_accept_S3 [1376] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11449#L222_accept_S3 [1272] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11450#L223_accept_S3 [1295] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 11483#L224_accept_S3 [1387] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 11550#L225_accept_S3 [1586] L225_accept_S3-->L226_accept_S3: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11086#L226_accept_S3 [1037] L226_accept_S3-->L227_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 11088#L227_accept_S3 [1458] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 11493#L228_accept_S3 [1312] L228_accept_S3-->L229_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 11494#L229_accept_S3 [1351] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 11529#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_32 65536) (<= 0 v_hdr.ethernet.etherType_32))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[] 11409#L231_accept_S3 [1238] L231_accept_S3-->L232_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 11410#L232_accept_S3 [1475] L232_accept_S3-->L233_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 11220#L233_accept_S3 [1105] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 11221#L234_accept_S3 [1366] L234_accept_S3-->L235_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 11539#L235_accept_S3 [1390] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 11552#L236_accept_S3 [1556] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 11370#L237_accept_S3 [1209] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 11105#L238_accept_S3 [1044] L238_accept_S3-->L239_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 11106#L239_accept_S3 [1476] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 11189#L240_accept_S3 [1091] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 11190#L241_accept_S3 [1551] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 11579#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 11516#L243_accept_S3 [1334] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 11517#L244_accept_S3 [1349] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 11527#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 11392#L246_accept_S3 [1225] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 11393#L247_accept_S3 [1572] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 11326#L248_accept_S3 [1174] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 11289#L249_accept_S3 [1150] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 11290#L250_accept_S3 [1394] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 11390#L251_accept_S3 [1223] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 11391#L252_accept_S3 [1410] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 11292#L253_accept_S3 [1153] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 11293#L254_accept_S3 [1338] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 11521#L255_accept_S3 [1416] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 11563#L256_accept_S3 [1421] L256_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 11313#havocProcedureFINAL_accept_S3 [1164] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11153#havocProcedureEXIT_accept_S3 >[1792] havocProcedureEXIT_accept_S3-->L333-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11154#L333-D64 [1134] L333-D64-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11261#L333_accept_S3 [1362] L333_accept_S3-->L333_accept_S3-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11536#L333_accept_S3-D25 [1425] L333_accept_S3-D25-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11140#_parser_packetParserENTRY_accept_S3 [1261] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11139#_parser_packetParserENTRY_accept_S3-D58 [1062] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11141#startENTRY_accept_S3 [1500] startENTRY_accept_S3-->L426_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11592#L426_accept_S3 [1515] L426_accept_S3-->L426-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 11595#L426-1_accept_S3 [1527] L426-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11599#startEXIT_accept_S3 >[1681] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11294#_parser_packetParserFINAL-D82 [1152] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11295#_parser_packetParserFINAL_accept_S3 [1530] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11535#_parser_packetParserEXIT_accept_S3 >[1617] _parser_packetParserEXIT_accept_S3-->L334-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11413#L334-D70 [1241] L334-D70-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11414#L334_accept_S3 [1426] L334_accept_S3-->L334_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11567#L334_accept_S3-D40 [1437] L334_accept_S3-D40-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11571#verifyChecksumFINAL_accept_S3 [1519] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11596#verifyChecksumEXIT_accept_S3 >[1720] verifyChecksumEXIT_accept_S3-->L335-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11181#L335-D73 [1086] L335-D73-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11072#L335_accept_S3 [1133] L335_accept_S3-->L335_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11260#L335_accept_S3-D37 [1342] L335_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11523#ingressENTRY_accept_S3 [1389] ingressENTRY_accept_S3-->L275_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 11502#L275_accept_S3 [1321] L275_accept_S3-->L276_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 11152#L276_accept_S3 [1071] L276_accept_S3-->L277_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 11097#L277_accept_S3 [1392] L277_accept_S3-->L277_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11314#L277_accept_S3-D52 [1166] L277_accept_S3-D52-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11315#protect_c_period.applyENTRY_accept_S3 [1525] protect_c_period.applyENTRY_accept_S3-->L382_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 11096#L382_accept_S3 [1041] L382_accept_S3-->L382-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 11099#L382-1_accept_S3 [1073] L382-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11155#protect_c_period.applyEXIT_accept_S3 >[1777] protect_c_period.applyEXIT_accept_S3-->L277-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11222#L277-1-D115 [1406] L277-1-D115-->L277-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11146#L277-1_accept_S3 [1508] L277-1_accept_S3-->L277-1_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11500#L277-1_accept_S3-D10 [1319] L277-1_accept_S3-D10-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11501#protect_c_port_config.applyENTRY_accept_S3 [1582] protect_c_port_config.applyENTRY_accept_S3-->L394_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 11145#L394_accept_S3 [1067] L394_accept_S3-->L394-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 11148#L394-1_accept_S3 [1185] L394-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11338#protect_c_port_config.applyEXIT_accept_S3 >[1666] protect_c_port_config.applyEXIT_accept_S3-->L278-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11603#L278-D67 [1605] L278-D67-->L278_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11247#L278_accept_S3 [1124] L278_accept_S3-->L280_accept_S3: Formula: (= v_protect_c_accepted_15 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_15}  AuxVars[]  AssignedVars[protect_c_accepted] 11248#L280_accept_S3 [1540] L280_accept_S3-->L281_accept_S3: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 11356#L281_accept_S3 [1200] L281_accept_S3-->L287_accept_S3: Formula: (not (= v_meta.primary_18 v_standard_metadata.ingress_port_32))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 11213#L287_accept_S3 [1103] L287_accept_S3-->L287-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_24 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 11215#L287-1_accept_S3 [1490] L287-1_accept_S3-->L276-2_accept_S3: Formula: (= v_protect_c_accepted_17 v_meta.accepted_18)  InVars {protect_c_accepted=v_protect_c_accepted_17}  OutVars{protect_c_accepted=v_protect_c_accepted_17, meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[meta.accepted] 11587#L276-2_accept_S3 [1507] L276-2_accept_S3-->L297_accept_S3: Formula: (not (= v_meta.accepted_24 1))  InVars {meta.accepted=v_meta.accepted_24}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[] 11071#L297_accept_S3 [1032] L297_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11073#ingressEXIT_accept_S3 >[1759] ingressEXIT_accept_S3-->L336-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11560#L336-D121 [1501] L336-D121-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11354#L336_accept_S3 [1375] L336_accept_S3-->L336_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11353#L336_accept_S3-D34 [1197] L336_accept_S3-D34-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11355#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11585#egressEXIT_accept_S3 >[1745] egressEXIT_accept_S3-->L337-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11549#L337-D100 [1383] L337-D100-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11133#L337_accept_S3 [1162] L337_accept_S3-->L337_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11311#L337_accept_S3-D1 [1445] L337_accept_S3-D1-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11132#createChecksumFINAL_accept_S3 [1057] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11134#createChecksumEXIT_accept_S3 >[1659] createChecksumEXIT_accept_S3-->L338-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11420#L338-D85 [1545] L338-D85-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11488#L338_accept_S3 [1302] L338_accept_S3-->L340_accept_S3: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 11489#L340_accept_S3 [1384] L340_accept_S3-->L339-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 11423#L339-1_accept_S3 [1249] L339-1_accept_S3-->L343_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 1))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 11424#L343_accept_S3 [1487] L343_accept_S3-->L344_accept_S3: Formula: (= v__p4ltl_2_13 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_13, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 11331#L344_accept_S3 [1180] L344_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_11 v_meta.period_34))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_11, meta.period=v_meta.period_34}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_34}  AuxVars[]  AssignedVars[_p4ltl_1] 11332#L345_accept_S3 [1317] L345_accept_S3-->L346_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 11383#L346_accept_S3 [1220] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (< v_meta.period_32 v__p4ltl_2_9))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 11384#L347_accept_S3 [1337] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_24 v_meta.secondary_25))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_24, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, meta.primary=v_meta.primary_24, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 11310#L348_accept_S3 [1161] L348_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_6] 11300#mainFINAL_accept_S3 [1157] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11301#mainEXIT_accept_S3 >[1796] mainEXIT_accept_S3-->L354-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11377#L354-1-D103 [1213] L354-1-D103-->L354-1_accept_S3: Formula: (and v__p4ltl_6_11 v__p4ltl_5_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  AuxVars[]  AssignedVars[] 11378#L354-1_accept_S3 
[2023-01-16 04:13:40,149 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:13:40,149 INFO  L85        PathProgramCache]: Analyzing trace with hash 842652032, now seen corresponding path program 1 times
[2023-01-16 04:13:40,150 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:13:40,150 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [163270503]
[2023-01-16 04:13:40,150 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:13:40,150 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:13:40,168 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,228 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:13:40,236 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,306 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:40,310 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,317 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:13:40,319 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,324 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:40,324 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,325 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:13:40,326 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,331 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:13:40,334 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,339 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:13:40,341 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,345 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:13:40,346 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,351 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 27
[2023-01-16 04:13:40,351 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,352 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 110
[2023-01-16 04:13:40,353 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,355 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 115
[2023-01-16 04:13:40,356 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,357 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 136
[2023-01-16 04:13:40,366 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,380 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:40,383 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,387 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:13:40,388 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,388 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:40,389 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,390 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:13:40,390 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,391 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:13:40,395 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,397 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:13:40,398 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,400 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:13:40,400 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,401 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-01-16 04:13:40,403 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,404 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 105
[2023-01-16 04:13:40,405 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:40,407 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:13:40,407 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:13:40,408 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [163270503]
[2023-01-16 04:13:40,408 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [163270503] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:13:40,408 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:13:40,408 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [11] imperfect sequences [] total 11
[2023-01-16 04:13:40,408 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1093959054]
[2023-01-16 04:13:40,408 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:13:40,409 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:13:40,409 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:13:40,410 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-01-16 04:13:40,410 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=36, Invalid=96, Unknown=0, NotChecked=0, Total=132
[2023-01-16 04:13:40,411 INFO  L87              Difference]: Start difference. First operand 617 states and 651 transitions. cyclomatic complexity: 36 Second operand  has 12 states, 11 states have (on average 19.636363636363637) internal successors, (216), 4 states have internal predecessors, (216), 2 states have call successors, (22), 9 states have call predecessors, (22), 3 states have return successors, (21), 3 states have call predecessors, (21), 2 states have call successors, (21)
[2023-01-16 04:13:43,682 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:13:43,682 INFO  L93              Difference]: Finished difference Result 1859 states and 2123 transitions.
[2023-01-16 04:13:43,682 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 50 states. 
[2023-01-16 04:13:43,683 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1859 states and 2123 transitions.
[2023-01-16 04:13:43,693 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2023-01-16 04:13:43,701 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1859 states to 1803 states and 2061 transitions.
[2023-01-16 04:13:43,701 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1012
[2023-01-16 04:13:43,702 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1012
[2023-01-16 04:13:43,702 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1803 states and 2061 transitions.
[2023-01-16 04:13:43,704 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:13:43,704 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1803 states and 2061 transitions.
[2023-01-16 04:13:43,705 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1803 states and 2061 transitions.
[2023-01-16 04:13:43,718 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1803 to 617.
[2023-01-16 04:13:43,719 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 617 states, 484 states have (on average 1.0681818181818181) internal successors, (517), 484 states have internal predecessors, (517), 63 states have call successors, (63), 63 states have call predecessors, (63), 70 states have return successors, (70), 70 states have call predecessors, (70), 62 states have call successors, (70)
[2023-01-16 04:13:43,720 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 617 states to 617 states and 650 transitions.
[2023-01-16 04:13:43,720 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 617 states and 650 transitions.
[2023-01-16 04:13:43,720 INFO  L399   stractBuchiCegarLoop]: Abstraction has 617 states and 650 transitions.
[2023-01-16 04:13:43,721 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 7 ============
[2023-01-16 04:13:43,721 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 617 states and 650 transitions.
[2023-01-16 04:13:43,722 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:13:43,722 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:13:43,723 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:13:43,724 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:13:43,724 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:13:43,726 INFO  L752   eck$LassoCheckResult]: Stem: 14227#ULTIMATE.startENTRY_NONWA [1127] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14226#L354-1_T0_init [1055] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14182#L354_T0_init [1380] L354_T0_init-->L354_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14181#L354_T0_init-D44 [1034] L354_T0_init-D44-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14183#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14717#mainENTRY_T0_init-D5 [1570] mainENTRY_T0_init-D5-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14600#havocProcedureENTRY_T0_init [1315] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 14601#L209_T0_init [1327] L209_T0_init-->L210_T0_init: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 14614#L210_T0_init [1478] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_37 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_37}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 14446#L211_T0_init [1193] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 14447#L212_T0_init [1273] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 14553#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 14526#L214_T0_init [1254] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 14527#L215_T0_init [1533] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 14407#L216_T0_init [1160] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 14408#L217_T0_init [1472] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 14554#L218_T0_init [1274] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 14555#L219_T0_init [1287] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14570#L220_T0_init [1608] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 14577#L221_T0_init [1292] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14239#L222_T0_init [1061] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 14220#L223_T0_init [1051] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 14221#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 14306#L225_T0_init [1097] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14218#L226_T0_init [1050] L226_T0_init-->L227_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 14219#L227_T0_init [1365] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 14425#L228_T0_init [1173] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 14426#L229_T0_init [1434] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 14213#L230_T0_init [1046] L230_T0_init-->L231_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 14214#L231_T0_init [1074] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 14257#L232_T0_init [1131] L232_T0_init-->L233_T0_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_4 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 14357#L233_T0_init [1571] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 14307#L234_T0_init [1098] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 14286#L235_T0_init [1087] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 14287#L236_T0_init [1549] L236_T0_init-->L237_T0_init: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 14542#L237_T0_init [1262] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 14435#L238_T0_init [1182] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_12) (<= v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 14436#L239_T0_init [1451] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 14507#L240_T0_init [1234] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 14243#L241_T0_init [1064] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 14244#L242_T0_init [1538] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 14710#L243_T0_init [1573] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 14622#L244_T0_init [1336] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 14623#L245_T0_init [1547] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 14621#L246_T0_init [1335] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 14417#L247_T0_init [1167] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 14418#L248_T0_init [1495] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 14695#L249_T0_init [1599] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_27 0)  InVars {}  OutVars{meta.period=v_meta.period_27}  AuxVars[]  AssignedVars[meta.period] 14482#L250_T0_init [1219] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 14483#L251_T0_init [1344] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 14575#L252_T0_init [1291] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 14576#L253_T0_init [1320] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 14543#L254_T0_init [1264] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 14192#L255_T0_init [1039] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 14193#L256_T0_init [1271] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 14547#havocProcedureFINAL_T0_init [1539] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14452#havocProcedureEXIT_T0_init >[1754] havocProcedureEXIT_T0_init-->L333-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14453#L333-D65 [1267] L333-D65-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14294#L333_T0_init [1479] L333_T0_init-->L333_T0_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14689#L333_T0_init-D26 [1542] L333_T0_init-D26-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14350#_parser_packetParserENTRY_T0_init [1125] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14351#_parser_packetParserENTRY_T0_init-D59 [1523] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14488#startENTRY_T0_init [1222] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14489#L426_T0_init [1347] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 14385#L426-1_T0_init [1148] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14386#startEXIT_T0_init >[1685] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14497#_parser_packetParserFINAL-D83 [1235] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14293#_parser_packetParserFINAL_T0_init [1093] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14295#_parser_packetParserEXIT_T0_init >[1699] _parser_packetParserEXIT_T0_init-->L334-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14565#L334-D71 [1282] L334-D71-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14331#L334_T0_init [1196] L334_T0_init-->L334_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14451#L334_T0_init-D41 [1253] L334_T0_init-D41-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14330#verifyChecksumFINAL_T0_init [1109] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14332#verifyChecksumEXIT_T0_init >[1797] verifyChecksumEXIT_T0_init-->L335-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14334#L335-D74 [1198] L335-D74-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14284#L335_T0_init [1169] L335_T0_init-->L335_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14352#L335_T0_init-D38 [1126] L335_T0_init-D38-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14288#ingressENTRY_T0_init [1089] ingressENTRY_T0_init-->L275_T0_init: Formula: (not (= v_hdr.ethernet.etherType_21 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 14289#L275_T0_init [1181] L275_T0_init-->L276_T0_init: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 14434#L276_T0_init [1592] L276_T0_init-->L277_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 14280#L277_T0_init [1172] L277_T0_init-->L277_T0_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14424#L277_T0_init-D53 [1401] L277_T0_init-D53-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14635#protect_c_period.applyENTRY_T0_init [1356] protect_c_period.applyENTRY_T0_init-->L382_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 14636#L382_T0_init [1430] L382_T0_init-->L382-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 14663#L382-1_T0_init [1452] L382-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14335#protect_c_period.applyEXIT_T0_init >[1682] protect_c_period.applyEXIT_T0_init-->L277-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14336#L277-1-D116 [1537] L277-1-D116-->L277-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14179#L277-1_T0_init [1111] L277-1_T0_init-->L277-1_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14178#L277-1_T0_init-D11 [1035] L277-1_T0_init-D11-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14180#protect_c_port_config.applyENTRY_T0_init [1575] protect_c_port_config.applyENTRY_T0_init-->L394_T0_init: Formula: (not (= v_protect_c_port_config.action_run_22 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 14687#L394_T0_init [1474] L394_T0_init-->L394-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 14379#L394-1_T0_init [1498] L394-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14271#protect_c_port_config.applyEXIT_T0_init >[1784] protect_c_port_config.applyEXIT_T0_init-->L278-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14272#L278-D68 [1195] L278-D68-->L278_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14450#L278_T0_init [1546] L278_T0_init-->L280_T0_init: Formula: (= v_protect_c_accepted_22 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_22}  AuxVars[]  AssignedVars[protect_c_accepted] 14518#L280_T0_init [1245] L280_T0_init-->L281_T0_init: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 14519#L281_T0_init [1374] L281_T0_init-->L287_T0_init: Formula: (not (= v_meta.primary_16 v_standard_metadata.ingress_port_20))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 14380#L287_T0_init [1146] L287_T0_init-->L289_T0_init: Formula: (= v_standard_metadata.ingress_port_16 v_meta.secondary_16)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16, meta.secondary=v_meta.secondary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16, meta.secondary=v_meta.secondary_16}  AuxVars[]  AssignedVars[] 14381#L289_T0_init [1156] L289_T0_init-->L290_T0_init: Formula: (= v_protect_c_last_10 (select v_protect_c_last_primary_13 0))  InVars {protect_c_last_primary=v_protect_c_last_primary_13}  OutVars{protect_c_last_primary=v_protect_c_last_primary_13, protect_c_last=v_protect_c_last_10}  AuxVars[]  AssignedVars[protect_c_last] 14400#L290_T0_init [1528] L290_T0_init-->L291_T0_init: Formula: (< v_meta.period_23 (mod (+ (mod v_protect_c_time_19 281474976710656) (* 281474976710655 (mod v_protect_c_last_17 281474976710656))) 281474976710656))  InVars {meta.period=v_meta.period_23, protect_c_time=v_protect_c_time_19, protect_c_last=v_protect_c_last_17}  OutVars{meta.period=v_meta.period_23, protect_c_time=v_protect_c_time_19, protect_c_last=v_protect_c_last_17}  AuxVars[]  AssignedVars[] 14706#L291_T0_init [1559] L291_T0_init-->L287-1_T0_init: Formula: (= v_protect_c_accepted_16 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_16}  AuxVars[]  AssignedVars[protect_c_accepted] 14608#L287-1_T0_init [1482] L287-1_T0_init-->L276-2_T0_init: Formula: (= v_protect_c_accepted_13 v_meta.accepted_15)  InVars {protect_c_accepted=v_protect_c_accepted_13}  OutVars{protect_c_accepted=v_protect_c_accepted_13, meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[meta.accepted] 14785#L276-2_T0_init [1534] L276-2_T0_init-->L298_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {meta.accepted=v_meta.accepted_16}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[] 14170#L298_T0_init [1090] L298_T0_init-->L298_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14285#L298_T0_init-D23 [1412] L298_T0_init-D23-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14665#l2_c_l2_forwarding.applyENTRY_T0_init [1613] l2_c_l2_forwarding.applyENTRY_T0_init-->L326_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_16))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 14715#L326_T0_init [1566] L326_T0_init-->L326-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_22 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 14169#L326-1_T0_init [1031] L326-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14171#l2_c_l2_forwarding.applyEXIT_T0_init >[1750] l2_c_l2_forwarding.applyEXIT_T0_init-->L297-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14564#L297-D110 [1281] L297-D110-->L297_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14474#L297_T0_init [1210] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14475#ingressEXIT_T0_init >[1686] ingressEXIT_T0_init-->L336-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14763#L336-D122 [1283] L336-D122-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14759#L336_T0_init [1076] L336_T0_init-->L336_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14760#L336_T0_init-D35 [1092] L336_T0_init-D35-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14761#egressFINAL_T0_init [1372] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14758#egressEXIT_T0_init >[1724] egressEXIT_T0_init-->L337-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14753#L337-D101 [1106] L337-D101-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14749#L337_T0_init [1255] L337_T0_init-->L337_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14750#L337_T0_init-D2 [1353] L337_T0_init-D2-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14751#createChecksumFINAL_T0_init [1212] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14748#createChecksumEXIT_T0_init >[1769] createChecksumEXIT_T0_init-->L338-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14743#L338-D86 [1251] L338-D86-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14741#L338_T0_init [1128] L338_T0_init-->L340_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 14738#L340_T0_init [1207] L340_T0_init-->L339-1_T0_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 14736#L339-1_T0_init [1615] L339-1_T0_init-->L343_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_30 1))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_30}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[_p4ltl_0] 14735#L343_T0_init [1306] L343_T0_init-->L344_T0_init: Formula: (= v__p4ltl_2_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 14734#L344_T0_init [1192] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_15 v_meta.period_35))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_15, meta.period=v_meta.period_35}  OutVars{_p4ltl_2=v__p4ltl_2_15, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_35}  AuxVars[]  AssignedVars[_p4ltl_1] 14731#L345_T0_init [1138] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_40 v_meta.secondary_27))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[_p4ltl_3] 14730#L346_T0_init [1139] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (< v_meta.period_36 v__p4ltl_2_16))) (or (and (not v__p4ltl_4_8) (not .cse0)) (and v__p4ltl_4_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36}  OutVars{_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 14729#L347_T0_init [1396] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_29))) (or (and (not v__p4ltl_5_8) .cse0) (and v__p4ltl_5_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, meta.primary=v_meta.primary_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 14728#L348_T0_init [1548] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_6] 14721#mainFINAL_T0_init [1288] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14720#mainEXIT_T0_init >[1742] mainEXIT_T0_init-->L354-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14719#L354-1-D104 [1248] L354-1-D104-->L354-1_accept_S2: Formula: (and v__p4ltl_0_9 v__p4ltl_4_9 v__p4ltl_3_9 v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 14512#L354-1_accept_S2 [1239] L354-1_accept_S2-->L354_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14185#L354_accept_S2 [1483] L354_accept_S2-->L354_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14669#L354_accept_S2-D45 [1419] L354_accept_S2-D45-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14176#mainENTRY_accept_S2 [1052] mainENTRY_accept_S2-->mainENTRY_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14216#mainENTRY_accept_S2-D6 [1049] mainENTRY_accept_S2-D6-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14217#havocProcedureENTRY_accept_S2 [1391] havocProcedureENTRY_accept_S2-->L209_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 14654#L209_accept_S2 [1480] L209_accept_S2-->L210_accept_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 14211#L210_accept_S2 [1047] L210_accept_S2-->L211_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 14212#L211_accept_S2 [1588] L211_accept_S2-->L212_accept_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 14480#L212_accept_S2 [1215] L212_accept_S2-->L213_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 14481#L213_accept_S2 [1441] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 14419#L214_accept_S2 [1168] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 14420#L215_accept_S2 [1557] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 14556#L216_accept_S2 [1276] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 14557#L217_accept_S2 [1491] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 14647#L218_accept_S2 [1377] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 14648#L219_accept_S2 [1606] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14523#L220_accept_S2 [1250] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 14461#L221_accept_S2 [1202] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14344#L222_accept_S2 [1121] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 14345#L223_accept_S2 [1602] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 14476#L224_accept_S2 [1211] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 14346#L225_accept_S2 [1122] L225_accept_S2-->L226_accept_S2: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14347#L226_accept_S2 [1464] L226_accept_S2-->L227_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 14313#L227_accept_S2 [1101] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 14175#L228_accept_S2 [1033] L228_accept_S2-->L229_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 14177#L229_accept_S2 [1054] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 14225#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 14558#L231_accept_S2 [1277] L231_accept_S2-->L232_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 14297#L232_accept_S2 [1095] L232_accept_S2-->L233_accept_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 14298#L233_accept_S2 [1358] L233_accept_S2-->L234_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 14413#L234_accept_S2 [1163] L234_accept_S2-->L235_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 14376#L235_accept_S2 [1143] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 14377#L236_accept_S2 [1589] L236_accept_S2-->L237_accept_S2: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 14428#L237_accept_S2 [1178] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 14365#L238_accept_S2 [1137] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 14366#L239_accept_S2 [1326] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 14611#L240_accept_S2 [1330] L240_accept_S2-->L241_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 14615#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 14520#L242_accept_S2 [1246] L242_accept_S2-->L243_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 14516#L243_accept_S2 [1244] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 14517#L244_accept_S2 [1354] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 14633#L245_accept_S2 [1398] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 14609#L246_accept_S2 [1324] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 14610#L247_accept_S2 [1493] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 14532#L248_accept_S2 [1257] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 14533#L249_accept_S2 [1614] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 14703#L250_accept_S2 [1521] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 14486#L251_accept_S2 [1221] L251_accept_S2-->L252_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 14487#L252_accept_S2 [1340] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 14625#L253_accept_S2 [1403] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 14560#L254_accept_S2 [1279] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 14561#L255_accept_S2 [1290] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 14574#L256_accept_S2 [1520] L256_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 14634#havocProcedureFINAL_accept_S2 [1359] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14578#havocProcedureEXIT_accept_S2 >[1662] havocProcedureEXIT_accept_S2-->L333-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14579#L333-D66 [1446] L333-D66-->L333_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14304#L333_accept_S2 [1370] L333_accept_S2-->L333_accept_S2-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14327#L333_accept_S2-D27 [1108] L333_accept_S2-D27-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14223#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14692#_parser_packetParserENTRY_accept_S2-D60 [1504] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14222#startENTRY_accept_S2 [1053] startENTRY_accept_S2-->L426_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14224#L426_accept_S2 [1228] L426_accept_S2-->L426-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 14501#L426-1_accept_S2 [1610] L426-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14422#startEXIT_accept_S2 >[1721] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14423#_parser_packetParserFINAL-D84 [1484] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14679#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14303#_parser_packetParserEXIT_accept_S2 >[1704] _parser_packetParserEXIT_accept_S2-->L334-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14305#L334-D72 [1304] L334-D72-->L334_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14359#L334_accept_S2 [1423] L334_accept_S2-->L334_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14387#L334_accept_S2-D42 [1149] L334_accept_S2-D42-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14358#verifyChecksumFINAL_accept_S2 [1132] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14360#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L335-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14440#L335-D75 [1393] L335-D75-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14190#L335_accept_S2 [1038] L335_accept_S2-->L335_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14191#L335_accept_S2-D39 [1418] L335_accept_S2-D39-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14640#ingressENTRY_accept_S2 [1364] ingressENTRY_accept_S2-->L275_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 14573#L275_accept_S2 [1289] L275_accept_S2-->L276_accept_S2: Formula: (= v_meta.accepted_20 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 14421#L276_accept_S2 [1170] L276_accept_S2-->L277_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 14371#L277_accept_S2 [1543] L277_accept_S2-->L277_accept_S2-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14399#L277_accept_S2-D54 [1155] L277_accept_S2-D54-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14370#protect_c_period.applyENTRY_accept_S2 [1141] protect_c_period.applyENTRY_accept_S2-->L382_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 14373#L382_accept_S2 [1436] L382_accept_S2-->L382-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 14580#L382-1_accept_S2 [1541] L382-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14643#protect_c_period.applyEXIT_accept_S2 >[1710] protect_c_period.applyEXIT_accept_S2-->L277-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14504#L277-1-D117 [1232] L277-1-D117-->L277-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14209#L277-1_accept_S2 [1077] L277-1_accept_S2-->L277-1_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14231#L277-1_accept_S2-D12 [1059] L277-1_accept_S2-D12-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14232#protect_c_port_config.applyENTRY_accept_S2 [1513] protect_c_port_config.applyENTRY_accept_S2-->L394_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 14266#L394_accept_S2 [1082] L394_accept_S2-->L394-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 14210#L394-1_accept_S2 [1242] L394-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14513#protect_c_port_config.applyEXIT_accept_S2 >[1775] protect_c_port_config.applyEXIT_accept_S2-->L278-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14682#L278-D69 [1457] L278-D69-->L278_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14683#L278_accept_S2 [1603] L278_accept_S2-->L280_accept_S2: Formula: (= v_protect_c_accepted_14 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 14712#L280_accept_S2 [1560] L280_accept_S2-->L281_accept_S2: Formula: (= v_protect_c_time_18 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 14713#L281_accept_S2 [1563] L281_accept_S2-->L287_accept_S2: Formula: (not (= v_meta.primary_20 v_standard_metadata.ingress_port_34))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 14443#L287_accept_S2 [1190] L287_accept_S2-->L289_accept_S2: Formula: (= v_standard_metadata.ingress_port_21 v_meta.secondary_18)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, meta.secondary=v_meta.secondary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, meta.secondary=v_meta.secondary_18}  AuxVars[]  AssignedVars[] 14444#L289_accept_S2 [1278] L289_accept_S2-->L290_accept_S2: Formula: (= v_protect_c_last_15 (select v_protect_c_last_primary_14 0))  InVars {protect_c_last_primary=v_protect_c_last_primary_14}  OutVars{protect_c_last_primary=v_protect_c_last_primary_14, protect_c_last=v_protect_c_last_15}  AuxVars[]  AssignedVars[protect_c_last] 14559#L290_accept_S2 [1580] L290_accept_S2-->L287-1_accept_S2: Formula: (not (< v_meta.period_20 (mod (+ (* 281474976710655 (mod v_protect_c_last_12 281474976710656)) (mod v_protect_c_time_13 281474976710656)) 281474976710656)))  InVars {meta.period=v_meta.period_20, protect_c_time=v_protect_c_time_13, protect_c_last=v_protect_c_last_12}  OutVars{meta.period=v_meta.period_20, protect_c_time=v_protect_c_time_13, protect_c_last=v_protect_c_last_12}  AuxVars[]  AssignedVars[] 14405#L287-1_accept_S2 [1159] L287-1_accept_S2-->L276-2_accept_S2: Formula: (= v_protect_c_accepted_18 v_meta.accepted_19)  InVars {protect_c_accepted=v_protect_c_accepted_18}  OutVars{protect_c_accepted=v_protect_c_accepted_18, meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 14406#L276-2_accept_S2 [1386] L276-2_accept_S2-->L297_accept_S2: Formula: (not (= v_meta.accepted_26 1))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[] 14262#L297_accept_S2 [1404] L297_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14658#ingressEXIT_accept_S2 >[1760] ingressEXIT_accept_S2-->L336-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14727#L336-D123 [1432] L336-D123-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14204#L336_accept_S2 [1413] L336_accept_S2-->L336_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14666#L336_accept_S2-D36 [1311] L336_accept_S2-D36-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14441#egressFINAL_accept_S2 [1188] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14203#egressEXIT_accept_S2 >[1726] egressEXIT_accept_S2-->L337-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14205#L337-D102 [1110] L337-D102-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14333#L337_accept_S2 [1522] L337_accept_S2-->L337_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14704#L337_accept_S2-D3 [1569] L337_accept_S2-D3-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14724#createChecksumFINAL_accept_S2 [1258] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14708#createChecksumEXIT_accept_S2 >[1717] createChecksumEXIT_accept_S2-->L338-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14661#L338-D87 [1405] L338-D87-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14662#L338_accept_S2 [1462] L338_accept_S2-->L340_accept_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 14582#L340_accept_S2 [1297] L340_accept_S2-->L339-1_accept_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 14583#L339-1_accept_S2 [1332] L339-1_accept_S2-->L343_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 1))) (or (and v__p4ltl_0_8 .cse0) (and (not v__p4ltl_0_8) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 14618#L343_accept_S2 [1511] L343_accept_S2-->L344_accept_S2: Formula: (= v__p4ltl_2_14 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_14, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 14700#L344_accept_S2 [1502] L344_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_33))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_33}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_33}  AuxVars[]  AssignedVars[_p4ltl_1] 14598#L345_accept_S2 [1313] L345_accept_S2-->L346_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_41 v_meta.secondary_28))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and .cse0 v__p4ltl_3_7)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[_p4ltl_3] 14599#L346_accept_S2 [1554] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (< v_meta.period_31 v__p4ltl_2_8))) (or (and (not .cse0) (not v__p4ltl_4_6)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 14296#L347_accept_S2 [1094] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_26))) (or (and v__p4ltl_5_7 (not .cse0)) (and (not v__p4ltl_5_7) .cse0)))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, meta.primary=v_meta.primary_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 14184#L348_accept_S2 [1036] L348_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_6_8) (and (not v__p4ltl_6_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_6=v__p4ltl_6_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_6] 14186#mainFINAL_accept_S2 [1205] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14467#mainEXIT_accept_S2 >[1739] mainEXIT_accept_S2-->L354-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14628#L354-1-D105 [1345] L354-1-D105-->L354-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_12 v__p4ltl_5_12 v__p4ltl_3_10 (not v__p4ltl_0_10))  InVars {_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  OutVars{_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  AuxVars[]  AssignedVars[] 14479#L354-1_accept_S3 
[2023-01-16 04:13:43,727 INFO  L754   eck$LassoCheckResult]: Loop: 14479#L354-1_accept_S3 [1381] L354-1_accept_S3-->L354_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14283#L354_accept_S3 [1328] L354_accept_S3-->L354_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14616#L354_accept_S3-D43 [1341] L354_accept_S3-D43-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14188#mainENTRY_accept_S3 [1461] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14612#mainENTRY_accept_S3-D4 [1325] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14613#havocProcedureENTRY_accept_S3 [1568] havocProcedureENTRY_accept_S3-->L209_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 14696#L209_accept_S3 [1499] L209_accept_S3-->L210_accept_S3: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 14697#L210_accept_S3 [1564] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 14714#L211_accept_S3 [1611] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 14505#L212_accept_S3 [1231] L212_accept_S3-->L213_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 14506#L213_accept_S3 [1428] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 14675#L214_accept_S3 [1456] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 14403#L215_accept_S3 [1158] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 14404#L216_accept_S3 [1440] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 14649#L217_accept_S3 [1378] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 14650#L218_accept_S3 [1590] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 14337#L219_accept_S3 [1113] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14338#L220_accept_S3 [1509] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 14646#L221_accept_S3 [1376] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14551#L222_accept_S3 [1272] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 14552#L223_accept_S3 [1295] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 14584#L224_accept_S3 [1387] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 14653#L225_accept_S3 [1586] L225_accept_S3-->L226_accept_S3: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14187#L226_accept_S3 [1037] L226_accept_S3-->L227_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 14189#L227_accept_S3 [1458] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 14596#L228_accept_S3 [1312] L228_accept_S3-->L229_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 14597#L229_accept_S3 [1351] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 14632#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_32 65536) (<= 0 v_hdr.ethernet.etherType_32))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[] 14510#L231_accept_S3 [1238] L231_accept_S3-->L232_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 14511#L232_accept_S3 [1475] L232_accept_S3-->L233_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 14321#L233_accept_S3 [1105] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 14322#L234_accept_S3 [1366] L234_accept_S3-->L235_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 14642#L235_accept_S3 [1390] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 14655#L236_accept_S3 [1556] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 14471#L237_accept_S3 [1209] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 14206#L238_accept_S3 [1044] L238_accept_S3-->L239_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 14207#L239_accept_S3 [1476] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 14290#L240_accept_S3 [1091] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 14291#L241_accept_S3 [1551] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 14685#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 14619#L243_accept_S3 [1334] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 14620#L244_accept_S3 [1349] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 14630#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 14493#L246_accept_S3 [1225] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 14494#L247_accept_S3 [1572] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 14427#L248_accept_S3 [1174] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 14390#L249_accept_S3 [1150] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 14391#L250_accept_S3 [1394] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 14491#L251_accept_S3 [1223] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 14492#L252_accept_S3 [1410] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 14393#L253_accept_S3 [1153] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 14394#L254_accept_S3 [1338] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 14624#L255_accept_S3 [1416] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 14668#L256_accept_S3 [1421] L256_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 14414#havocProcedureFINAL_accept_S3 [1164] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14254#havocProcedureEXIT_accept_S3 >[1792] havocProcedureEXIT_accept_S3-->L333-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14255#L333-D64 [1134] L333-D64-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14362#L333_accept_S3 [1362] L333_accept_S3-->L333_accept_S3-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14639#L333_accept_S3-D25 [1425] L333_accept_S3-D25-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14241#_parser_packetParserENTRY_accept_S3 [1261] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14240#_parser_packetParserENTRY_accept_S3-D58 [1062] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14242#startENTRY_accept_S3 [1500] startENTRY_accept_S3-->L426_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14698#L426_accept_S3 [1515] L426_accept_S3-->L426-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 14701#L426-1_accept_S3 [1527] L426-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14705#startEXIT_accept_S3 >[1681] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14395#_parser_packetParserFINAL-D82 [1152] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14396#_parser_packetParserFINAL_accept_S3 [1530] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14638#_parser_packetParserEXIT_accept_S3 >[1617] _parser_packetParserEXIT_accept_S3-->L334-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14514#L334-D70 [1241] L334-D70-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14515#L334_accept_S3 [1426] L334_accept_S3-->L334_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14672#L334_accept_S3-D40 [1437] L334_accept_S3-D40-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14676#verifyChecksumFINAL_accept_S3 [1519] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14702#verifyChecksumEXIT_accept_S3 >[1720] verifyChecksumEXIT_accept_S3-->L335-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14282#L335-D73 [1086] L335-D73-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14173#L335_accept_S3 [1133] L335_accept_S3-->L335_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14361#L335_accept_S3-D37 [1342] L335_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14626#ingressENTRY_accept_S3 [1389] ingressENTRY_accept_S3-->L275_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 14605#L275_accept_S3 [1321] L275_accept_S3-->L276_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 14253#L276_accept_S3 [1071] L276_accept_S3-->L277_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 14198#L277_accept_S3 [1392] L277_accept_S3-->L277_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14415#L277_accept_S3-D52 [1166] L277_accept_S3-D52-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14416#protect_c_period.applyENTRY_accept_S3 [1525] protect_c_period.applyENTRY_accept_S3-->L382_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 14197#L382_accept_S3 [1041] L382_accept_S3-->L382-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 14200#L382-1_accept_S3 [1073] L382-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14256#protect_c_period.applyEXIT_accept_S3 >[1777] protect_c_period.applyEXIT_accept_S3-->L277-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14323#L277-1-D115 [1406] L277-1-D115-->L277-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14247#L277-1_accept_S3 [1508] L277-1_accept_S3-->L277-1_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14603#L277-1_accept_S3-D10 [1319] L277-1_accept_S3-D10-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14604#protect_c_port_config.applyENTRY_accept_S3 [1582] protect_c_port_config.applyENTRY_accept_S3-->L394_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 14246#L394_accept_S3 [1067] L394_accept_S3-->L394-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 14249#L394-1_accept_S3 [1185] L394-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14439#protect_c_port_config.applyEXIT_accept_S3 >[1666] protect_c_port_config.applyEXIT_accept_S3-->L278-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14711#L278-D67 [1605] L278-D67-->L278_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14348#L278_accept_S3 [1124] L278_accept_S3-->L280_accept_S3: Formula: (= v_protect_c_accepted_15 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_15}  AuxVars[]  AssignedVars[protect_c_accepted] 14349#L280_accept_S3 [1540] L280_accept_S3-->L281_accept_S3: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 14457#L281_accept_S3 [1200] L281_accept_S3-->L287_accept_S3: Formula: (not (= v_meta.primary_18 v_standard_metadata.ingress_port_32))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 14314#L287_accept_S3 [1103] L287_accept_S3-->L287-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_24 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 14316#L287-1_accept_S3 [1490] L287-1_accept_S3-->L276-2_accept_S3: Formula: (= v_protect_c_accepted_17 v_meta.accepted_18)  InVars {protect_c_accepted=v_protect_c_accepted_17}  OutVars{protect_c_accepted=v_protect_c_accepted_17, meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[meta.accepted] 14693#L276-2_accept_S3 [1507] L276-2_accept_S3-->L297_accept_S3: Formula: (not (= v_meta.accepted_24 1))  InVars {meta.accepted=v_meta.accepted_24}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[] 14172#L297_accept_S3 [1032] L297_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14174#ingressEXIT_accept_S3 >[1759] ingressEXIT_accept_S3-->L336-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14664#L336-D121 [1501] L336-D121-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14455#L336_accept_S3 [1375] L336_accept_S3-->L336_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14454#L336_accept_S3-D34 [1197] L336_accept_S3-D34-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14456#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14691#egressEXIT_accept_S3 >[1745] egressEXIT_accept_S3-->L337-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14652#L337-D100 [1383] L337-D100-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14234#L337_accept_S3 [1162] L337_accept_S3-->L337_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14412#L337_accept_S3-D1 [1445] L337_accept_S3-D1-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14233#createChecksumFINAL_accept_S3 [1057] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14235#createChecksumEXIT_accept_S3 >[1659] createChecksumEXIT_accept_S3-->L338-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14521#L338-D85 [1545] L338-D85-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14589#L338_accept_S3 [1302] L338_accept_S3-->L340_accept_S3: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 14590#L340_accept_S3 [1384] L340_accept_S3-->L339-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 14524#L339-1_accept_S3 [1249] L339-1_accept_S3-->L343_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 1))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 14525#L343_accept_S3 [1487] L343_accept_S3-->L344_accept_S3: Formula: (= v__p4ltl_2_13 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_13, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 14432#L344_accept_S3 [1180] L344_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_11 v_meta.period_34))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_11, meta.period=v_meta.period_34}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_34}  AuxVars[]  AssignedVars[_p4ltl_1] 14433#L345_accept_S3 [1317] L345_accept_S3-->L346_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 14484#L346_accept_S3 [1220] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (< v_meta.period_32 v__p4ltl_2_9))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 14485#L347_accept_S3 [1337] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_24 v_meta.secondary_25))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_24, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, meta.primary=v_meta.primary_24, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 14411#L348_accept_S3 [1161] L348_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_6] 14401#mainFINAL_accept_S3 [1157] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14402#mainEXIT_accept_S3 >[1796] mainEXIT_accept_S3-->L354-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14478#L354-1-D103 [1213] L354-1-D103-->L354-1_accept_S3: Formula: (and v__p4ltl_6_11 v__p4ltl_5_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  AuxVars[]  AssignedVars[] 14479#L354-1_accept_S3 
[2023-01-16 04:13:43,727 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:13:43,728 INFO  L85        PathProgramCache]: Analyzing trace with hash -128445005, now seen corresponding path program 1 times
[2023-01-16 04:13:43,728 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:13:43,728 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1163421686]
[2023-01-16 04:13:43,728 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:13:43,728 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:13:43,961 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:44,107 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:13:44,126 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:44,237 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:44,241 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:44,260 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:13:44,262 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:44,273 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:44,274 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:44,276 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:13:44,277 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:44,289 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:13:44,297 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:44,450 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:13:44,452 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:44,464 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:13:44,466 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:44,478 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 27
[2023-01-16 04:13:44,480 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:44,485 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 110
[2023-01-16 04:13:44,489 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:44,492 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 115
[2023-01-16 04:13:44,494 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:44,498 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 136
[2023-01-16 04:13:44,514 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:44,595 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:44,602 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:44,628 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:13:44,634 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:44,638 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:13:44,640 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:44,642 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:13:44,645 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:44,648 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:13:44,658 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:44,737 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:13:45,000 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:45,004 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:13:45,006 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:45,008 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 102
[2023-01-16 04:13:45,011 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:45,013 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 107
[2023-01-16 04:13:45,015 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:13:45,018 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:13:45,018 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:13:45,019 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1163421686]
[2023-01-16 04:13:45,019 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1163421686] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:13:45,019 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:13:45,019 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [28] imperfect sequences [] total 28
[2023-01-16 04:13:45,019 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [656588972]
[2023-01-16 04:13:45,019 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:13:45,020 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:13:45,020 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:13:45,021 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 28 interpolants.
[2023-01-16 04:13:45,021 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=109, Invalid=647, Unknown=0, NotChecked=0, Total=756
[2023-01-16 04:13:45,022 INFO  L87              Difference]: Start difference. First operand 617 states and 650 transitions. cyclomatic complexity: 35 Second operand  has 28 states, 27 states have (on average 8.074074074074074) internal successors, (218), 21 states have internal predecessors, (218), 11 states have call successors, (22), 9 states have call predecessors, (22), 8 states have return successors, (21), 10 states have call predecessors, (21), 11 states have call successors, (21)
[2023-01-16 04:14:08,508 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:14:08,508 INFO  L93              Difference]: Finished difference Result 6217 states and 8580 transitions.
[2023-01-16 04:14:08,508 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 149 states. 
[2023-01-16 04:14:08,509 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 6217 states and 8580 transitions.
[2023-01-16 04:14:08,546 INFO  L131   ngComponentsAnalysis]: Automaton has 10 accepting balls. 126
[2023-01-16 04:14:08,612 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 6217 states to 6217 states and 8580 transitions.
[2023-01-16 04:14:08,612 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 3700
[2023-01-16 04:14:08,617 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 3700
[2023-01-16 04:14:08,617 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 6217 states and 8580 transitions.
[2023-01-16 04:14:08,637 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:14:08,637 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 6217 states and 8580 transitions.
[2023-01-16 04:14:08,639 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 6217 states and 8580 transitions.
[2023-01-16 04:14:08,740 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 6217 to 4043.
[2023-01-16 04:14:08,744 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 4043 states, 3179 states have (on average 1.0597672223969803) internal successors, (3369), 3183 states have internal predecessors, (3369), 435 states have call successors, (435), 309 states have call predecessors, (435), 429 states have return successors, (736), 551 states have call predecessors, (736), 434 states have call successors, (736)
[2023-01-16 04:14:08,755 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 4043 states to 4043 states and 4540 transitions.
[2023-01-16 04:14:08,755 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 4043 states and 4540 transitions.
[2023-01-16 04:14:08,755 INFO  L399   stractBuchiCegarLoop]: Abstraction has 4043 states and 4540 transitions.
[2023-01-16 04:14:08,755 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 8 ============
[2023-01-16 04:14:08,756 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 4043 states and 4540 transitions.
[2023-01-16 04:14:08,770 INFO  L131   ngComponentsAnalysis]: Automaton has 3 accepting balls. 24
[2023-01-16 04:14:08,771 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:14:08,771 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:14:08,773 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:08,773 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:08,776 INFO  L752   eck$LassoCheckResult]: Stem: 21961#ULTIMATE.startENTRY_NONWA [1127] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22138#L354-1_T0_init [1055] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21907#L354_T0_init [1380] L354_T0_init-->L354_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21906#L354_T0_init-D44 [1034] L354_T0_init-D44-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21908#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22872#mainENTRY_T0_init-D5 [1570] mainENTRY_T0_init-D5-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22500#havocProcedureENTRY_T0_init [1315] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 22501#L209_T0_init [1327] L209_T0_init-->L210_T0_init: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 22520#L210_T0_init [1478] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_37 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_37}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 22277#L211_T0_init [1193] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 22278#L212_T0_init [1273] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 22426#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 22385#L214_T0_init [1254] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 22386#L215_T0_init [1533] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 22214#L216_T0_init [1160] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 22215#L217_T0_init [1472] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 22427#L218_T0_init [1274] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 22428#L219_T0_init [1287] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 22451#L220_T0_init [1608] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 22465#L221_T0_init [1292] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 22466#L222_T0_init [1061] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 21953#L223_T0_init [1051] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 21954#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 22062#L225_T0_init [1097] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 22063#L226_T0_init [1050] L226_T0_init-->L227_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 22581#L227_T0_init [1365] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 22582#L228_T0_init [1173] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 22684#L229_T0_init [1434] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 22685#L230_T0_init [1046] L230_T0_init-->L231_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 21998#L231_T0_init [1074] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 21999#L232_T0_init [1131] L232_T0_init-->L233_T0_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_4 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 22873#L233_T0_init [1571] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 22874#L234_T0_init [1098] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 22039#L235_T0_init [1087] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 22040#L236_T0_init [1549] L236_T0_init-->L237_T0_init: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 22403#L237_T0_init [1262] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 22404#L238_T0_init [1182] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_12) (<= v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 22710#L239_T0_init [1451] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 22711#L240_T0_init [1234] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 21981#L241_T0_init [1064] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 21982#L242_T0_init [1538] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 22877#L243_T0_init [1573] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 22878#L244_T0_init [1336] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 22845#L245_T0_init [1547] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 22846#L246_T0_init [1335] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 22229#L247_T0_init [1167] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 22230#L248_T0_init [1495] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 23705#L249_T0_init [1599] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_27 0)  InVars {}  OutVars{meta.period=v_meta.period_27}  AuxVars[]  AssignedVars[meta.period] 23706#L250_T0_init [1219] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 23692#L251_T0_init [1344] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 23693#L252_T0_init [1291] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 23686#L253_T0_init [1320] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 23687#L254_T0_init [1264] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 23680#L255_T0_init [1039] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 23681#L256_T0_init [1271] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 23673#havocProcedureFINAL_T0_init [1539] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23674#havocProcedureEXIT_T0_init >[1754] havocProcedureEXIT_T0_init-->L333-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23666#L333-D65 [1267] L333-D65-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22046#L333_T0_init [1479] L333_T0_init-->L333_T0_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 23663#L333_T0_init-D26 [1542] L333_T0_init-D26-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22135#_parser_packetParserENTRY_T0_init [1125] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22136#_parser_packetParserENTRY_T0_init-D59 [1523] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22808#startENTRY_T0_init [1222] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 22552#L426_T0_init [1347] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 22553#L426-1_T0_init [1148] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22337#startEXIT_T0_init >[1685] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22338#_parser_packetParserFINAL-D83 [1235] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22044#_parser_packetParserFINAL_T0_init [1093] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22047#_parser_packetParserEXIT_T0_init >[1699] _parser_packetParserEXIT_T0_init-->L334-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22440#L334-D71 [1282] L334-D71-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22104#L334_T0_init [1196] L334_T0_init-->L334_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 23641#L334_T0_init-D41 [1253] L334_T0_init-D41-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22102#verifyChecksumFINAL_T0_init [1109] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22105#verifyChecksumEXIT_T0_init >[1797] verifyChecksumEXIT_T0_init-->L335-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22289#L335-D74 [1198] L335-D74-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22033#L335_T0_init [1169] L335_T0_init-->L335_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22137#L335_T0_init-D38 [1126] L335_T0_init-D38-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22032#ingressENTRY_T0_init [1089] ingressENTRY_T0_init-->L275_T0_init: Formula: (not (= v_hdr.ethernet.etherType_21 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 22035#L275_T0_init [1181] L275_T0_init-->L276_T0_init: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 22901#L276_T0_init [1592] L276_T0_init-->L277_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 22028#L277_T0_init [1172] L277_T0_init-->L277_T0_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22628#L277_T0_init-D53 [1401] L277_T0_init-D53-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22629#protect_c_period.applyENTRY_T0_init [1356] protect_c_period.applyENTRY_T0_init-->L382_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 23701#L382_T0_init [1430] L382_T0_init-->L382-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 24020#L382-1_T0_init [1452] L382-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24019#protect_c_period.applyEXIT_T0_init >[1682] protect_c_period.applyEXIT_T0_init-->L277-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22832#L277-1-D116 [1537] L277-1-D116-->L277-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21904#L277-1_T0_init [1111] L277-1_T0_init-->L277-1_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21903#L277-1_T0_init-D11 [1035] L277-1_T0_init-D11-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21905#protect_c_port_config.applyENTRY_T0_init [1575] protect_c_port_config.applyENTRY_T0_init-->L394_T0_init: Formula: (not (= v_protect_c_port_config.action_run_22 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 22739#L394_T0_init [1474] L394_T0_init-->L394-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 22175#L394-1_T0_init [1498] L394-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24192#protect_c_port_config.applyEXIT_T0_init >[1784] protect_c_port_config.applyEXIT_T0_init-->L278-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22279#L278-D68 [1195] L278-D68-->L278_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22280#L278_T0_init [1546] L278_T0_init-->L280_T0_init: Formula: (= v_protect_c_accepted_22 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_22}  AuxVars[]  AssignedVars[protect_c_accepted] 22366#L280_T0_init [1245] L280_T0_init-->L281_T0_init: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 22367#L281_T0_init [1374] L281_T0_init-->L287_T0_init: Formula: (not (= v_meta.primary_16 v_standard_metadata.ingress_port_20))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 24190#L287_T0_init [1146] L287_T0_init-->L289_T0_init: Formula: (= v_standard_metadata.ingress_port_16 v_meta.secondary_16)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16, meta.secondary=v_meta.secondary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16, meta.secondary=v_meta.secondary_16}  AuxVars[]  AssignedVars[] 22936#L289_T0_init [1156] L289_T0_init-->L290_T0_init: Formula: (= v_protect_c_last_10 (select v_protect_c_last_primary_13 0))  InVars {protect_c_last_primary=v_protect_c_last_primary_13}  OutVars{protect_c_last_primary=v_protect_c_last_primary_13, protect_c_last=v_protect_c_last_10}  AuxVars[]  AssignedVars[protect_c_last] 22937#L290_T0_init [1528] L290_T0_init-->L291_T0_init: Formula: (< v_meta.period_23 (mod (+ (mod v_protect_c_time_19 281474976710656) (* 281474976710655 (mod v_protect_c_last_17 281474976710656))) 281474976710656))  InVars {meta.period=v_meta.period_23, protect_c_time=v_protect_c_time_19, protect_c_last=v_protect_c_last_17}  OutVars{meta.period=v_meta.period_23, protect_c_time=v_protect_c_time_19, protect_c_last=v_protect_c_last_17}  AuxVars[]  AssignedVars[] 22859#L291_T0_init [1559] L291_T0_init-->L287-1_T0_init: Formula: (= v_protect_c_accepted_16 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_16}  AuxVars[]  AssignedVars[protect_c_accepted] 22860#L287-1_T0_init [1482] L287-1_T0_init-->L276-2_T0_init: Formula: (= v_protect_c_accepted_13 v_meta.accepted_15)  InVars {protect_c_accepted=v_protect_c_accepted_13}  OutVars{protect_c_accepted=v_protect_c_accepted_13, meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[meta.accepted] 25394#L276-2_T0_init [1534] L276-2_T0_init-->L298_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {meta.accepted=v_meta.accepted_16}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[] 22487#L298_T0_init [1090] L298_T0_init-->L298_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22653#L298_T0_init-D23 [1412] L298_T0_init-D23-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22654#l2_c_l2_forwarding.applyENTRY_T0_init [1613] l2_c_l2_forwarding.applyENTRY_T0_init-->L326_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_16))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 25393#L326_T0_init [1566] L326_T0_init-->L326-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_22 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 25401#L326-1_T0_init [1031] L326-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25400#l2_c_l2_forwarding.applyEXIT_T0_init >[1750] l2_c_l2_forwarding.applyEXIT_T0_init-->L297-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25399#L297-D110 [1281] L297-D110-->L297_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25398#L297_T0_init [1210] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25396#ingressEXIT_T0_init >[1686] ingressEXIT_T0_init-->L336-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25386#L336-D122 [1283] L336-D122-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25381#L336_T0_init [1076] L336_T0_init-->L336_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25383#L336_T0_init-D35 [1092] L336_T0_init-D35-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25384#egressFINAL_T0_init [1372] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25379#egressEXIT_T0_init >[1724] egressEXIT_T0_init-->L337-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25372#L337-D101 [1106] L337-D101-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25367#L337_T0_init [1255] L337_T0_init-->L337_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25369#L337_T0_init-D2 [1353] L337_T0_init-D2-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25370#createChecksumFINAL_T0_init [1212] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25365#createChecksumEXIT_T0_init >[1769] createChecksumEXIT_T0_init-->L338-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25368#L338-D86 [1251] L338-D86-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25353#L338_T0_init [1128] L338_T0_init-->L340_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 25354#L340_T0_init [1207] L340_T0_init-->L339-1_T0_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 25348#L339-1_T0_init [1615] L339-1_T0_init-->L343_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_30 1))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_30}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[_p4ltl_0] 25349#L343_T0_init [1306] L343_T0_init-->L344_T0_init: Formula: (= v__p4ltl_2_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 25344#L344_T0_init [1192] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_15 v_meta.period_35))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_15, meta.period=v_meta.period_35}  OutVars{_p4ltl_2=v__p4ltl_2_15, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_35}  AuxVars[]  AssignedVars[_p4ltl_1] 25345#L345_T0_init [1138] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_40 v_meta.secondary_27))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[_p4ltl_3] 25340#L346_T0_init [1139] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (< v_meta.period_36 v__p4ltl_2_16))) (or (and (not v__p4ltl_4_8) (not .cse0)) (and v__p4ltl_4_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36}  OutVars{_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 25341#L347_T0_init [1396] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_29))) (or (and (not v__p4ltl_5_8) .cse0) (and v__p4ltl_5_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, meta.primary=v_meta.primary_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 25336#L348_T0_init [1548] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_6] 25337#mainFINAL_T0_init [1288] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25333#mainEXIT_T0_init >[1742] mainEXIT_T0_init-->L354-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25265#L354-1-D104 [1248] L354-1-D104-->L354-1_accept_S2: Formula: (and v__p4ltl_0_9 v__p4ltl_4_9 v__p4ltl_3_9 v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 25199#L354-1_accept_S2 [1239] L354-1_accept_S2-->L354_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21917#L354_accept_S2 [1483] L354_accept_S2-->L354_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25080#L354_accept_S2-D45 [1419] L354_accept_S2-D45-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21901#mainENTRY_accept_S2 [1052] mainENTRY_accept_S2-->mainENTRY_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21952#mainENTRY_accept_S2-D6 [1049] mainENTRY_accept_S2-D6-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22612#havocProcedureENTRY_accept_S2 [1391] havocProcedureENTRY_accept_S2-->L209_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 22613#L209_accept_S2 [1480] L209_accept_S2-->L210_accept_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 21941#L210_accept_S2 [1047] L210_accept_S2-->L211_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 21942#L211_accept_S2 [1588] L211_accept_S2-->L212_accept_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 22318#L212_accept_S2 [1215] L212_accept_S2-->L213_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 22319#L213_accept_S2 [1441] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 22231#L214_accept_S2 [1168] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 22232#L215_accept_S2 [1557] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 22430#L216_accept_S2 [1276] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 22431#L217_accept_S2 [1491] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 22599#L218_accept_S2 [1377] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 22600#L219_accept_S2 [1606] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 22376#L220_accept_S2 [1250] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 22377#L221_accept_S2 [1202] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 22129#L222_accept_S2 [1121] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 22130#L223_accept_S2 [1602] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 22313#L224_accept_S2 [1211] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 22314#L225_accept_S2 [1122] L225_accept_S2-->L226_accept_S2: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 22729#L226_accept_S2 [1464] L226_accept_S2-->L227_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 22730#L227_accept_S2 [1101] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 21900#L228_accept_S2 [1033] L228_accept_S2-->L229_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 21902#L229_accept_S2 [1054] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 22882#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 22883#L231_accept_S2 [1277] L231_accept_S2-->L232_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 22051#L232_accept_S2 [1095] L232_accept_S2-->L233_accept_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 22052#L233_accept_S2 [1358] L233_accept_S2-->L234_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 22223#L234_accept_S2 [1163] L234_accept_S2-->L235_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 22224#L235_accept_S2 [1143] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 22895#L236_accept_S2 [1589] L236_accept_S2-->L237_accept_S2: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 22896#L237_accept_S2 [1178] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 22157#L238_accept_S2 [1137] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 22158#L239_accept_S2 [1326] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 22524#L240_accept_S2 [1330] L240_accept_S2-->L241_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 22525#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 22368#L242_accept_S2 [1246] L242_accept_S2-->L243_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 22369#L243_accept_S2 [1244] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 22562#L244_accept_S2 [1354] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 22563#L245_accept_S2 [1398] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 22514#L246_accept_S2 [1324] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 22515#L247_accept_S2 [1493] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 22398#L248_accept_S2 [1257] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 22399#L249_accept_S2 [1614] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 22805#L250_accept_S2 [1521] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 22806#L251_accept_S2 [1221] L251_accept_S2-->L252_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 22542#L252_accept_S2 [1340] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 22543#L253_accept_S2 [1403] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 22434#L254_accept_S2 [1279] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 22435#L255_accept_S2 [1290] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 22803#L256_accept_S2 [1520] L256_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 22804#havocProcedureFINAL_accept_S2 [1359] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22467#havocProcedureEXIT_accept_S2 >[1662] havocProcedureEXIT_accept_S2-->L333-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22468#L333-D66 [1446] L333-D66-->L333_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22055#L333_accept_S2 [1370] L333_accept_S2-->L333_accept_S2-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22098#L333_accept_S2-D27 [1108] L333_accept_S2-D27-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21956#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 23837#_parser_packetParserENTRY_accept_S2-D60 [1504] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21955#startENTRY_accept_S2 [1053] startENTRY_accept_S2-->L426_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 21957#L426_accept_S2 [1228] L426_accept_S2-->L426-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 22916#L426-1_accept_S2 [1610] L426-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22917#startEXIT_accept_S2 >[1721] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22754#_parser_packetParserFINAL-D84 [1484] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22755#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22054#_parser_packetParserEXIT_accept_S2 >[1704] _parser_packetParserEXIT_accept_S2-->L334-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22057#L334-D72 [1304] L334-D72-->L334_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22187#L334_accept_S2 [1423] L334_accept_S2-->L334_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22185#L334_accept_S2-D42 [1149] L334_accept_S2-D42-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22188#verifyChecksumFINAL_accept_S2 [1132] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22264#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L335-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22266#L335-D75 [1393] L335-D75-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21916#L335_accept_S2 [1038] L335_accept_S2-->L335_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21918#L335_accept_S2-D39 [1418] L335_accept_S2-D39-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24001#ingressENTRY_accept_S2 [1364] ingressENTRY_accept_S2-->L275_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 22454#L275_accept_S2 [1289] L275_accept_S2-->L276_accept_S2: Formula: (= v_meta.accepted_20 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 22455#L276_accept_S2 [1170] L276_accept_S2-->L277_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 22204#L277_accept_S2 [1543] L277_accept_S2-->L277_accept_S2-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22203#L277_accept_S2-D54 [1155] L277_accept_S2-D54-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22205#protect_c_period.applyENTRY_accept_S2 [1141] protect_c_period.applyENTRY_accept_S2-->L382_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 22686#L382_accept_S2 [1436] L382_accept_S2-->L382-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 22470#L382-1_accept_S2 [1541] L382-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23528#protect_c_period.applyEXIT_accept_S2 >[1710] protect_c_period.applyEXIT_accept_S2-->L277-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23529#L277-1-D117 [1232] L277-1-D117-->L277-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21939#L277-1_accept_S2 [1077] L277-1_accept_S2-->L277-1_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22004#L277-1_accept_S2-D12 [1059] L277-1_accept_S2-D12-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24876#protect_c_port_config.applyENTRY_accept_S2 [1513] protect_c_port_config.applyENTRY_accept_S2-->L394_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 22013#L394_accept_S2 [1082] L394_accept_S2-->L394-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 21940#L394-1_accept_S2 [1242] L394-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22361#protect_c_port_config.applyEXIT_accept_S2 >[1775] protect_c_port_config.applyEXIT_accept_S2-->L278-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22716#L278-D69 [1457] L278-D69-->L278_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22717#L278_accept_S2 [1603] L278_accept_S2-->L280_accept_S2: Formula: (= v_protect_c_accepted_14 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 22861#L280_accept_S2 [1560] L280_accept_S2-->L281_accept_S2: Formula: (= v_protect_c_time_18 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 22862#L281_accept_S2 [1563] L281_accept_S2-->L287_accept_S2: Formula: (not (= v_meta.primary_20 v_standard_metadata.ingress_port_34))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 22863#L287_accept_S2 [1190] L287_accept_S2-->L289_accept_S2: Formula: (= v_standard_metadata.ingress_port_21 v_meta.secondary_18)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, meta.secondary=v_meta.secondary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, meta.secondary=v_meta.secondary_18}  AuxVars[]  AssignedVars[] 22934#L289_accept_S2 [1278] L289_accept_S2-->L290_accept_S2: Formula: (= v_protect_c_last_15 (select v_protect_c_last_primary_14 0))  InVars {protect_c_last_primary=v_protect_c_last_primary_14}  OutVars{protect_c_last_primary=v_protect_c_last_primary_14, protect_c_last=v_protect_c_last_15}  AuxVars[]  AssignedVars[protect_c_last] 22935#L290_accept_S2 [1579] L290_accept_S2-->L291_accept_S2: Formula: (< v_meta.period_19 (mod (+ (mod v_protect_c_time_12 281474976710656) (* (mod v_protect_c_last_11 281474976710656) 281474976710655)) 281474976710656))  InVars {meta.period=v_meta.period_19, protect_c_time=v_protect_c_time_12, protect_c_last=v_protect_c_last_11}  OutVars{meta.period=v_meta.period_19, protect_c_time=v_protect_c_time_12, protect_c_last=v_protect_c_last_11}  AuxVars[]  AssignedVars[] 22189#L291_accept_S2 [1151] L291_accept_S2-->L287-1_accept_S2: Formula: (= v_protect_c_accepted_20 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_20}  AuxVars[]  AssignedVars[protect_c_accepted] 22190#L287-1_accept_S2 [1159] L287-1_accept_S2-->L276-2_accept_S2: Formula: (= v_protect_c_accepted_18 v_meta.accepted_19)  InVars {protect_c_accepted=v_protect_c_accepted_18}  OutVars{protect_c_accepted=v_protect_c_accepted_18, meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 25142#L276-2_accept_S2 [1386] L276-2_accept_S2-->L297_accept_S2: Formula: (not (= v_meta.accepted_26 1))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[] 25143#L297_accept_S2 [1404] L297_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25133#ingressEXIT_accept_S2 >[1760] ingressEXIT_accept_S2-->L336-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25134#L336-D123 [1432] L336-D123-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25129#L336_accept_S2 [1413] L336_accept_S2-->L336_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25130#L336_accept_S2-D36 [1311] L336_accept_S2-D36-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25131#egressFINAL_accept_S2 [1188] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25127#egressEXIT_accept_S2 >[1726] egressEXIT_accept_S2-->L337-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25119#L337-D102 [1110] L337-D102-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25116#L337_accept_S2 [1522] L337_accept_S2-->L337_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25117#L337_accept_S2-D3 [1569] L337_accept_S2-D3-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25118#createChecksumFINAL_accept_S2 [1258] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25114#createChecksumEXIT_accept_S2 >[1717] createChecksumEXIT_accept_S2-->L338-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25105#L338-D87 [1405] L338-D87-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25101#L338_accept_S2 [1462] L338_accept_S2-->L340_accept_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 25097#L340_accept_S2 [1297] L340_accept_S2-->L339-1_accept_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 25095#L339-1_accept_S2 [1332] L339-1_accept_S2-->L343_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 1))) (or (and v__p4ltl_0_8 .cse0) (and (not v__p4ltl_0_8) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 25093#L343_accept_S2 [1511] L343_accept_S2-->L344_accept_S2: Formula: (= v__p4ltl_2_14 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_14, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 25091#L344_accept_S2 [1502] L344_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_33))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_33}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_33}  AuxVars[]  AssignedVars[_p4ltl_1] 25089#L345_accept_S2 [1313] L345_accept_S2-->L346_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_41 v_meta.secondary_28))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and .cse0 v__p4ltl_3_7)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[_p4ltl_3] 25087#L346_accept_S2 [1554] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (< v_meta.period_31 v__p4ltl_2_8))) (or (and (not .cse0) (not v__p4ltl_4_6)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 25085#L347_accept_S2 [1094] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_26))) (or (and v__p4ltl_5_7 (not .cse0)) (and (not v__p4ltl_5_7) .cse0)))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, meta.primary=v_meta.primary_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 25083#L348_accept_S2 [1036] L348_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_6_8) (and (not v__p4ltl_6_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_6=v__p4ltl_6_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_6] 25081#mainFINAL_accept_S2 [1205] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25078#mainEXIT_accept_S2 >[1739] mainEXIT_accept_S2-->L354-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25011#L354-1-D105 [1345] L354-1-D105-->L354-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_12 v__p4ltl_5_12 v__p4ltl_3_10 (not v__p4ltl_0_10))  InVars {_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  OutVars{_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  AuxVars[]  AssignedVars[] 25008#L354-1_accept_S3 
[2023-01-16 04:14:08,778 INFO  L754   eck$LassoCheckResult]: Loop: 25008#L354-1_accept_S3 [1381] L354-1_accept_S3-->L354_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22149#L354_accept_S3 [1328] L354_accept_S3-->L354_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22523#L354_accept_S3-D43 [1341] L354_accept_S3-D43-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21914#mainENTRY_accept_S3 [1461] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22728#mainENTRY_accept_S3-D4 [1325] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22870#havocProcedureENTRY_accept_S3 [1568] havocProcedureENTRY_accept_S3-->L209_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 22871#L209_accept_S3 [1499] L209_accept_S3-->L210_accept_S3: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 22864#L210_accept_S3 [1564] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 22865#L211_accept_S3 [1611] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 22347#L212_accept_S3 [1231] L212_accept_S3-->L213_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 22348#L213_accept_S3 [1428] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 22718#L214_accept_S3 [1456] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 22719#L215_accept_S3 [1158] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 22694#L216_accept_S3 [1440] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 22695#L217_accept_S3 [1378] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 22897#L218_accept_S3 [1590] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 22898#L219_accept_S3 [1113] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 22791#L220_accept_S3 [1509] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 22792#L221_accept_S3 [1376] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 22424#L222_accept_S3 [1272] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 22425#L223_accept_S3 [1295] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 22609#L224_accept_S3 [1387] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 22610#L225_accept_S3 [1586] L225_accept_S3-->L226_accept_S3: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 21913#L226_accept_S3 [1037] L226_accept_S3-->L227_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 21915#L227_accept_S3 [1458] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 22496#L228_accept_S3 [1312] L228_accept_S3-->L229_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 22497#L229_accept_S3 [1351] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 22712#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_32 65536) (<= 0 v_hdr.ethernet.etherType_32))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[] 22713#L231_accept_S3 [1238] L231_accept_S3-->L232_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 22740#L232_accept_S3 [1475] L232_accept_S3-->L233_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 22741#L233_accept_S3 [1105] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 22583#L234_accept_S3 [1366] L234_accept_S3-->L235_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 22584#L235_accept_S3 [1390] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 22857#L236_accept_S3 [1556] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 22858#L237_accept_S3 [1209] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 21936#L238_accept_S3 [1044] L238_accept_S3-->L239_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 21937#L239_accept_S3 [1476] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 22041#L240_accept_S3 [1091] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 22042#L241_accept_S3 [1551] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 22731#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 22732#L243_accept_S3 [1334] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 22556#L244_accept_S3 [1349] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 22557#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 22333#L246_accept_S3 [1225] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 22334#L247_accept_S3 [1572] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 22241#L248_accept_S3 [1174] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 22242#L249_accept_S3 [1150] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 22618#L250_accept_S3 [1394] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 22619#L251_accept_S3 [1223] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 22646#L252_accept_S3 [1410] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 22647#L253_accept_S3 [1153] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 22539#L254_accept_S3 [1338] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 22540#L255_accept_S3 [1416] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 22665#L256_accept_S3 [1421] L256_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 22666#havocProcedureFINAL_accept_S3 [1164] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21994#havocProcedureEXIT_accept_S3 >[1792] havocProcedureEXIT_accept_S3-->L333-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21995#L333-D64 [1134] L333-D64-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22199#L333_accept_S3 [1362] L333_accept_S3-->L333_accept_S3-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22671#L333_accept_S3-D25 [1425] L333_accept_S3-D25-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22672#_parser_packetParserENTRY_accept_S3 [1261] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24257#_parser_packetParserENTRY_accept_S3-D58 [1062] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22779#startENTRY_accept_S3 [1500] startENTRY_accept_S3-->L426_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 22780#L426_accept_S3 [1515] L426_accept_S3-->L426-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 22818#L426-1_accept_S3 [1527] L426-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22819#startEXIT_accept_S3 >[1681] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22198#_parser_packetParserFINAL-D82 [1152] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22200#_parser_packetParserFINAL_accept_S3 [1530] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22573#_parser_packetParserEXIT_accept_S3 >[1617] _parser_packetParserEXIT_accept_S3-->L334-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22574#L334-D70 [1241] L334-D70-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22688#L334_accept_S3 [1426] L334_accept_S3-->L334_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22687#L334_accept_S3-D40 [1437] L334_accept_S3-D40-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22690#verifyChecksumFINAL_accept_S3 [1519] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22906#verifyChecksumEXIT_accept_S3 >[1720] verifyChecksumEXIT_accept_S3-->L335-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22907#L335-D73 [1086] L335-D73-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21898#L335_accept_S3 [1133] L335_accept_S3-->L335_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22150#L335_accept_S3-D37 [1342] L335_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24650#ingressENTRY_accept_S3 [1389] ingressENTRY_accept_S3-->L275_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 22508#L275_accept_S3 [1321] L275_accept_S3-->L276_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 22509#L276_accept_S3 [1071] L276_accept_S3-->L277_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 21928#L277_accept_S3 [1392] L277_accept_S3-->L277_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22616#L277_accept_S3-D52 [1166] L277_accept_S3-D52-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22812#protect_c_period.applyENTRY_accept_S3 [1525] protect_c_period.applyENTRY_accept_S3-->L382_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 21927#L382_accept_S3 [1041] L382_accept_S3-->L382-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 21930#L382-1_accept_S3 [1073] L382-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22088#protect_c_period.applyEXIT_accept_S3 >[1777] protect_c_period.applyEXIT_accept_S3-->L277-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22089#L277-1-D115 [1406] L277-1-D115-->L277-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22170#L277-1_accept_S3 [1508] L277-1_accept_S3-->L277-1_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22506#L277-1_accept_S3-D10 [1319] L277-1_accept_S3-D10-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22507#protect_c_port_config.applyENTRY_accept_S3 [1582] protect_c_port_config.applyENTRY_accept_S3-->L394_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 22886#L394_accept_S3 [1067] L394_accept_S3-->L394-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 22262#L394-1_accept_S3 [1185] L394-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22263#protect_c_port_config.applyEXIT_accept_S3 >[1666] protect_c_port_config.applyEXIT_accept_S3-->L278-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22839#L278-D67 [1605] L278-D67-->L278_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22133#L278_accept_S3 [1124] L278_accept_S3-->L280_accept_S3: Formula: (= v_protect_c_accepted_15 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_15}  AuxVars[]  AssignedVars[protect_c_accepted] 22134#L280_accept_S3 [1540] L280_accept_S3-->L281_accept_S3: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 22837#L281_accept_S3 [1200] L281_accept_S3-->L287_accept_S3: Formula: (not (= v_meta.primary_18 v_standard_metadata.ingress_port_32))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 22938#L287_accept_S3 [1103] L287_accept_S3-->L287-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_24 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 22940#L287-1_accept_S3 [1490] L287-1_accept_S3-->L276-2_accept_S3: Formula: (= v_protect_c_accepted_17 v_meta.accepted_18)  InVars {protect_c_accepted=v_protect_c_accepted_17}  OutVars{protect_c_accepted=v_protect_c_accepted_17, meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[meta.accepted] 22787#L276-2_accept_S3 [1507] L276-2_accept_S3-->L297_accept_S3: Formula: (not (= v_meta.accepted_24 1))  InVars {meta.accepted=v_meta.accepted_24}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[] 22788#L297_accept_S3 [1032] L297_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25255#ingressEXIT_accept_S3 >[1759] ingressEXIT_accept_S3-->L336-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25254#L336-D121 [1501] L336-D121-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25249#L336_accept_S3 [1375] L336_accept_S3-->L336_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25251#L336_accept_S3-D34 [1197] L336_accept_S3-D34-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25252#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25248#egressEXIT_accept_S3 >[1745] egressEXIT_accept_S3-->L337-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25246#L337-D100 [1383] L337-D100-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25235#L337_accept_S3 [1162] L337_accept_S3-->L337_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25237#L337_accept_S3-D1 [1445] L337_accept_S3-D1-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25238#createChecksumFINAL_accept_S3 [1057] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25234#createChecksumEXIT_accept_S3 >[1659] createChecksumEXIT_accept_S3-->L338-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25231#L338-D85 [1545] L338-D85-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25223#L338_accept_S3 [1302] L338_accept_S3-->L340_accept_S3: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 25219#L340_accept_S3 [1384] L340_accept_S3-->L339-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 25216#L339-1_accept_S3 [1249] L339-1_accept_S3-->L343_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 1))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 25214#L343_accept_S3 [1487] L343_accept_S3-->L344_accept_S3: Formula: (= v__p4ltl_2_13 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_13, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 25212#L344_accept_S3 [1180] L344_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_11 v_meta.period_34))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_11, meta.period=v_meta.period_34}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_34}  AuxVars[]  AssignedVars[_p4ltl_1] 25210#L345_accept_S3 [1317] L345_accept_S3-->L346_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 25208#L346_accept_S3 [1220] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (< v_meta.period_32 v__p4ltl_2_9))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 25206#L347_accept_S3 [1337] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_24 v_meta.secondary_25))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_24, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, meta.primary=v_meta.primary_24, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 25204#L348_accept_S3 [1161] L348_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_6] 25202#mainFINAL_accept_S3 [1157] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25200#mainEXIT_accept_S3 >[1796] mainEXIT_accept_S3-->L354-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25012#L354-1-D103 [1213] L354-1-D103-->L354-1_accept_S3: Formula: (and v__p4ltl_6_11 v__p4ltl_5_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  AuxVars[]  AssignedVars[] 25008#L354-1_accept_S3 
[2023-01-16 04:14:08,779 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:14:08,780 INFO  L85        PathProgramCache]: Analyzing trace with hash -1537066823, now seen corresponding path program 1 times
[2023-01-16 04:14:08,780 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:14:08,780 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1891866178]
[2023-01-16 04:14:08,780 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:14:08,781 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:14:08,801 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:08,858 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:14:08,863 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:08,951 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:08,955 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:08,962 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:14:08,963 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:08,967 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:08,968 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:08,970 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:14:08,970 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:08,979 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:14:08,981 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:08,985 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:14:08,987 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:08,992 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:14:08,993 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:08,999 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 27
[2023-01-16 04:14:09,000 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:09,001 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 110
[2023-01-16 04:14:09,002 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:09,002 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 115
[2023-01-16 04:14:09,003 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:09,004 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 136
[2023-01-16 04:14:09,016 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:09,026 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:09,029 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:09,032 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:14:09,032 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:09,033 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:09,034 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:09,035 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:14:09,035 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:09,036 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:14:09,038 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:09,046 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:14:09,046 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:09,047 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:14:09,048 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:09,048 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 103
[2023-01-16 04:14:09,049 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:09,049 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 04:14:09,050 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:09,051 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:14:09,051 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:14:09,051 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1891866178]
[2023-01-16 04:14:09,051 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1891866178] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:14:09,051 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:14:09,051 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [12] imperfect sequences [] total 12
[2023-01-16 04:14:09,052 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [716384868]
[2023-01-16 04:14:09,052 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:14:09,052 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:14:09,052 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:14:09,052 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-01-16 04:14:09,053 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=36, Invalid=96, Unknown=0, NotChecked=0, Total=132
[2023-01-16 04:14:09,053 INFO  L87              Difference]: Start difference. First operand 4043 states and 4540 transitions. cyclomatic complexity: 503 Second operand  has 12 states, 12 states have (on average 18.25) internal successors, (219), 4 states have internal predecessors, (219), 2 states have call successors, (22), 9 states have call predecessors, (22), 2 states have return successors, (21), 2 states have call predecessors, (21), 2 states have call successors, (21)
[2023-01-16 04:14:11,156 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:14:11,156 INFO  L93              Difference]: Finished difference Result 7296 states and 9291 transitions.
[2023-01-16 04:14:11,157 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 38 states. 
[2023-01-16 04:14:11,157 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 7296 states and 9291 transitions.
[2023-01-16 04:14:11,189 INFO  L131   ngComponentsAnalysis]: Automaton has 6 accepting balls. 84
[2023-01-16 04:14:11,236 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 7296 states to 7296 states and 9291 transitions.
[2023-01-16 04:14:11,236 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 4524
[2023-01-16 04:14:11,240 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 4524
[2023-01-16 04:14:11,240 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 7296 states and 9291 transitions.
[2023-01-16 04:14:11,252 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:14:11,252 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 7296 states and 9291 transitions.
[2023-01-16 04:14:11,258 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 7296 states and 9291 transitions.
[2023-01-16 04:14:11,344 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 7296 to 4227.
[2023-01-16 04:14:11,348 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 4227 states, 3329 states have (on average 1.049864824271553) internal successors, (3495), 3334 states have internal predecessors, (3495), 447 states have call successors, (447), 333 states have call predecessors, (447), 451 states have return successors, (738), 560 states have call predecessors, (738), 446 states have call successors, (738)
[2023-01-16 04:14:11,356 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 4227 states to 4227 states and 4680 transitions.
[2023-01-16 04:14:11,356 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 4227 states and 4680 transitions.
[2023-01-16 04:14:11,357 INFO  L399   stractBuchiCegarLoop]: Abstraction has 4227 states and 4680 transitions.
[2023-01-16 04:14:11,357 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 9 ============
[2023-01-16 04:14:11,357 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 4227 states and 4680 transitions.
[2023-01-16 04:14:11,365 INFO  L131   ngComponentsAnalysis]: Automaton has 3 accepting balls. 27
[2023-01-16 04:14:11,365 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:14:11,365 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:14:11,366 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:11,366 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:11,369 INFO  L752   eck$LassoCheckResult]: Stem: 33905#ULTIMATE.startENTRY_NONWA [1127] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34076#L354-1_T0_init [1055] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35112#L354_T0_init [1380] L354_T0_init-->L354_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35286#L354_T0_init-D44 [1034] L354_T0_init-D44-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35307#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35308#mainENTRY_T0_init-D5 [1570] mainENTRY_T0_init-D5-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35408#havocProcedureENTRY_T0_init [1315] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 35406#L209_T0_init [1327] L209_T0_init-->L210_T0_init: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 35404#L210_T0_init [1478] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_37 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_37}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 35403#L211_T0_init [1193] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 35402#L212_T0_init [1273] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 35401#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 35399#L214_T0_init [1254] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 35397#L215_T0_init [1533] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 35395#L216_T0_init [1160] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 35393#L217_T0_init [1472] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 35391#L218_T0_init [1274] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 35389#L219_T0_init [1287] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 35387#L220_T0_init [1608] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 35385#L221_T0_init [1292] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 35383#L222_T0_init [1061] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 35381#L223_T0_init [1051] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 35379#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 35377#L225_T0_init [1097] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 35375#L226_T0_init [1050] L226_T0_init-->L227_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 35373#L227_T0_init [1365] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 35371#L228_T0_init [1173] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 35369#L229_T0_init [1434] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 35367#L230_T0_init [1046] L230_T0_init-->L231_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 35365#L231_T0_init [1074] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 35363#L232_T0_init [1131] L232_T0_init-->L233_T0_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_4 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 35361#L233_T0_init [1571] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 35359#L234_T0_init [1098] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 35357#L235_T0_init [1087] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 35355#L236_T0_init [1549] L236_T0_init-->L237_T0_init: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 35353#L237_T0_init [1262] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 35351#L238_T0_init [1182] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_12) (<= v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 35349#L239_T0_init [1451] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 35347#L240_T0_init [1234] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 35345#L241_T0_init [1064] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 35343#L242_T0_init [1538] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 35341#L243_T0_init [1573] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 35339#L244_T0_init [1336] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 35337#L245_T0_init [1547] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 35335#L246_T0_init [1335] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 35333#L247_T0_init [1167] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 35331#L248_T0_init [1495] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 35329#L249_T0_init [1599] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_27 0)  InVars {}  OutVars{meta.period=v_meta.period_27}  AuxVars[]  AssignedVars[meta.period] 35327#L250_T0_init [1219] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 35325#L251_T0_init [1344] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 35323#L252_T0_init [1291] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 35321#L253_T0_init [1320] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 35319#L254_T0_init [1264] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 35317#L255_T0_init [1039] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 35315#L256_T0_init [1271] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 35313#havocProcedureFINAL_T0_init [1539] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35306#havocProcedureEXIT_T0_init >[1754] havocProcedureEXIT_T0_init-->L333-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35304#L333-D65 [1267] L333-D65-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35296#L333_T0_init [1479] L333_T0_init-->L333_T0_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35298#L333_T0_init-D26 [1542] L333_T0_init-D26-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35410#_parser_packetParserENTRY_T0_init [1125] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35411#_parser_packetParserENTRY_T0_init-D59 [1523] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35414#startENTRY_T0_init [1222] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 35413#L426_T0_init [1347] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 35412#L426-1_T0_init [1148] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35409#startEXIT_T0_init >[1685] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35407#_parser_packetParserFINAL-D83 [1235] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35405#_parser_packetParserFINAL_T0_init [1093] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35294#_parser_packetParserEXIT_T0_init >[1699] _parser_packetParserEXIT_T0_init-->L334-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35297#L334-D71 [1282] L334-D71-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34041#L334_T0_init [1196] L334_T0_init-->L334_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35292#L334_T0_init-D41 [1253] L334_T0_init-D41-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34039#verifyChecksumFINAL_T0_init [1109] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34042#verifyChecksumEXIT_T0_init >[1797] verifyChecksumEXIT_T0_init-->L335-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35289#L335-D74 [1198] L335-D74-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33981#L335_T0_init [1169] L335_T0_init-->L335_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34075#L335_T0_init-D38 [1126] L335_T0_init-D38-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33979#ingressENTRY_T0_init [1089] ingressENTRY_T0_init-->L275_T0_init: Formula: (not (= v_hdr.ethernet.etherType_21 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 33982#L275_T0_init [1181] L275_T0_init-->L276_T0_init: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 35985#L276_T0_init [1592] L276_T0_init-->L277_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 34350#L277_T0_init [1172] L277_T0_init-->L277_T0_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35983#L277_T0_init-D53 [1401] L277_T0_init-D53-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35999#protect_c_period.applyENTRY_T0_init [1356] protect_c_period.applyENTRY_T0_init-->L382_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 35996#L382_T0_init [1430] L382_T0_init-->L382-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 35994#L382-1_T0_init [1452] L382-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35982#protect_c_period.applyEXIT_T0_init >[1682] protect_c_period.applyEXIT_T0_init-->L277-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35981#L277-1-D116 [1537] L277-1-D116-->L277-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34062#L277-1_T0_init [1111] L277-1_T0_init-->L277-1_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35980#L277-1_T0_init-D11 [1035] L277-1_T0_init-D11-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35993#protect_c_port_config.applyENTRY_T0_init [1575] protect_c_port_config.applyENTRY_T0_init-->L394_T0_init: Formula: (not (= v_protect_c_port_config.action_run_22 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 35986#L394_T0_init [1474] L394_T0_init-->L394-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 35984#L394-1_T0_init [1498] L394-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35979#protect_c_port_config.applyEXIT_T0_init >[1784] protect_c_port_config.applyEXIT_T0_init-->L278-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34205#L278-D68 [1195] L278-D68-->L278_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34206#L278_T0_init [1546] L278_T0_init-->L280_T0_init: Formula: (= v_protect_c_accepted_22 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_22}  AuxVars[]  AssignedVars[protect_c_accepted] 35429#L280_T0_init [1245] L280_T0_init-->L281_T0_init: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 35425#L281_T0_init [1374] L281_T0_init-->L287_T0_init: Formula: (not (= v_meta.primary_16 v_standard_metadata.ingress_port_20))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 35421#L287_T0_init [1146] L287_T0_init-->L289_T0_init: Formula: (= v_standard_metadata.ingress_port_16 v_meta.secondary_16)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16, meta.secondary=v_meta.secondary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16, meta.secondary=v_meta.secondary_16}  AuxVars[]  AssignedVars[] 35419#L289_T0_init [1156] L289_T0_init-->L290_T0_init: Formula: (= v_protect_c_last_10 (select v_protect_c_last_primary_13 0))  InVars {protect_c_last_primary=v_protect_c_last_primary_13}  OutVars{protect_c_last_primary=v_protect_c_last_primary_13, protect_c_last=v_protect_c_last_10}  AuxVars[]  AssignedVars[protect_c_last] 35417#L290_T0_init [1528] L290_T0_init-->L291_T0_init: Formula: (< v_meta.period_23 (mod (+ (mod v_protect_c_time_19 281474976710656) (* 281474976710655 (mod v_protect_c_last_17 281474976710656))) 281474976710656))  InVars {meta.period=v_meta.period_23, protect_c_time=v_protect_c_time_19, protect_c_last=v_protect_c_last_17}  OutVars{meta.period=v_meta.period_23, protect_c_time=v_protect_c_time_19, protect_c_last=v_protect_c_last_17}  AuxVars[]  AssignedVars[] 34673#L291_T0_init [1559] L291_T0_init-->L287-1_T0_init: Formula: (= v_protect_c_accepted_16 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_16}  AuxVars[]  AssignedVars[protect_c_accepted] 34594#L287-1_T0_init [1482] L287-1_T0_init-->L276-2_T0_init: Formula: (= v_protect_c_accepted_13 v_meta.accepted_15)  InVars {protect_c_accepted=v_protect_c_accepted_13}  OutVars{protect_c_accepted=v_protect_c_accepted_13, meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[meta.accepted] 34595#L276-2_T0_init [1534] L276-2_T0_init-->L298_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {meta.accepted=v_meta.accepted_16}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[] 33838#L298_T0_init [1090] L298_T0_init-->L298_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33985#L298_T0_init-D23 [1412] L298_T0_init-D23-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34520#l2_c_l2_forwarding.applyENTRY_T0_init [1613] l2_c_l2_forwarding.applyENTRY_T0_init-->L326_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_16))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 34677#L326_T0_init [1566] L326_T0_init-->L326-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_22 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 33837#L326-1_T0_init [1031] L326-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33839#l2_c_l2_forwarding.applyEXIT_T0_init >[1750] l2_c_l2_forwarding.applyEXIT_T0_init-->L297-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36216#L297-D110 [1281] L297-D110-->L297_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36211#L297_T0_init [1210] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36202#ingressEXIT_T0_init >[1686] ingressEXIT_T0_init-->L336-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36201#L336-D122 [1283] L336-D122-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36199#L336_T0_init [1076] L336_T0_init-->L336_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36200#L336_T0_init-D35 [1092] L336_T0_init-D35-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36204#egressFINAL_T0_init [1372] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36197#egressEXIT_T0_init >[1724] egressEXIT_T0_init-->L337-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36196#L337-D101 [1106] L337-D101-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34243#L337_T0_init [1255] L337_T0_init-->L337_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34303#L337_T0_init-D2 [1353] L337_T0_init-D2-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34242#createChecksumFINAL_T0_init [1212] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34244#createChecksumEXIT_T0_init >[1769] createChecksumEXIT_T0_init-->L338-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36178#L338-D86 [1251] L338-D86-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36174#L338_T0_init [1128] L338_T0_init-->L340_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 36170#L340_T0_init [1207] L340_T0_init-->L339-1_T0_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 36168#L339-1_T0_init [1615] L339-1_T0_init-->L343_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_30 1))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_30}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[_p4ltl_0] 36166#L343_T0_init [1306] L343_T0_init-->L344_T0_init: Formula: (= v__p4ltl_2_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 36164#L344_T0_init [1192] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_15 v_meta.period_35))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_15, meta.period=v_meta.period_35}  OutVars{_p4ltl_2=v__p4ltl_2_15, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_35}  AuxVars[]  AssignedVars[_p4ltl_1] 36162#L345_T0_init [1138] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_40 v_meta.secondary_27))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[_p4ltl_3] 36160#L346_T0_init [1139] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (< v_meta.period_36 v__p4ltl_2_16))) (or (and (not v__p4ltl_4_8) (not .cse0)) (and v__p4ltl_4_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36}  OutVars{_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 36158#L347_T0_init [1396] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_29))) (or (and (not v__p4ltl_5_8) .cse0) (and v__p4ltl_5_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, meta.primary=v_meta.primary_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 36156#L348_T0_init [1548] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_6] 36154#mainFINAL_T0_init [1288] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36150#mainEXIT_T0_init >[1742] mainEXIT_T0_init-->L354-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36151#L354-1-D104 [1248] L354-1-D104-->L354-1_accept_S2: Formula: (and v__p4ltl_0_9 v__p4ltl_4_9 v__p4ltl_3_9 v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 36374#L354-1_accept_S2 [1239] L354-1_accept_S2-->L354_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34393#L354_accept_S2 [1483] L354_accept_S2-->L354_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34528#L354_accept_S2-D45 [1419] L354_accept_S2-D45-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33892#mainENTRY_accept_S2 [1052] mainENTRY_accept_S2-->mainENTRY_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33891#mainENTRY_accept_S2-D6 [1049] mainENTRY_accept_S2-D6-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33893#havocProcedureENTRY_accept_S2 [1391] havocProcedureENTRY_accept_S2-->L209_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 34589#L209_accept_S2 [1480] L209_accept_S2-->L210_accept_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 34590#L210_accept_S2 [1047] L210_accept_S2-->L211_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 34695#L211_accept_S2 [1588] L211_accept_S2-->L212_accept_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 34696#L212_accept_S2 [1215] L212_accept_S2-->L213_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 34556#L213_accept_S2 [1441] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 34557#L214_accept_S2 [1168] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 34668#L215_accept_S2 [1557] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 34669#L216_accept_S2 [1276] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 34603#L217_accept_S2 [1491] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 34604#L218_accept_S2 [1377] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 34705#L219_accept_S2 [1606] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 34706#L220_accept_S2 [1250] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 34217#L221_accept_S2 [1202] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 34218#L222_accept_S2 [1121] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 34702#L223_accept_S2 [1602] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 34703#L224_accept_S2 [1211] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 34069#L225_accept_S2 [1122] L225_accept_S2-->L226_accept_S2: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 34070#L226_accept_S2 [1464] L226_accept_S2-->L227_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 34012#L227_accept_S2 [1101] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 34013#L228_accept_S2 [1033] L228_accept_S2-->L229_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 33902#L229_accept_S2 [1054] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 33903#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 34343#L231_accept_S2 [1277] L231_accept_S2-->L232_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 34344#L232_accept_S2 [1095] L232_accept_S2-->L233_accept_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 34455#L233_accept_S2 [1358] L233_accept_S2-->L234_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 34456#L234_accept_S2 [1163] L234_accept_S2-->L235_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 34103#L235_accept_S2 [1143] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 34104#L236_accept_S2 [1589] L236_accept_S2-->L237_accept_S2: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 34177#L237_accept_S2 [1178] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 34178#L238_accept_S2 [1137] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 34418#L239_accept_S2 [1326] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 34419#L240_accept_S2 [1330] L240_accept_S2-->L241_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 34580#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 34581#L242_accept_S2 [1246] L242_accept_S2-->L243_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 34284#L243_accept_S2 [1244] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 34285#L244_accept_S2 [1354] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 34498#L245_accept_S2 [1398] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 34499#L246_accept_S2 [1324] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 34606#L247_accept_S2 [1493] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 34607#L248_accept_S2 [1257] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 34712#L249_accept_S2 [1614] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 34713#L250_accept_S2 [1521] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 34253#L251_accept_S2 [1221] L251_accept_S2-->L252_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 34254#L252_accept_S2 [1340] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 34506#L253_accept_S2 [1403] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 34507#L254_accept_S2 [1279] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 34371#L255_accept_S2 [1290] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 34372#L256_accept_S2 [1520] L256_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 34457#havocProcedureFINAL_accept_S2 [1359] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34458#havocProcedureEXIT_accept_S2 >[1662] havocProcedureEXIT_accept_S2-->L333-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34561#L333-D66 [1446] L333-D66-->L333_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34001#L333_accept_S2 [1370] L333_accept_S2-->L333_accept_S2-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34035#L333_accept_S2-D27 [1108] L333_accept_S2-D27-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33900#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36511#_parser_packetParserENTRY_accept_S2-D60 [1504] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33899#startENTRY_accept_S2 [1053] startENTRY_accept_S2-->L426_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 33901#L426_accept_S2 [1228] L426_accept_S2-->L426-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 34709#L426-1_accept_S2 [1610] L426-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34710#startEXIT_accept_S2 >[1721] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34597#_parser_packetParserFINAL-D84 [1484] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34598#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34000#_parser_packetParserEXIT_accept_S2 >[1704] _parser_packetParserEXIT_accept_S2-->L334-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34003#L334-D72 [1304] L334-D72-->L334_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34117#L334_accept_S2 [1423] L334_accept_S2-->L334_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34115#L334_accept_S2-D42 [1149] L334_accept_S2-D42-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34118#verifyChecksumFINAL_accept_S2 [1132] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34191#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L335-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34193#L335-D75 [1393] L335-D75-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33954#L335_accept_S2 [1038] L335_accept_S2-->L335_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33863#L335_accept_S2-D39 [1418] L335_accept_S2-D39-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34527#ingressENTRY_accept_S2 [1364] ingressENTRY_accept_S2-->L275_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 34368#L275_accept_S2 [1289] L275_accept_S2-->L276_accept_S2: Formula: (= v_meta.accepted_20 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 34369#L276_accept_S2 [1170] L276_accept_S2-->L277_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 34134#L277_accept_S2 [1543] L277_accept_S2-->L277_accept_S2-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34133#L277_accept_S2-D54 [1155] L277_accept_S2-D54-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34135#protect_c_period.applyENTRY_accept_S2 [1141] protect_c_period.applyENTRY_accept_S2-->L382_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 34548#L382_accept_S2 [1436] L382_accept_S2-->L382-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 34379#L382-1_accept_S2 [1541] L382-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35100#protect_c_period.applyEXIT_accept_S2 >[1710] protect_c_period.applyEXIT_accept_S2-->L277-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35101#L277-1-D117 [1232] L277-1-D117-->L277-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33884#L277-1_accept_S2 [1077] L277-1_accept_S2-->L277-1_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34741#L277-1_accept_S2-D12 [1059] L277-1_accept_S2-D12-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37598#protect_c_port_config.applyENTRY_accept_S2 [1513] protect_c_port_config.applyENTRY_accept_S2-->L394_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 33959#L394_accept_S2 [1082] L394_accept_S2-->L394-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 33885#L394-1_accept_S2 [1242] L394-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34281#protect_c_port_config.applyEXIT_accept_S2 >[1775] protect_c_port_config.applyEXIT_accept_S2-->L278-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34740#L278-D69 [1457] L278-D69-->L278_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34739#L278_accept_S2 [1603] L278_accept_S2-->L280_accept_S2: Formula: (= v_protect_c_accepted_14 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 34736#L280_accept_S2 [1560] L280_accept_S2-->L281_accept_S2: Formula: (= v_protect_c_time_18 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 34732#L281_accept_S2 [1562] L281_accept_S2-->L283_accept_S2: Formula: (= v_meta.primary_19 v_standard_metadata.ingress_port_33)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33, meta.primary=v_meta.primary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_33, meta.primary=v_meta.primary_19}  AuxVars[]  AssignedVars[] 34395#L283_accept_S2 [1136] L283_accept_S2-->L283_accept_S2-D15: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 34394#L283_accept_S2-D15 [1305] L283_accept_S2-D15-->protect_c_last_primary.writeENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34396#protect_c_last_primary.writeENTRY_accept_S2 [1266] protect_c_last_primary.writeENTRY_accept_S2-->protect_c_last_primary.writeFINAL_accept_S2: Formula: (= (store v_protect_c_last_primary_22 v_protect_c_last_primary.write_index_3 v_protect_c_last_primary.write_value_3) v_protect_c_last_primary_21)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_3, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_3, protect_c_last_primary=v_protect_c_last_primary_22}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_3, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_3, protect_c_last_primary=v_protect_c_last_primary_21}  AuxVars[]  AssignedVars[protect_c_last_primary] 34608#protect_c_last_primary.writeFINAL_accept_S2 [1494] protect_c_last_primary.writeFINAL_accept_S2-->protect_c_last_primary.writeEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34609#protect_c_last_primary.writeEXIT_accept_S2 >[1676] protect_c_last_primary.writeEXIT_accept_S2-->L283-1-D108: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 38018#L283-1-D108 [1585] L283-1-D108-->L283-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38017#L283-1_accept_S2 [1607] L283-1_accept_S2-->L287-1_accept_S2: Formula: (= v_protect_c_accepted_12 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 38016#L287-1_accept_S2 [1159] L287-1_accept_S2-->L276-2_accept_S2: Formula: (= v_protect_c_accepted_18 v_meta.accepted_19)  InVars {protect_c_accepted=v_protect_c_accepted_18}  OutVars{protect_c_accepted=v_protect_c_accepted_18, meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 38015#L276-2_accept_S2 [1385] L276-2_accept_S2-->L298_accept_S2: Formula: (= v_meta.accepted_25 1)  InVars {meta.accepted=v_meta.accepted_25}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[] 34018#L298_accept_S2 [1517] L298_accept_S2-->L298_accept_S2-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34627#L298_accept_S2-D24 [1194] L298_accept_S2-D24-->l2_c_l2_forwarding.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34514#l2_c_l2_forwarding.applyENTRY_accept_S2 [1409] l2_c_l2_forwarding.applyENTRY_accept_S2-->L326_accept_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_20))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  AuxVars[]  AssignedVars[] 34270#L326_accept_S2 [1230] L326_accept_S2-->L326-1_accept_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_24 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[] 34271#L326-1_accept_S2 [1471] L326-1_accept_S2-->l2_c_l2_forwarding.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34582#l2_c_l2_forwarding.applyEXIT_accept_S2 >[1734] l2_c_l2_forwarding.applyEXIT_accept_S2-->L297-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38059#L297-D111 [1078] L297-D111-->L297_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38062#L297_accept_S2 [1404] L297_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38044#ingressEXIT_accept_S2 >[1760] ingressEXIT_accept_S2-->L336-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38042#L336-D123 [1432] L336-D123-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38039#L336_accept_S2 [1413] L336_accept_S2-->L336_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38040#L336_accept_S2-D36 [1311] L336_accept_S2-D36-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38041#egressFINAL_accept_S2 [1188] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38038#egressEXIT_accept_S2 >[1726] egressEXIT_accept_S2-->L337-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38036#L337-D102 [1110] L337-D102-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37986#L337_accept_S2 [1522] L337_accept_S2-->L337_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37987#L337_accept_S2-D3 [1569] L337_accept_S2-D3-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37988#createChecksumFINAL_accept_S2 [1258] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37985#createChecksumEXIT_accept_S2 >[1717] createChecksumEXIT_accept_S2-->L338-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37983#L338-D87 [1405] L338-D87-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37964#L338_accept_S2 [1462] L338_accept_S2-->L340_accept_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 37959#L340_accept_S2 [1297] L340_accept_S2-->L339-1_accept_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 37955#L339-1_accept_S2 [1332] L339-1_accept_S2-->L343_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 1))) (or (and v__p4ltl_0_8 .cse0) (and (not v__p4ltl_0_8) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 37952#L343_accept_S2 [1511] L343_accept_S2-->L344_accept_S2: Formula: (= v__p4ltl_2_14 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_14, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 37949#L344_accept_S2 [1502] L344_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_33))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_33}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_33}  AuxVars[]  AssignedVars[_p4ltl_1] 37946#L345_accept_S2 [1313] L345_accept_S2-->L346_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_41 v_meta.secondary_28))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and .cse0 v__p4ltl_3_7)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[_p4ltl_3] 37943#L346_accept_S2 [1554] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (< v_meta.period_31 v__p4ltl_2_8))) (or (and (not .cse0) (not v__p4ltl_4_6)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 37940#L347_accept_S2 [1094] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_26))) (or (and v__p4ltl_5_7 (not .cse0)) (and (not v__p4ltl_5_7) .cse0)))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, meta.primary=v_meta.primary_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 37937#L348_accept_S2 [1036] L348_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_6_8) (and (not v__p4ltl_6_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_6=v__p4ltl_6_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_6] 37934#mainFINAL_accept_S2 [1205] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37931#mainEXIT_accept_S2 >[1739] mainEXIT_accept_S2-->L354-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34640#L354-1-D105 [1345] L354-1-D105-->L354-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_12 v__p4ltl_5_12 v__p4ltl_3_10 (not v__p4ltl_0_10))  InVars {_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  OutVars{_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  AuxVars[]  AssignedVars[] 37226#L354-1_accept_S3 
[2023-01-16 04:14:11,370 INFO  L754   eck$LassoCheckResult]: Loop: 37226#L354-1_accept_S3 [1381] L354-1_accept_S3-->L354_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34153#L354_accept_S3 [1328] L354_accept_S3-->L354_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34440#L354_accept_S3-D43 [1341] L354_accept_S3-D43-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34441#mainENTRY_accept_S3 [1461] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36912#mainENTRY_accept_S3-D4 [1325] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37142#havocProcedureENTRY_accept_S3 [1568] havocProcedureENTRY_accept_S3-->L209_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 37139#L209_accept_S3 [1499] L209_accept_S3-->L210_accept_S3: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 37133#L210_accept_S3 [1564] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 37130#L211_accept_S3 [1611] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 37127#L212_accept_S3 [1231] L212_accept_S3-->L213_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 37125#L213_accept_S3 [1428] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 37123#L214_accept_S3 [1456] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 37120#L215_accept_S3 [1158] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 37114#L216_accept_S3 [1440] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 37111#L217_accept_S3 [1378] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 37104#L218_accept_S3 [1590] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 37101#L219_accept_S3 [1113] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 36980#L220_accept_S3 [1509] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 36978#L221_accept_S3 [1376] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 36976#L222_accept_S3 [1272] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 36974#L223_accept_S3 [1295] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 36972#L224_accept_S3 [1387] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 36970#L225_accept_S3 [1586] L225_accept_S3-->L226_accept_S3: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 36968#L226_accept_S3 [1037] L226_accept_S3-->L227_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 36966#L227_accept_S3 [1458] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 36964#L228_accept_S3 [1312] L228_accept_S3-->L229_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 36962#L229_accept_S3 [1351] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 36960#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_32 65536) (<= 0 v_hdr.ethernet.etherType_32))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[] 36958#L231_accept_S3 [1238] L231_accept_S3-->L232_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 36956#L232_accept_S3 [1475] L232_accept_S3-->L233_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 36954#L233_accept_S3 [1105] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 36952#L234_accept_S3 [1366] L234_accept_S3-->L235_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 36950#L235_accept_S3 [1390] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 36948#L236_accept_S3 [1556] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 36946#L237_accept_S3 [1209] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 36944#L238_accept_S3 [1044] L238_accept_S3-->L239_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 36942#L239_accept_S3 [1476] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 36940#L240_accept_S3 [1091] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 36938#L241_accept_S3 [1551] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 36936#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 36934#L243_accept_S3 [1334] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 36931#L244_accept_S3 [1349] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 36929#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 36927#L246_accept_S3 [1225] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 36926#L247_accept_S3 [1572] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 36924#L248_accept_S3 [1174] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 36923#L249_accept_S3 [1150] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 36922#L250_accept_S3 [1394] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 36921#L251_accept_S3 [1223] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 36920#L252_accept_S3 [1410] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 36919#L253_accept_S3 [1153] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 36918#L254_accept_S3 [1338] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 36917#L255_accept_S3 [1416] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 36916#L256_accept_S3 [1421] L256_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 36915#havocProcedureFINAL_accept_S3 [1164] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36911#havocProcedureEXIT_accept_S3 >[1792] havocProcedureEXIT_accept_S3-->L333-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36908#L333-D64 [1134] L333-D64-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36369#L333_accept_S3 [1362] L333_accept_S3-->L333_accept_S3-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36372#L333_accept_S3-D25 [1425] L333_accept_S3-D25-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36381#_parser_packetParserENTRY_accept_S3 [1261] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36382#_parser_packetParserENTRY_accept_S3-D58 [1062] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36385#startENTRY_accept_S3 [1500] startENTRY_accept_S3-->L426_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 36384#L426_accept_S3 [1515] L426_accept_S3-->L426-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 36383#L426-1_accept_S3 [1527] L426-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36380#startEXIT_accept_S3 >[1681] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36379#_parser_packetParserFINAL-D82 [1152] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36378#_parser_packetParserFINAL_accept_S3 [1530] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36368#_parser_packetParserEXIT_accept_S3 >[1617] _parser_packetParserEXIT_accept_S3-->L334-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36367#L334-D70 [1241] L334-D70-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34551#L334_accept_S3 [1426] L334_accept_S3-->L334_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34549#L334_accept_S3-D40 [1437] L334_accept_S3-D40-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34552#verifyChecksumFINAL_accept_S3 [1519] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36365#verifyChecksumEXIT_accept_S3 >[1720] verifyChecksumEXIT_accept_S3-->L335-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36364#L335-D73 [1086] L335-D73-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34235#L335_accept_S3 [1133] L335_accept_S3-->L335_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34442#L335_accept_S3-D37 [1342] L335_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34443#ingressENTRY_accept_S3 [1389] ingressENTRY_accept_S3-->L275_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 36026#L275_accept_S3 [1321] L275_accept_S3-->L276_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 36027#L276_accept_S3 [1071] L276_accept_S3-->L277_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 33941#L277_accept_S3 [1392] L277_accept_S3-->L277_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34495#L277_accept_S3-D52 [1166] L277_accept_S3-D52-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34641#protect_c_period.applyENTRY_accept_S3 [1525] protect_c_period.applyENTRY_accept_S3-->L382_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 34642#L382_accept_S3 [1041] L382_accept_S3-->L382-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 37292#L382-1_accept_S3 [1073] L382-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37291#protect_c_period.applyEXIT_accept_S3 >[1777] protect_c_period.applyEXIT_accept_S3-->L277-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37233#L277-1-D115 [1406] L277-1-D115-->L277-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37214#L277-1_accept_S3 [1508] L277-1_accept_S3-->L277-1_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37215#L277-1_accept_S3-D10 [1319] L277-1_accept_S3-D10-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37224#protect_c_port_config.applyENTRY_accept_S3 [1582] protect_c_port_config.applyENTRY_accept_S3-->L394_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 37222#L394_accept_S3 [1067] L394_accept_S3-->L394-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 37218#L394-1_accept_S3 [1185] L394-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37213#protect_c_port_config.applyEXIT_accept_S3 >[1666] protect_c_port_config.applyEXIT_accept_S3-->L278-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37212#L278-D67 [1605] L278-D67-->L278_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36939#L278_accept_S3 [1124] L278_accept_S3-->L280_accept_S3: Formula: (= v_protect_c_accepted_15 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_15}  AuxVars[]  AssignedVars[protect_c_accepted] 36937#L280_accept_S3 [1540] L280_accept_S3-->L281_accept_S3: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 36935#L281_accept_S3 [1200] L281_accept_S3-->L287_accept_S3: Formula: (not (= v_meta.primary_18 v_standard_metadata.ingress_port_32))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 36932#L287_accept_S3 [1103] L287_accept_S3-->L287-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_24 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 36933#L287-1_accept_S3 [1490] L287-1_accept_S3-->L276-2_accept_S3: Formula: (= v_protect_c_accepted_17 v_meta.accepted_18)  InVars {protect_c_accepted=v_protect_c_accepted_17}  OutVars{protect_c_accepted=v_protect_c_accepted_17, meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[meta.accepted] 37208#L276-2_accept_S3 [1507] L276-2_accept_S3-->L297_accept_S3: Formula: (not (= v_meta.accepted_24 1))  InVars {meta.accepted=v_meta.accepted_24}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[] 37207#L297_accept_S3 [1032] L297_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37205#ingressEXIT_accept_S3 >[1759] ingressEXIT_accept_S3-->L336-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37204#L336-D121 [1501] L336-D121-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37181#L336_accept_S3 [1375] L336_accept_S3-->L336_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37182#L336_accept_S3-D34 [1197] L336_accept_S3-D34-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37183#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37180#egressEXIT_accept_S3 >[1745] egressEXIT_accept_S3-->L337-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37177#L337-D100 [1383] L337-D100-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37169#L337_accept_S3 [1162] L337_accept_S3-->L337_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37170#L337_accept_S3-D1 [1445] L337_accept_S3-D1-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37171#createChecksumFINAL_accept_S3 [1057] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37168#createChecksumEXIT_accept_S3 >[1659] createChecksumEXIT_accept_S3-->L338-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37164#L338-D85 [1545] L338-D85-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37161#L338_accept_S3 [1302] L338_accept_S3-->L340_accept_S3: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 37159#L340_accept_S3 [1384] L340_accept_S3-->L339-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 37157#L339-1_accept_S3 [1249] L339-1_accept_S3-->L343_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 1))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 37155#L343_accept_S3 [1487] L343_accept_S3-->L344_accept_S3: Formula: (= v__p4ltl_2_13 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_13, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 37153#L344_accept_S3 [1180] L344_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_11 v_meta.period_34))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_11, meta.period=v_meta.period_34}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_34}  AuxVars[]  AssignedVars[_p4ltl_1] 37150#L345_accept_S3 [1317] L345_accept_S3-->L346_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 37147#L346_accept_S3 [1220] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (< v_meta.period_32 v__p4ltl_2_9))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 37145#L347_accept_S3 [1337] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_24 v_meta.secondary_25))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_24, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, meta.primary=v_meta.primary_24, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 37143#L348_accept_S3 [1161] L348_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_6] 37140#mainFINAL_accept_S3 [1157] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37137#mainEXIT_accept_S3 >[1796] mainEXIT_accept_S3-->L354-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36227#L354-1-D103 [1213] L354-1-D103-->L354-1_accept_S3: Formula: (and v__p4ltl_6_11 v__p4ltl_5_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  AuxVars[]  AssignedVars[] 37226#L354-1_accept_S3 
[2023-01-16 04:14:11,371 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:14:11,371 INFO  L85        PathProgramCache]: Analyzing trace with hash -1165297829, now seen corresponding path program 1 times
[2023-01-16 04:14:11,371 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:14:11,372 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [197488031]
[2023-01-16 04:14:11,372 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:14:11,372 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:14:11,384 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,433 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:14:11,437 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,461 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:11,463 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,469 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:14:11,469 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,473 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:11,473 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,474 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:14:11,476 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,482 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:14:11,484 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,488 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:14:11,488 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,491 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:14:11,492 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,495 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 27
[2023-01-16 04:14:11,496 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,497 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 110
[2023-01-16 04:14:11,497 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,498 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 115
[2023-01-16 04:14:11,498 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,499 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 136
[2023-01-16 04:14:11,507 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,517 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:11,520 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,523 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:14:11,524 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,524 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:11,525 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,526 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:14:11,527 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,528 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:14:11,530 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,532 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:14:11,532 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,533 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:14:11,533 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,536 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-01-16 04:14:11,537 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,537 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-01-16 04:14:11,538 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,539 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 04:14:11,539 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,540 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 118
[2023-01-16 04:14:11,541 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:11,541 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:14:11,542 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:14:11,542 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [197488031]
[2023-01-16 04:14:11,542 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [197488031] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:14:11,542 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:14:11,542 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [12] imperfect sequences [] total 12
[2023-01-16 04:14:11,542 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [933050000]
[2023-01-16 04:14:11,542 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:14:11,543 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:14:11,543 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:14:11,543 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2023-01-16 04:14:11,543 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=40, Invalid=116, Unknown=0, NotChecked=0, Total=156
[2023-01-16 04:14:11,543 INFO  L87              Difference]: Start difference. First operand 4227 states and 4680 transitions. cyclomatic complexity: 459 Second operand  has 13 states, 12 states have (on average 18.75) internal successors, (225), 4 states have internal predecessors, (225), 2 states have call successors, (24), 10 states have call predecessors, (24), 3 states have return successors, (23), 3 states have call predecessors, (23), 2 states have call successors, (23)
[2023-01-16 04:14:17,110 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:14:17,110 INFO  L93              Difference]: Finished difference Result 9420 states and 11869 transitions.
[2023-01-16 04:14:17,110 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 80 states. 
[2023-01-16 04:14:17,111 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 9420 states and 11869 transitions.
[2023-01-16 04:14:17,149 INFO  L131   ngComponentsAnalysis]: Automaton has 8 accepting balls. 108
[2023-01-16 04:14:17,191 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 9420 states to 8494 states and 10642 transitions.
[2023-01-16 04:14:17,191 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 4667
[2023-01-16 04:14:17,193 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 4667
[2023-01-16 04:14:17,193 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 8494 states and 10642 transitions.
[2023-01-16 04:14:17,201 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:14:17,201 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 8494 states and 10642 transitions.
[2023-01-16 04:14:17,204 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 8494 states and 10642 transitions.
[2023-01-16 04:14:17,280 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 8494 to 5259.
[2023-01-16 04:14:17,285 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 5259 states, 4144 states have (on average 1.0526061776061777) internal successors, (4362), 4189 states have internal predecessors, (4362), 543 states have call successors, (543), 431 states have call predecessors, (543), 572 states have return successors, (949), 639 states have call predecessors, (949), 542 states have call successors, (949)
[2023-01-16 04:14:17,294 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 5259 states to 5259 states and 5854 transitions.
[2023-01-16 04:14:17,294 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 5259 states and 5854 transitions.
[2023-01-16 04:14:17,294 INFO  L399   stractBuchiCegarLoop]: Abstraction has 5259 states and 5854 transitions.
[2023-01-16 04:14:17,295 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 10 ============
[2023-01-16 04:14:17,295 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 5259 states and 5854 transitions.
[2023-01-16 04:14:17,306 INFO  L131   ngComponentsAnalysis]: Automaton has 3 accepting balls. 42
[2023-01-16 04:14:17,306 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:14:17,306 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:14:17,307 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:17,307 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:17,323 INFO  L752   eck$LassoCheckResult]: Stem: 48301#ULTIMATE.startENTRY_NONWA [1127] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48454#L354-1_T0_init [1055] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49208#L354_T0_init [1380] L354_T0_init-->L354_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 49650#L354_T0_init-D44 [1034] L354_T0_init-D44-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50110#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 50111#mainENTRY_T0_init-D5 [1570] mainENTRY_T0_init-D5-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50258#havocProcedureENTRY_T0_init [1315] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 50255#L209_T0_init [1327] L209_T0_init-->L210_T0_init: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 50252#L210_T0_init [1478] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_37 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_37}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 50249#L211_T0_init [1193] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 50246#L212_T0_init [1273] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 50243#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 50240#L214_T0_init [1254] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 50237#L215_T0_init [1533] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 50234#L216_T0_init [1160] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 50231#L217_T0_init [1472] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 50228#L218_T0_init [1274] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 50225#L219_T0_init [1287] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 50222#L220_T0_init [1608] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 50219#L221_T0_init [1292] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 50216#L222_T0_init [1061] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 50213#L223_T0_init [1051] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 50210#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 50207#L225_T0_init [1097] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 50204#L226_T0_init [1050] L226_T0_init-->L227_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 50201#L227_T0_init [1365] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 50198#L228_T0_init [1173] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 50195#L229_T0_init [1434] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 50192#L230_T0_init [1046] L230_T0_init-->L231_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 50189#L231_T0_init [1074] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 50186#L232_T0_init [1131] L232_T0_init-->L233_T0_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_4 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 50183#L233_T0_init [1571] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 50180#L234_T0_init [1098] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 50177#L235_T0_init [1087] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 50174#L236_T0_init [1549] L236_T0_init-->L237_T0_init: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 50171#L237_T0_init [1262] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 50168#L238_T0_init [1182] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_12) (<= v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 50165#L239_T0_init [1451] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 50162#L240_T0_init [1234] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 50159#L241_T0_init [1064] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 50156#L242_T0_init [1538] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 50153#L243_T0_init [1573] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 50150#L244_T0_init [1336] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 50147#L245_T0_init [1547] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 50144#L246_T0_init [1335] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 50141#L247_T0_init [1167] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 50138#L248_T0_init [1495] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 50135#L249_T0_init [1599] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_27 0)  InVars {}  OutVars{meta.period=v_meta.period_27}  AuxVars[]  AssignedVars[meta.period] 50132#L250_T0_init [1219] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 50129#L251_T0_init [1344] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 50126#L252_T0_init [1291] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 50123#L253_T0_init [1320] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 50121#L254_T0_init [1264] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 50119#L255_T0_init [1039] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 50118#L256_T0_init [1271] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 50117#havocProcedureFINAL_T0_init [1539] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50109#havocProcedureEXIT_T0_init >[1754] havocProcedureEXIT_T0_init-->L333-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50103#L333-D65 [1267] L333-D65-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48651#L333_T0_init [1479] L333_T0_init-->L333_T0_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 49620#L333_T0_init-D26 [1542] L333_T0_init-D26-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48495#_parser_packetParserENTRY_T0_init [1125] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 50116#_parser_packetParserENTRY_T0_init-D59 [1523] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48629#startENTRY_T0_init [1222] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 48630#L426_T0_init [1347] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 48494#L426-1_T0_init [1148] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48496#startEXIT_T0_init >[1685] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48649#_parser_packetParserFINAL-D83 [1235] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48652#_parser_packetParserFINAL_T0_init [1093] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48739#_parser_packetParserEXIT_T0_init >[1699] _parser_packetParserEXIT_T0_init-->L334-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48741#L334-D71 [1282] L334-D71-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48427#L334_T0_init [1196] L334_T0_init-->L334_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48679#L334_T0_init-D41 [1253] L334_T0_init-D41-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48680#verifyChecksumFINAL_T0_init [1109] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48426#verifyChecksumEXIT_T0_init >[1797] verifyChecksumEXIT_T0_init-->L335-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48429#L335-D74 [1198] L335-D74-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48373#L335_T0_init [1169] L335_T0_init-->L335_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48452#L335_T0_init-D38 [1126] L335_T0_init-D38-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48453#ingressENTRY_T0_init [1089] ingressENTRY_T0_init-->L275_T0_init: Formula: (not (= v_hdr.ethernet.etherType_21 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 48560#L275_T0_init [1181] L275_T0_init-->L276_T0_init: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 48561#L276_T0_init [1592] L276_T0_init-->L277_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 48884#L277_T0_init [1172] L277_T0_init-->L277_T0_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48883#L277_T0_init-D53 [1401] L277_T0_init-D53-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48885#protect_c_period.applyENTRY_T0_init [1356] protect_c_period.applyENTRY_T0_init-->L382_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 50422#L382_T0_init [1430] L382_T0_init-->L382-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 50773#L382-1_T0_init [1452] L382-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50770#protect_c_period.applyEXIT_T0_init >[1682] protect_c_period.applyEXIT_T0_init-->L277-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50768#L277-1-D116 [1537] L277-1-D116-->L277-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50769#L277-1_T0_init [1111] L277-1_T0_init-->L277-1_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 50827#L277-1_T0_init-D11 [1035] L277-1_T0_init-D11-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50802#protect_c_port_config.applyENTRY_T0_init [1575] protect_c_port_config.applyENTRY_T0_init-->L394_T0_init: Formula: (not (= v_protect_c_port_config.action_run_22 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 50804#L394_T0_init [1474] L394_T0_init-->L394-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 50795#L394-1_T0_init [1498] L394-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50796#protect_c_port_config.applyEXIT_T0_init >[1784] protect_c_port_config.applyEXIT_T0_init-->L278-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50762#L278-D68 [1195] L278-D68-->L278_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50763#L278_T0_init [1546] L278_T0_init-->L280_T0_init: Formula: (= v_protect_c_accepted_22 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_22}  AuxVars[]  AssignedVars[protect_c_accepted] 50757#L280_T0_init [1245] L280_T0_init-->L281_T0_init: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 50758#L281_T0_init [1373] L281_T0_init-->L283_T0_init: Formula: (= v_meta.primary_15 v_standard_metadata.ingress_port_19)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_19, meta.primary=v_meta.primary_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19, meta.primary=v_meta.primary_15}  AuxVars[]  AssignedVars[] 50692#L283_T0_init [1594] L283_T0_init-->L283_T0_init-D14: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 50693#L283_T0_init-D14 [1427] L283_T0_init-D14-->protect_c_last_primary.writeENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50695#protect_c_last_primary.writeENTRY_T0_init [1536] protect_c_last_primary.writeENTRY_T0_init-->protect_c_last_primary.writeFINAL_T0_init: Formula: (= (store v_protect_c_last_primary_24 v_protect_c_last_primary.write_index_4 v_protect_c_last_primary.write_value_4) v_protect_c_last_primary_23)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_24}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_23}  AuxVars[]  AssignedVars[protect_c_last_primary] 50694#protect_c_last_primary.writeFINAL_T0_init [1226] protect_c_last_primary.writeFINAL_T0_init-->protect_c_last_primary.writeEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50691#protect_c_last_primary.writeEXIT_T0_init >[1640] protect_c_last_primary.writeEXIT_T0_init-->L283-1-D107: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 50689#L283-1-D107 [1477] L283-1-D107-->L283-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50687#L283-1_T0_init [1323] L283-1_T0_init-->L287-1_T0_init: Formula: (= v_protect_c_accepted_19 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_19}  AuxVars[]  AssignedVars[protect_c_accepted] 50685#L287-1_T0_init [1482] L287-1_T0_init-->L276-2_T0_init: Formula: (= v_protect_c_accepted_13 v_meta.accepted_15)  InVars {protect_c_accepted=v_protect_c_accepted_13}  OutVars{protect_c_accepted=v_protect_c_accepted_13, meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[meta.accepted] 50674#L276-2_T0_init [1534] L276-2_T0_init-->L298_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {meta.accepted=v_meta.accepted_16}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[] 50669#L298_T0_init [1090] L298_T0_init-->L298_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 50672#L298_T0_init-D23 [1412] L298_T0_init-D23-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50680#l2_c_l2_forwarding.applyENTRY_T0_init [1613] l2_c_l2_forwarding.applyENTRY_T0_init-->L326_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_16))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 50676#L326_T0_init [1566] L326_T0_init-->L326-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_22 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 50673#L326-1_T0_init [1031] L326-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50668#l2_c_l2_forwarding.applyEXIT_T0_init >[1750] l2_c_l2_forwarding.applyEXIT_T0_init-->L297-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50667#L297-D110 [1281] L297-D110-->L297_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50666#L297_T0_init [1210] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50614#ingressEXIT_T0_init >[1686] ingressEXIT_T0_init-->L336-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50609#L336-D122 [1283] L336-D122-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50604#L336_T0_init [1076] L336_T0_init-->L336_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 50607#L336_T0_init-D35 [1092] L336_T0_init-D35-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50608#egressFINAL_T0_init [1372] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50603#egressEXIT_T0_init >[1724] egressEXIT_T0_init-->L337-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50606#L337-D101 [1106] L337-D101-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50595#L337_T0_init [1255] L337_T0_init-->L337_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 50598#L337_T0_init-D2 [1353] L337_T0_init-D2-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50599#createChecksumFINAL_T0_init [1212] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50594#createChecksumEXIT_T0_init >[1769] createChecksumEXIT_T0_init-->L338-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50597#L338-D86 [1251] L338-D86-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50788#L338_T0_init [1128] L338_T0_init-->L340_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 50785#L340_T0_init [1207] L340_T0_init-->L339-1_T0_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 50474#L339-1_T0_init [1615] L339-1_T0_init-->L343_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_30 1))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_30}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[_p4ltl_0] 50469#L343_T0_init [1306] L343_T0_init-->L344_T0_init: Formula: (= v__p4ltl_2_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 50456#L344_T0_init [1192] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_15 v_meta.period_35))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_15, meta.period=v_meta.period_35}  OutVars{_p4ltl_2=v__p4ltl_2_15, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_35}  AuxVars[]  AssignedVars[_p4ltl_1] 50454#L345_T0_init [1138] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_40 v_meta.secondary_27))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[_p4ltl_3] 50452#L346_T0_init [1139] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (< v_meta.period_36 v__p4ltl_2_16))) (or (and (not v__p4ltl_4_8) (not .cse0)) (and v__p4ltl_4_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36}  OutVars{_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 50443#L347_T0_init [1396] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_29))) (or (and (not v__p4ltl_5_8) .cse0) (and v__p4ltl_5_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, meta.primary=v_meta.primary_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 50442#L348_T0_init [1548] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_6] 50438#mainFINAL_T0_init [1288] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50370#mainEXIT_T0_init >[1742] mainEXIT_T0_init-->L354-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48770#L354-1-D104 [1248] L354-1-D104-->L354-1_accept_S2: Formula: (and v__p4ltl_0_9 v__p4ltl_4_9 v__p4ltl_3_9 v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 49546#L354-1_accept_S2 [1239] L354-1_accept_S2-->L354_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48258#L354_accept_S2 [1483] L354_accept_S2-->L354_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51583#L354_accept_S2-D45 [1419] L354_accept_S2-D45-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48249#mainENTRY_accept_S2 [1052] mainENTRY_accept_S2-->mainENTRY_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48290#mainENTRY_accept_S2-D6 [1049] mainENTRY_accept_S2-D6-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48291#havocProcedureENTRY_accept_S2 [1391] havocProcedureENTRY_accept_S2-->L209_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 48871#L209_accept_S2 [1480] L209_accept_S2-->L210_accept_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 48287#L210_accept_S2 [1047] L210_accept_S2-->L211_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 48288#L211_accept_S2 [1588] L211_accept_S2-->L212_accept_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 48620#L212_accept_S2 [1215] L212_accept_S2-->L213_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 48621#L213_accept_S2 [1441] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 48537#L214_accept_S2 [1168] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 48538#L215_accept_S2 [1557] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 48718#L216_accept_S2 [1276] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 48719#L217_accept_S2 [1491] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 48859#L218_accept_S2 [1377] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 48860#L219_accept_S2 [1606] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 48672#L220_accept_S2 [1250] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 48595#L221_accept_S2 [1202] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 48444#L222_accept_S2 [1121] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 48445#L223_accept_S2 [1602] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 48616#L224_accept_S2 [1211] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 48446#L225_accept_S2 [1122] L225_accept_S2-->L226_accept_S2: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 48447#L226_accept_S2 [1464] L226_accept_S2-->L227_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 48400#L227_accept_S2 [1101] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 48248#L228_accept_S2 [1033] L228_accept_S2-->L229_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 48250#L229_accept_S2 [1054] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 48299#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 48720#L231_accept_S2 [1277] L231_accept_S2-->L232_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 48384#L232_accept_S2 [1095] L232_accept_S2-->L233_accept_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 48385#L233_accept_S2 [1358] L233_accept_S2-->L234_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 48530#L234_accept_S2 [1163] L234_accept_S2-->L235_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 48484#L235_accept_S2 [1143] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 48485#L236_accept_S2 [1589] L236_accept_S2-->L237_accept_S2: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 48551#L237_accept_S2 [1178] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 48471#L238_accept_S2 [1137] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 48472#L239_accept_S2 [1326] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 48794#L240_accept_S2 [1330] L240_accept_S2-->L241_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 48799#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 51611#L242_accept_S2 [1246] L242_accept_S2-->L243_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 51609#L243_accept_S2 [1244] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 51608#L244_accept_S2 [1354] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 51607#L245_accept_S2 [1398] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 51606#L246_accept_S2 [1324] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 51605#L247_accept_S2 [1493] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 51604#L248_accept_S2 [1257] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 51603#L249_accept_S2 [1614] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 51602#L250_accept_S2 [1521] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 51601#L251_accept_S2 [1221] L251_accept_S2-->L252_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 51600#L252_accept_S2 [1340] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 51589#L253_accept_S2 [1403] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 51585#L254_accept_S2 [1279] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 51584#L255_accept_S2 [1290] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 51582#L256_accept_S2 [1520] L256_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 51581#havocProcedureFINAL_accept_S2 [1359] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48746#havocProcedureEXIT_accept_S2 >[1662] havocProcedureEXIT_accept_S2-->L333-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48747#L333-D66 [1446] L333-D66-->L333_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48955#L333_accept_S2 [1370] L333_accept_S2-->L333_accept_S2-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51578#L333_accept_S2-D27 [1108] L333_accept_S2-D27-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48297#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48994#_parser_packetParserENTRY_accept_S2-D60 [1504] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48296#startENTRY_accept_S2 [1053] startENTRY_accept_S2-->L426_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 48298#L426_accept_S2 [1228] L426_accept_S2-->L426-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 48644#L426-1_accept_S2 [1610] L426-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48543#startEXIT_accept_S2 >[1721] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48544#_parser_packetParserFINAL-D84 [1484] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48954#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48956#_parser_packetParserEXIT_accept_S2 >[1704] _parser_packetParserEXIT_accept_S2-->L334-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51577#L334-D72 [1304] L334-D72-->L334_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48464#L334_accept_S2 [1423] L334_accept_S2-->L334_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48917#L334_accept_S2-D42 [1149] L334_accept_S2-D42-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48462#verifyChecksumFINAL_accept_S2 [1132] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48465#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L335-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51576#L335-D75 [1393] L335-D75-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48263#L335_accept_S2 [1038] L335_accept_S2-->L335_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48264#L335_accept_S2-D39 [1418] L335_accept_S2-D39-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48844#ingressENTRY_accept_S2 [1364] ingressENTRY_accept_S2-->L275_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 48845#L275_accept_S2 [1289] L275_accept_S2-->L276_accept_S2: Formula: (= v_meta.accepted_20 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 49113#L276_accept_S2 [1170] L276_accept_S2-->L277_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 48565#L277_accept_S2 [1543] L277_accept_S2-->L277_accept_S2-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 49110#L277_accept_S2-D54 [1155] L277_accept_S2-D54-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49111#protect_c_period.applyENTRY_accept_S2 [1141] protect_c_period.applyENTRY_accept_S2-->L382_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 51698#L382_accept_S2 [1436] L382_accept_S2-->L382-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 51715#L382-1_accept_S2 [1541] L382-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51714#protect_c_period.applyEXIT_accept_S2 >[1710] protect_c_period.applyEXIT_accept_S2-->L277-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48645#L277-1-D117 [1232] L277-1-D117-->L277-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48283#L277-1_accept_S2 [1077] L277-1_accept_S2-->L277-1_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48306#L277-1_accept_S2-D12 [1059] L277-1_accept_S2-D12-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48307#protect_c_port_config.applyENTRY_accept_S2 [1513] protect_c_port_config.applyENTRY_accept_S2-->L394_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 48345#L394_accept_S2 [1082] L394_accept_S2-->L394-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 48284#L394-1_accept_S2 [1242] L394-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48656#protect_c_port_config.applyEXIT_accept_S2 >[1775] protect_c_port_config.applyEXIT_accept_S2-->L278-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48961#L278-D69 [1457] L278-D69-->L278_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48962#L278_accept_S2 [1603] L278_accept_S2-->L280_accept_S2: Formula: (= v_protect_c_accepted_14 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 51724#L280_accept_S2 [1560] L280_accept_S2-->L281_accept_S2: Formula: (= v_protect_c_time_18 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 51723#L281_accept_S2 [1563] L281_accept_S2-->L287_accept_S2: Formula: (not (= v_meta.primary_20 v_standard_metadata.ingress_port_34))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 51722#L287_accept_S2 [1190] L287_accept_S2-->L289_accept_S2: Formula: (= v_standard_metadata.ingress_port_21 v_meta.secondary_18)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, meta.secondary=v_meta.secondary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, meta.secondary=v_meta.secondary_18}  AuxVars[]  AssignedVars[] 51719#L289_accept_S2 [1278] L289_accept_S2-->L290_accept_S2: Formula: (= v_protect_c_last_15 (select v_protect_c_last_primary_14 0))  InVars {protect_c_last_primary=v_protect_c_last_primary_14}  OutVars{protect_c_last_primary=v_protect_c_last_primary_14, protect_c_last=v_protect_c_last_15}  AuxVars[]  AssignedVars[protect_c_last] 51718#L290_accept_S2 [1580] L290_accept_S2-->L287-1_accept_S2: Formula: (not (< v_meta.period_20 (mod (+ (* 281474976710655 (mod v_protect_c_last_12 281474976710656)) (mod v_protect_c_time_13 281474976710656)) 281474976710656)))  InVars {meta.period=v_meta.period_20, protect_c_time=v_protect_c_time_13, protect_c_last=v_protect_c_last_12}  OutVars{meta.period=v_meta.period_20, protect_c_time=v_protect_c_time_13, protect_c_last=v_protect_c_last_12}  AuxVars[]  AssignedVars[] 48519#L287-1_accept_S2 [1159] L287-1_accept_S2-->L276-2_accept_S2: Formula: (= v_protect_c_accepted_18 v_meta.accepted_19)  InVars {protect_c_accepted=v_protect_c_accepted_18}  OutVars{protect_c_accepted=v_protect_c_accepted_18, meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 48520#L276-2_accept_S2 [1386] L276-2_accept_S2-->L297_accept_S2: Formula: (not (= v_meta.accepted_26 1))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[] 48889#L297_accept_S2 [1404] L297_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48890#ingressEXIT_accept_S2 >[1760] ingressEXIT_accept_S2-->L336-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51717#L336-D123 [1432] L336-D123-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48278#L336_accept_S2 [1413] L336_accept_S2-->L336_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48771#L336_accept_S2-D36 [1311] L336_accept_S2-D36-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48772#egressFINAL_accept_S2 [1188] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48277#egressEXIT_accept_S2 >[1726] egressEXIT_accept_S2-->L337-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48279#L337-D102 [1110] L337-D102-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49026#L337_accept_S2 [1522] L337_accept_S2-->L337_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 49027#L337_accept_S2-D3 [1569] L337_accept_S2-D3-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49080#createChecksumFINAL_accept_S2 [1258] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49047#createChecksumEXIT_accept_S2 >[1717] createChecksumEXIT_accept_S2-->L338-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49048#L338-D87 [1405] L338-D87-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48971#L338_accept_S2 [1462] L338_accept_S2-->L340_accept_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 48972#L340_accept_S2 [1297] L340_accept_S2-->L339-1_accept_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 48803#L339-1_accept_S2 [1332] L339-1_accept_S2-->L343_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 1))) (or (and v__p4ltl_0_8 .cse0) (and (not v__p4ltl_0_8) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 48804#L343_accept_S2 [1511] L343_accept_S2-->L344_accept_S2: Formula: (= v__p4ltl_2_14 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_14, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 49005#L344_accept_S2 [1502] L344_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_33))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_33}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_33}  AuxVars[]  AssignedVars[_p4ltl_1] 49006#L345_accept_S2 [1313] L345_accept_S2-->L346_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_41 v_meta.secondary_28))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and .cse0 v__p4ltl_3_7)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[_p4ltl_3] 49066#L346_accept_S2 [1554] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (< v_meta.period_31 v__p4ltl_2_8))) (or (and (not .cse0) (not v__p4ltl_4_6)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 49067#L347_accept_S2 [1094] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_26))) (or (and v__p4ltl_5_7 (not .cse0)) (and (not v__p4ltl_5_7) .cse0)))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, meta.primary=v_meta.primary_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 48257#L348_accept_S2 [1036] L348_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_6_8) (and (not v__p4ltl_6_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_6=v__p4ltl_6_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_6] 48259#mainFINAL_accept_S2 [1205] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49032#mainEXIT_accept_S2 >[1739] mainEXIT_accept_S2-->L354-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49033#L354-1-D105 [1345] L354-1-D105-->L354-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_12 v__p4ltl_5_12 v__p4ltl_3_10 (not v__p4ltl_0_10))  InVars {_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  OutVars{_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  AuxVars[]  AssignedVars[] 52336#L354-1_accept_S3 
[2023-01-16 04:14:17,324 INFO  L754   eck$LassoCheckResult]: Loop: 52336#L354-1_accept_S3 [1381] L354-1_accept_S3-->L354_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48924#L354_accept_S3 [1328] L354_accept_S3-->L354_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51755#L354_accept_S3-D43 [1341] L354_accept_S3-D43-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52226#mainENTRY_accept_S3 [1461] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52227#mainENTRY_accept_S3-D4 [1325] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52329#havocProcedureENTRY_accept_S3 [1568] havocProcedureENTRY_accept_S3-->L209_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 52328#L209_accept_S3 [1499] L209_accept_S3-->L210_accept_S3: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 52327#L210_accept_S3 [1564] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 52326#L211_accept_S3 [1611] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 52325#L212_accept_S3 [1231] L212_accept_S3-->L213_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 52324#L213_accept_S3 [1428] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 52323#L214_accept_S3 [1456] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 52322#L215_accept_S3 [1158] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 52321#L216_accept_S3 [1440] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 52320#L217_accept_S3 [1378] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 52319#L218_accept_S3 [1590] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 52318#L219_accept_S3 [1113] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 52317#L220_accept_S3 [1509] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 52316#L221_accept_S3 [1376] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 52315#L222_accept_S3 [1272] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 52314#L223_accept_S3 [1295] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 52313#L224_accept_S3 [1387] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 52312#L225_accept_S3 [1586] L225_accept_S3-->L226_accept_S3: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 52311#L226_accept_S3 [1037] L226_accept_S3-->L227_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 52310#L227_accept_S3 [1458] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 52309#L228_accept_S3 [1312] L228_accept_S3-->L229_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 52308#L229_accept_S3 [1351] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 52307#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_32 65536) (<= 0 v_hdr.ethernet.etherType_32))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[] 52306#L231_accept_S3 [1238] L231_accept_S3-->L232_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 52305#L232_accept_S3 [1475] L232_accept_S3-->L233_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 52304#L233_accept_S3 [1105] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 52303#L234_accept_S3 [1366] L234_accept_S3-->L235_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 52302#L235_accept_S3 [1390] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 52301#L236_accept_S3 [1556] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 52300#L237_accept_S3 [1209] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 52299#L238_accept_S3 [1044] L238_accept_S3-->L239_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 52298#L239_accept_S3 [1476] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 52297#L240_accept_S3 [1091] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 52296#L241_accept_S3 [1551] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 52295#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 52294#L243_accept_S3 [1334] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 52293#L244_accept_S3 [1349] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 52292#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 52291#L246_accept_S3 [1225] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 52290#L247_accept_S3 [1572] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 52289#L248_accept_S3 [1174] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 52288#L249_accept_S3 [1150] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 52287#L250_accept_S3 [1394] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 52286#L251_accept_S3 [1223] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 52285#L252_accept_S3 [1410] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 52284#L253_accept_S3 [1153] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 52283#L254_accept_S3 [1338] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 52282#L255_accept_S3 [1416] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 52281#L256_accept_S3 [1421] L256_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 52230#havocProcedureFINAL_accept_S3 [1164] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52225#havocProcedureEXIT_accept_S3 >[1792] havocProcedureEXIT_accept_S3-->L333-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52224#L333-D64 [1134] L333-D64-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48699#L333_accept_S3 [1362] L333_accept_S3-->L333_accept_S3-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52136#L333_accept_S3-D25 [1425] L333_accept_S3-D25-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48698#_parser_packetParserENTRY_accept_S3 [1261] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48701#_parser_packetParserENTRY_accept_S3-D58 [1062] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52137#startENTRY_accept_S3 [1500] startENTRY_accept_S3-->L426_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 52132#L426_accept_S3 [1515] L426_accept_S3-->L426-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 52133#L426-1_accept_S3 [1527] L426-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49030#startEXIT_accept_S3 >[1681] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49031#_parser_packetParserFINAL-D82 [1152] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49043#_parser_packetParserFINAL_accept_S3 [1530] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49044#_parser_packetParserEXIT_accept_S3 >[1617] _parser_packetParserEXIT_accept_S3-->L334-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52223#L334-D70 [1241] L334-D70-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48922#L334_accept_S3 [1426] L334_accept_S3-->L334_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48925#L334_accept_S3-D40 [1437] L334_accept_S3-D40-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52109#verifyChecksumFINAL_accept_S3 [1519] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52100#verifyChecksumEXIT_accept_S3 >[1720] verifyChecksumEXIT_accept_S3-->L335-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52102#L335-D73 [1086] L335-D73-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52196#L335_accept_S3 [1133] L335_accept_S3-->L335_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52198#L335_accept_S3-D37 [1342] L335_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52369#ingressENTRY_accept_S3 [1389] ingressENTRY_accept_S3-->L275_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 52364#L275_accept_S3 [1321] L275_accept_S3-->L276_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 52360#L276_accept_S3 [1071] L276_accept_S3-->L277_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 52357#L277_accept_S3 [1392] L277_accept_S3-->L277_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52358#L277_accept_S3-D52 [1166] L277_accept_S3-D52-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52365#protect_c_period.applyENTRY_accept_S3 [1525] protect_c_period.applyENTRY_accept_S3-->L382_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 52361#L382_accept_S3 [1041] L382_accept_S3-->L382-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 52359#L382-1_accept_S3 [1073] L382-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52356#protect_c_period.applyEXIT_accept_S3 >[1777] protect_c_period.applyEXIT_accept_S3-->L277-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52355#L277-1-D115 [1406] L277-1-D115-->L277-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52353#L277-1_accept_S3 [1508] L277-1_accept_S3-->L277-1_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52354#L277-1_accept_S3-D10 [1319] L277-1_accept_S3-D10-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52381#protect_c_port_config.applyENTRY_accept_S3 [1582] protect_c_port_config.applyENTRY_accept_S3-->L394_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 52374#L394_accept_S3 [1067] L394_accept_S3-->L394-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 52371#L394-1_accept_S3 [1185] L394-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52352#protect_c_port_config.applyEXIT_accept_S3 >[1666] protect_c_port_config.applyEXIT_accept_S3-->L278-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52351#L278-D67 [1605] L278-D67-->L278_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52349#L278_accept_S3 [1124] L278_accept_S3-->L280_accept_S3: Formula: (= v_protect_c_accepted_15 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_15}  AuxVars[]  AssignedVars[protect_c_accepted] 52347#L280_accept_S3 [1540] L280_accept_S3-->L281_accept_S3: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 52344#L281_accept_S3 [1200] L281_accept_S3-->L287_accept_S3: Formula: (not (= v_meta.primary_18 v_standard_metadata.ingress_port_32))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 52341#L287_accept_S3 [1102] L287_accept_S3-->L289_accept_S3: Formula: (= v_standard_metadata.ingress_port_23 v_meta.secondary_20)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_23, meta.secondary=v_meta.secondary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_23, meta.secondary=v_meta.secondary_20}  AuxVars[]  AssignedVars[] 52339#L289_accept_S3 [1439] L289_accept_S3-->L290_accept_S3: Formula: (= (select v_protect_c_last_primary_15 0) v_protect_c_last_16)  InVars {protect_c_last_primary=v_protect_c_last_primary_15}  OutVars{protect_c_last_primary=v_protect_c_last_primary_15, protect_c_last=v_protect_c_last_16}  AuxVars[]  AssignedVars[protect_c_last] 52337#L290_accept_S3 [1497] L290_accept_S3-->L287-1_accept_S3: Formula: (not (< v_meta.period_22 (mod (+ (mod v_protect_c_time_15 281474976710656) (* (mod v_protect_c_last_14 281474976710656) 281474976710655)) 281474976710656)))  InVars {meta.period=v_meta.period_22, protect_c_time=v_protect_c_time_15, protect_c_last=v_protect_c_last_14}  OutVars{meta.period=v_meta.period_22, protect_c_time=v_protect_c_time_15, protect_c_last=v_protect_c_last_14}  AuxVars[]  AssignedVars[] 52335#L287-1_accept_S3 [1490] L287-1_accept_S3-->L276-2_accept_S3: Formula: (= v_protect_c_accepted_17 v_meta.accepted_18)  InVars {protect_c_accepted=v_protect_c_accepted_17}  OutVars{protect_c_accepted=v_protect_c_accepted_17, meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[meta.accepted] 52333#L276-2_accept_S3 [1507] L276-2_accept_S3-->L297_accept_S3: Formula: (not (= v_meta.accepted_24 1))  InVars {meta.accepted=v_meta.accepted_24}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[] 52331#L297_accept_S3 [1032] L297_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52220#ingressEXIT_accept_S3 >[1759] ingressEXIT_accept_S3-->L336-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52218#L336-D121 [1501] L336-D121-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52192#L336_accept_S3 [1375] L336_accept_S3-->L336_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52193#L336_accept_S3-D34 [1197] L336_accept_S3-D34-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52194#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52191#egressEXIT_accept_S3 >[1745] egressEXIT_accept_S3-->L337-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52190#L337-D100 [1383] L337-D100-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51790#L337_accept_S3 [1162] L337_accept_S3-->L337_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51792#L337_accept_S3-D1 [1445] L337_accept_S3-D1-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51793#createChecksumFINAL_accept_S3 [1057] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51789#createChecksumEXIT_accept_S3 >[1659] createChecksumEXIT_accept_S3-->L338-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51791#L338-D85 [1545] L338-D85-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51783#L338_accept_S3 [1302] L338_accept_S3-->L340_accept_S3: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 51779#L340_accept_S3 [1384] L340_accept_S3-->L339-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 51780#L339-1_accept_S3 [1249] L339-1_accept_S3-->L343_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 1))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 51766#L343_accept_S3 [1487] L343_accept_S3-->L344_accept_S3: Formula: (= v__p4ltl_2_13 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_13, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 51767#L344_accept_S3 [1180] L344_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_11 v_meta.period_34))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_11, meta.period=v_meta.period_34}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_34}  AuxVars[]  AssignedVars[_p4ltl_1] 51955#L345_accept_S3 [1317] L345_accept_S3-->L346_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 51947#L346_accept_S3 [1220] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (< v_meta.period_32 v__p4ltl_2_9))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 51760#L347_accept_S3 [1337] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_24 v_meta.secondary_25))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_24, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, meta.primary=v_meta.primary_24, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 51761#L348_accept_S3 [1161] L348_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_6] 51756#mainFINAL_accept_S3 [1157] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51752#mainEXIT_accept_S3 >[1796] mainEXIT_accept_S3-->L354-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51753#L354-1-D103 [1213] L354-1-D103-->L354-1_accept_S3: Formula: (and v__p4ltl_6_11 v__p4ltl_5_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  AuxVars[]  AssignedVars[] 52336#L354-1_accept_S3 
[2023-01-16 04:14:17,325 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:14:17,325 INFO  L85        PathProgramCache]: Analyzing trace with hash -651176504, now seen corresponding path program 1 times
[2023-01-16 04:14:17,325 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:14:17,325 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1303444514]
[2023-01-16 04:14:17,325 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:14:17,325 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:14:17,338 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,373 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:14:17,381 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,476 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:17,478 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,483 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:14:17,484 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,488 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:17,488 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,489 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:14:17,490 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,497 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:14:17,500 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,506 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:14:17,506 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,510 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:14:17,511 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,515 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-01-16 04:14:17,516 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,520 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-01-16 04:14:17,521 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,522 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 04:14:17,523 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,523 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 118
[2023-01-16 04:14:17,524 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,525 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 139
[2023-01-16 04:14:17,531 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,536 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:17,537 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,540 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:14:17,541 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,542 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:17,542 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,543 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:14:17,543 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,544 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:14:17,545 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,546 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:14:17,546 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,547 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:14:17,547 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,547 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 102
[2023-01-16 04:14:17,548 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,548 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 107
[2023-01-16 04:14:17,548 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:17,549 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:14:17,549 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:14:17,549 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1303444514]
[2023-01-16 04:14:17,549 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1303444514] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:14:17,549 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:14:17,549 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [14] imperfect sequences [] total 14
[2023-01-16 04:14:17,549 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [651418895]
[2023-01-16 04:14:17,550 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:14:17,550 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:14:17,550 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:14:17,550 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 14 interpolants.
[2023-01-16 04:14:17,550 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=42, Invalid=140, Unknown=0, NotChecked=0, Total=182
[2023-01-16 04:14:17,550 INFO  L87              Difference]: Start difference. First operand 5259 states and 5854 transitions. cyclomatic complexity: 601 Second operand  has 14 states, 14 states have (on average 15.642857142857142) internal successors, (219), 5 states have internal predecessors, (219), 3 states have call successors, (23), 10 states have call predecessors, (23), 3 states have return successors, (22), 4 states have call predecessors, (22), 3 states have call successors, (22)
[2023-01-16 04:14:21,255 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:14:21,256 INFO  L93              Difference]: Finished difference Result 9429 states and 11519 transitions.
[2023-01-16 04:14:21,256 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 78 states. 
[2023-01-16 04:14:21,257 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 9429 states and 11519 transitions.
[2023-01-16 04:14:21,292 INFO  L131   ngComponentsAnalysis]: Automaton has 8 accepting balls. 114
[2023-01-16 04:14:21,330 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 9429 states to 9429 states and 11519 transitions.
[2023-01-16 04:14:21,330 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 5032
[2023-01-16 04:14:21,332 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 5032
[2023-01-16 04:14:21,333 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 9429 states and 11519 transitions.
[2023-01-16 04:14:21,341 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:14:21,341 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 9429 states and 11519 transitions.
[2023-01-16 04:14:21,344 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 9429 states and 11519 transitions.
[2023-01-16 04:14:21,420 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 9429 to 5981.
[2023-01-16 04:14:21,425 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 5981 states, 4661 states have (on average 1.056854752199099) internal successors, (4926), 4729 states have internal predecessors, (4926), 622 states have call successors, (622), 525 states have call predecessors, (622), 698 states have return successors, (1068), 727 states have call predecessors, (1068), 621 states have call successors, (1068)
[2023-01-16 04:14:21,435 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 5981 states to 5981 states and 6616 transitions.
[2023-01-16 04:14:21,436 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 5981 states and 6616 transitions.
[2023-01-16 04:14:21,436 INFO  L399   stractBuchiCegarLoop]: Abstraction has 5981 states and 6616 transitions.
[2023-01-16 04:14:21,436 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 11 ============
[2023-01-16 04:14:21,436 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 5981 states and 6616 transitions.
[2023-01-16 04:14:21,449 INFO  L131   ngComponentsAnalysis]: Automaton has 3 accepting balls. 45
[2023-01-16 04:14:21,449 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:14:21,449 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:14:21,450 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:21,450 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:21,452 INFO  L752   eck$LassoCheckResult]: Stem: 63694#ULTIMATE.startENTRY_NONWA [1127] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 63853#L354-1_T0_init [1055] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63640#L354_T0_init [1380] L354_T0_init-->L354_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 63638#L354_T0_init-D44 [1034] L354_T0_init-D44-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63641#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 64439#mainENTRY_T0_init-D5 [1570] mainENTRY_T0_init-D5-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64440#havocProcedureENTRY_T0_init [1315] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 64180#L209_T0_init [1327] L209_T0_init-->L210_T0_init: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 64181#L210_T0_init [1478] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_37 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_37}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 63982#L211_T0_init [1193] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 63983#L212_T0_init [1273] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 64331#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 64332#L214_T0_init [1254] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 64398#L215_T0_init [1533] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 64399#L216_T0_init [1160] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 64333#L217_T0_init [1472] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 64334#L218_T0_init [1274] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 64117#L219_T0_init [1287] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 64118#L220_T0_init [1608] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 64128#L221_T0_init [1292] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 64129#L222_T0_init [1061] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 63685#L223_T0_init [1051] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 63686#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 63784#L225_T0_init [1097] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 63785#L226_T0_init [1050] L226_T0_init-->L227_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 64223#L227_T0_init [1365] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 64224#L228_T0_init [1173] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 64299#L229_T0_init [1434] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 64300#L230_T0_init [1046] L230_T0_init-->L231_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 63726#L231_T0_init [1074] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 63727#L232_T0_init [1131] L232_T0_init-->L233_T0_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_4 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 64441#L233_T0_init [1571] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 64442#L234_T0_init [1098] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 63756#L235_T0_init [1087] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 63757#L236_T0_init [1549] L236_T0_init-->L237_T0_init: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 64080#L237_T0_init [1262] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 64081#L238_T0_init [1182] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_12) (<= v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 64313#L239_T0_init [1451] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 64314#L240_T0_init [1234] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 63713#L241_T0_init [1064] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 63714#L242_T0_init [1538] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 64445#L243_T0_init [1573] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 64446#L244_T0_init [1336] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 64415#L245_T0_init [1547] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 64416#L246_T0_init [1335] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 63936#L247_T0_init [1167] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 63937#L248_T0_init [1495] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 64458#L249_T0_init [1599] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_27 0)  InVars {}  OutVars{meta.period=v_meta.period_27}  AuxVars[]  AssignedVars[meta.period] 64459#L250_T0_init [1219] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 64202#L251_T0_init [1344] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 64203#L252_T0_init [1291] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 64164#L253_T0_init [1320] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 64165#L254_T0_init [1264] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 63654#L255_T0_init [1039] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 63655#L256_T0_init [1271] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 64406#havocProcedureFINAL_T0_init [1539] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64407#havocProcedureEXIT_T0_init >[1754] havocProcedureEXIT_T0_init-->L333-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64087#L333-D65 [1267] L333-D65-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64088#L333_T0_init [1479] L333_T0_init-->L333_T0_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 64343#L333_T0_init-D26 [1542] L333_T0_init-D26-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63892#_parser_packetParserENTRY_T0_init [1125] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 64382#_parser_packetParserENTRY_T0_init-D59 [1523] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64383#startENTRY_T0_init [1222] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 64206#L426_T0_init [1347] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 63891#L426-1_T0_init [1148] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63893#startEXIT_T0_init >[1685] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66060#_parser_packetParserFINAL-D83 [1235] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66059#_parser_packetParserFINAL_T0_init [1093] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64122#_parser_packetParserEXIT_T0_init >[1699] _parser_packetParserEXIT_T0_init-->L334-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64112#L334-D71 [1282] L334-D71-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63823#L334_T0_init [1196] L334_T0_init-->L334_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 63985#L334_T0_init-D41 [1253] L334_T0_init-D41-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64063#verifyChecksumFINAL_T0_init [1109] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63821#verifyChecksumEXIT_T0_init >[1797] verifyChecksumEXIT_T0_init-->L335-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63825#L335-D74 [1198] L335-D74-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63759#L335_T0_init [1169] L335_T0_init-->L335_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65420#L335_T0_init-D38 [1126] L335_T0_init-D38-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63758#ingressENTRY_T0_init [1089] ingressENTRY_T0_init-->L275_T0_init: Formula: (not (= v_hdr.ethernet.etherType_21 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 63761#L275_T0_init [1181] L275_T0_init-->L276_T0_init: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 64456#L276_T0_init [1592] L276_T0_init-->L277_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 64108#L277_T0_init [1172] L277_T0_init-->L277_T0_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 64254#L277_T0_init-D53 [1401] L277_T0_init-D53-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64255#protect_c_period.applyENTRY_T0_init [1355] protect_c_period.applyENTRY_T0_init-->L380_T0_init: Formula: (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_21)  InVars {protect_c_period.action_run=v_protect_c_period.action_run_21}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_21}  AuxVars[]  AssignedVars[] 63708#L380_T0_init [1280] L380_T0_init-->L380_T0_init-D8: Formula: (= v_protect_c_set_period_0_periodInParam_1 v_protect_c_period.protect_c_set_period_0.period_9)  InVars {protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_9}  OutVars{protect_c_set_period_0_period=v_protect_c_set_period_0_periodInParam_1, protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_9}  AuxVars[]  AssignedVars[protect_c_set_period_0_period]< 64109#L380_T0_init-D8 [1431] L380_T0_init-D8-->protect_c_set_period_0ENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63788#protect_c_set_period_0ENTRY_T0_init [1099] protect_c_set_period_0ENTRY_T0_init-->protect_c_set_period_0FINAL_T0_init: Formula: (= v_meta.period_28 v_protect_c_set_period_0_period_2)  InVars {protect_c_set_period_0_period=v_protect_c_set_period_0_period_2}  OutVars{protect_c_set_period_0_period=v_protect_c_set_period_0_period_2, meta.period=v_meta.period_28}  AuxVars[]  AssignedVars[meta.period] 63789#protect_c_set_period_0FINAL_T0_init [1459] protect_c_set_period_0FINAL_T0_init-->protect_c_set_period_0EXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63707#protect_c_set_period_0EXIT_T0_init >[1722] protect_c_set_period_0EXIT_T0_init-->L382-1-D95: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_protect_c_set_period_0_periodInParam_1 v_protect_c_period.protect_c_set_period_0.period_9)  InVars {protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_9}  OutVars{protect_c_set_period_0_period=v_protect_c_set_period_0_periodInParam_1, protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_9}  AuxVars[]  AssignedVars[protect_c_set_period_0_period] 63709#L382-1-D95 [1407] L382-1-D95-->L382-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65175#L382-1_T0_init [1452] L382-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65176#protect_c_period.applyEXIT_T0_init >[1682] protect_c_period.applyEXIT_T0_init-->L277-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65162#L277-1-D116 [1537] L277-1-D116-->L277-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65163#L277-1_T0_init [1111] L277-1_T0_init-->L277-1_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66439#L277-1_T0_init-D11 [1035] L277-1_T0_init-D11-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65198#protect_c_port_config.applyENTRY_T0_init [1575] protect_c_port_config.applyENTRY_T0_init-->L394_T0_init: Formula: (not (= v_protect_c_port_config.action_run_22 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 65200#L394_T0_init [1474] L394_T0_init-->L394-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 66441#L394-1_T0_init [1498] L394-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66438#protect_c_port_config.applyEXIT_T0_init >[1784] protect_c_port_config.applyEXIT_T0_init-->L278-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66437#L278-D68 [1195] L278-D68-->L278_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66436#L278_T0_init [1546] L278_T0_init-->L280_T0_init: Formula: (= v_protect_c_accepted_22 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_22}  AuxVars[]  AssignedVars[protect_c_accepted] 66435#L280_T0_init [1245] L280_T0_init-->L281_T0_init: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 66434#L281_T0_init [1374] L281_T0_init-->L287_T0_init: Formula: (not (= v_meta.primary_16 v_standard_metadata.ingress_port_20))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 66433#L287_T0_init [1146] L287_T0_init-->L289_T0_init: Formula: (= v_standard_metadata.ingress_port_16 v_meta.secondary_16)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16, meta.secondary=v_meta.secondary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16, meta.secondary=v_meta.secondary_16}  AuxVars[]  AssignedVars[] 66432#L289_T0_init [1156] L289_T0_init-->L290_T0_init: Formula: (= v_protect_c_last_10 (select v_protect_c_last_primary_13 0))  InVars {protect_c_last_primary=v_protect_c_last_primary_13}  OutVars{protect_c_last_primary=v_protect_c_last_primary_13, protect_c_last=v_protect_c_last_10}  AuxVars[]  AssignedVars[protect_c_last] 66430#L290_T0_init [1528] L290_T0_init-->L291_T0_init: Formula: (< v_meta.period_23 (mod (+ (mod v_protect_c_time_19 281474976710656) (* 281474976710655 (mod v_protect_c_last_17 281474976710656))) 281474976710656))  InVars {meta.period=v_meta.period_23, protect_c_time=v_protect_c_time_19, protect_c_last=v_protect_c_last_17}  OutVars{meta.period=v_meta.period_23, protect_c_time=v_protect_c_time_19, protect_c_last=v_protect_c_last_17}  AuxVars[]  AssignedVars[] 66429#L291_T0_init [1559] L291_T0_init-->L287-1_T0_init: Formula: (= v_protect_c_accepted_16 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_16}  AuxVars[]  AssignedVars[protect_c_accepted] 66428#L287-1_T0_init [1482] L287-1_T0_init-->L276-2_T0_init: Formula: (= v_protect_c_accepted_13 v_meta.accepted_15)  InVars {protect_c_accepted=v_protect_c_accepted_13}  OutVars{protect_c_accepted=v_protect_c_accepted_13, meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[meta.accepted] 65127#L276-2_T0_init [1534] L276-2_T0_init-->L298_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {meta.accepted=v_meta.accepted_16}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[] 65101#L298_T0_init [1090] L298_T0_init-->L298_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65102#L298_T0_init-D23 [1412] L298_T0_init-D23-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65115#l2_c_l2_forwarding.applyENTRY_T0_init [1613] l2_c_l2_forwarding.applyENTRY_T0_init-->L326_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_16))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 65116#L326_T0_init [1566] L326_T0_init-->L326-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_22 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 65834#L326-1_T0_init [1031] L326-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65830#l2_c_l2_forwarding.applyEXIT_T0_init >[1750] l2_c_l2_forwarding.applyEXIT_T0_init-->L297-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65768#L297-D110 [1281] L297-D110-->L297_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65749#L297_T0_init [1210] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65750#ingressEXIT_T0_init >[1686] ingressEXIT_T0_init-->L336-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64951#L336-D122 [1283] L336-D122-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64947#L336_T0_init [1076] L336_T0_init-->L336_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 64948#L336_T0_init-D35 [1092] L336_T0_init-D35-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64949#egressFINAL_T0_init [1372] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64946#egressEXIT_T0_init >[1724] egressEXIT_T0_init-->L337-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64941#L337-D101 [1106] L337-D101-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64937#L337_T0_init [1255] L337_T0_init-->L337_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 64938#L337_T0_init-D2 [1353] L337_T0_init-D2-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64939#createChecksumFINAL_T0_init [1212] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64936#createChecksumEXIT_T0_init >[1769] createChecksumEXIT_T0_init-->L338-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64931#L338-D86 [1251] L338-D86-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64929#L338_T0_init [1128] L338_T0_init-->L340_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 64927#L340_T0_init [1207] L340_T0_init-->L339-1_T0_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 64926#L339-1_T0_init [1615] L339-1_T0_init-->L343_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_30 1))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_30}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[_p4ltl_0] 64925#L343_T0_init [1306] L343_T0_init-->L344_T0_init: Formula: (= v__p4ltl_2_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 64924#L344_T0_init [1192] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_15 v_meta.period_35))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_15, meta.period=v_meta.period_35}  OutVars{_p4ltl_2=v__p4ltl_2_15, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_35}  AuxVars[]  AssignedVars[_p4ltl_1] 64923#L345_T0_init [1138] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_40 v_meta.secondary_27))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[_p4ltl_3] 64922#L346_T0_init [1139] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (< v_meta.period_36 v__p4ltl_2_16))) (or (and (not v__p4ltl_4_8) (not .cse0)) (and v__p4ltl_4_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36}  OutVars{_p4ltl_2=v__p4ltl_2_16, meta.period=v_meta.period_36, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 64921#L347_T0_init [1396] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_29))) (or (and (not v__p4ltl_5_8) .cse0) (and v__p4ltl_5_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, meta.primary=v_meta.primary_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 64920#L348_T0_init [1548] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_6] 64919#mainFINAL_T0_init [1288] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64572#mainEXIT_T0_init >[1742] mainEXIT_T0_init-->L354-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64569#L354-1-D104 [1248] L354-1-D104-->L354-1_accept_S2: Formula: (and v__p4ltl_0_9 v__p4ltl_4_9 v__p4ltl_3_9 v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 64570#L354-1_accept_S2 [1239] L354-1_accept_S2-->L354_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63773#L354_accept_S2 [1483] L354_accept_S2-->L354_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 64511#L354_accept_S2-D45 [1419] L354_accept_S2-D45-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63636#mainENTRY_accept_S2 [1052] mainENTRY_accept_S2-->mainENTRY_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 63681#mainENTRY_accept_S2-D6 [1049] mainENTRY_accept_S2-D6-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63682#havocProcedureENTRY_accept_S2 [1391] havocProcedureENTRY_accept_S2-->L209_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 64244#L209_accept_S2 [1480] L209_accept_S2-->L210_accept_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 63678#L210_accept_S2 [1047] L210_accept_S2-->L211_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 63679#L211_accept_S2 [1588] L211_accept_S2-->L212_accept_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 64016#L212_accept_S2 [1215] L212_accept_S2-->L213_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 64017#L213_accept_S2 [1441] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 63938#L214_accept_S2 [1168] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 63939#L215_accept_S2 [1557] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 64101#L216_accept_S2 [1276] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 64102#L217_accept_S2 [1491] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 64235#L218_accept_S2 [1377] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 64236#L219_accept_S2 [1606] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 64059#L220_accept_S2 [1250] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 63995#L221_accept_S2 [1202] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 63840#L222_accept_S2 [1121] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 63841#L223_accept_S2 [1602] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 64012#L224_accept_S2 [1211] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 63842#L225_accept_S2 [1122] L225_accept_S2-->L226_accept_S2: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 63843#L226_accept_S2 [1464] L226_accept_S2-->L227_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 63793#L227_accept_S2 [1101] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 63635#L228_accept_S2 [1033] L228_accept_S2-->L229_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 63637#L229_accept_S2 [1054] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 63692#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 64103#L231_accept_S2 [1277] L231_accept_S2-->L232_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 63775#L232_accept_S2 [1095] L232_accept_S2-->L233_accept_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 63776#L233_accept_S2 [1358] L233_accept_S2-->L234_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 63931#L234_accept_S2 [1163] L234_accept_S2-->L235_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 63880#L235_accept_S2 [1143] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 63881#L236_accept_S2 [1589] L236_accept_S2-->L237_accept_S2: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 63953#L237_accept_S2 [1178] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 63868#L238_accept_S2 [1137] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 63869#L239_accept_S2 [1326] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 64177#L240_accept_S2 [1330] L240_accept_S2-->L241_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 64182#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 64056#L242_accept_S2 [1246] L242_accept_S2-->L243_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 64052#L243_accept_S2 [1244] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 64053#L244_accept_S2 [1354] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 64523#L245_accept_S2 [1398] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 64522#L246_accept_S2 [1324] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 64521#L247_accept_S2 [1493] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 64520#L248_accept_S2 [1257] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 64519#L249_accept_S2 [1614] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 64518#L250_accept_S2 [1521] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 64517#L251_accept_S2 [1221] L251_accept_S2-->L252_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 64516#L252_accept_S2 [1340] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 64515#L253_accept_S2 [1403] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 64514#L254_accept_S2 [1279] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 64513#L255_accept_S2 [1290] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 64512#L256_accept_S2 [1520] L256_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 64506#havocProcedureFINAL_accept_S2 [1359] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64507#havocProcedureEXIT_accept_S2 >[1662] havocProcedureEXIT_accept_S2-->L333-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67244#L333-D66 [1446] L333-D66-->L333_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64498#L333_accept_S2 [1370] L333_accept_S2-->L333_accept_S2-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67243#L333_accept_S2-D27 [1108] L333_accept_S2-D27-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63690#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 64505#_parser_packetParserENTRY_accept_S2-D60 [1504] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63689#startENTRY_accept_S2 [1053] startENTRY_accept_S2-->L426_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 63691#L426_accept_S2 [1228] L426_accept_S2-->L426-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 64040#L426-1_accept_S2 [1610] L426-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64466#startEXIT_accept_S2 >[1721] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64501#_parser_packetParserFINAL-D84 [1484] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64497#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64499#_parser_packetParserEXIT_accept_S2 >[1704] _parser_packetParserEXIT_accept_S2-->L334-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64491#L334-D72 [1304] L334-D72-->L334_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64489#L334_accept_S2 [1423] L334_accept_S2-->L334_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67242#L334_accept_S2-D42 [1149] L334_accept_S2-D42-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64488#verifyChecksumFINAL_accept_S2 [1132] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64490#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L335-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64483#L335-D75 [1393] L335-D75-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63734#L335_accept_S2 [1038] L335_accept_S2-->L335_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67241#L335_accept_S2-D39 [1418] L335_accept_S2-D39-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64479#ingressENTRY_accept_S2 [1364] ingressENTRY_accept_S2-->L275_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 64480#L275_accept_S2 [1289] L275_accept_S2-->L276_accept_S2: Formula: (= v_meta.accepted_20 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 64476#L276_accept_S2 [1170] L276_accept_S2-->L277_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 63966#L277_accept_S2 [1543] L277_accept_S2-->L277_accept_S2-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 64473#L277_accept_S2-D54 [1155] L277_accept_S2-D54-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64474#protect_c_period.applyENTRY_accept_S2 [1141] protect_c_period.applyENTRY_accept_S2-->L382_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 67316#L382_accept_S2 [1436] L382_accept_S2-->L382-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 67319#L382-1_accept_S2 [1541] L382-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67318#protect_c_period.applyEXIT_accept_S2 >[1710] protect_c_period.applyEXIT_accept_S2-->L277-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64228#L277-1-D117 [1232] L277-1-D117-->L277-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63700#L277-1_accept_S2 [1077] L277-1_accept_S2-->L277-1_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 63699#L277-1_accept_S2-D12 [1059] L277-1_accept_S2-D12-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63701#protect_c_port_config.applyENTRY_accept_S2 [1513] protect_c_port_config.applyENTRY_accept_S2-->L394_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 64376#L394_accept_S2 [1082] L394_accept_S2-->L394-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 67339#L394-1_accept_S2 [1242] L394-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64372#protect_c_port_config.applyEXIT_accept_S2 >[1775] protect_c_port_config.applyEXIT_accept_S2-->L278-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64373#L278-D69 [1457] L278-D69-->L278_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64461#L278_accept_S2 [1603] L278_accept_S2-->L280_accept_S2: Formula: (= v_protect_c_accepted_14 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 64462#L280_accept_S2 [1560] L280_accept_S2-->L281_accept_S2: Formula: (= v_protect_c_time_18 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 67337#L281_accept_S2 [1563] L281_accept_S2-->L287_accept_S2: Formula: (not (= v_meta.primary_20 v_standard_metadata.ingress_port_34))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 63978#L287_accept_S2 [1190] L287_accept_S2-->L289_accept_S2: Formula: (= v_standard_metadata.ingress_port_21 v_meta.secondary_18)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, meta.secondary=v_meta.secondary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, meta.secondary=v_meta.secondary_18}  AuxVars[]  AssignedVars[] 63979#L289_accept_S2 [1278] L289_accept_S2-->L290_accept_S2: Formula: (= v_protect_c_last_15 (select v_protect_c_last_primary_14 0))  InVars {protect_c_last_primary=v_protect_c_last_primary_14}  OutVars{protect_c_last_primary=v_protect_c_last_primary_14, protect_c_last=v_protect_c_last_15}  AuxVars[]  AssignedVars[protect_c_last] 64450#L290_accept_S2 [1580] L290_accept_S2-->L287-1_accept_S2: Formula: (not (< v_meta.period_20 (mod (+ (* 281474976710655 (mod v_protect_c_last_12 281474976710656)) (mod v_protect_c_time_13 281474976710656)) 281474976710656)))  InVars {meta.period=v_meta.period_20, protect_c_time=v_protect_c_time_13, protect_c_last=v_protect_c_last_12}  OutVars{meta.period=v_meta.period_20, protect_c_time=v_protect_c_time_13, protect_c_last=v_protect_c_last_12}  AuxVars[]  AssignedVars[] 64451#L287-1_accept_S2 [1159] L287-1_accept_S2-->L276-2_accept_S2: Formula: (= v_protect_c_accepted_18 v_meta.accepted_19)  InVars {protect_c_accepted=v_protect_c_accepted_18}  OutVars{protect_c_accepted=v_protect_c_accepted_18, meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 64241#L276-2_accept_S2 [1386] L276-2_accept_S2-->L297_accept_S2: Formula: (not (= v_meta.accepted_26 1))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[] 64242#L297_accept_S2 [1404] L297_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64259#ingressEXIT_accept_S2 >[1760] ingressEXIT_accept_S2-->L336-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67335#L336-D123 [1432] L336-D123-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63667#L336_accept_S2 [1413] L336_accept_S2-->L336_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 64154#L336_accept_S2-D36 [1311] L336_accept_S2-D36-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64155#egressFINAL_accept_S2 [1188] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63666#egressEXIT_accept_S2 >[1726] egressEXIT_accept_S2-->L337-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63668#L337-D102 [1110] L337-D102-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63818#L337_accept_S2 [1522] L337_accept_S2-->L337_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67345#L337_accept_S2-D3 [1569] L337_accept_S2-D3-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64075#createChecksumFINAL_accept_S2 [1258] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64076#createChecksumEXIT_accept_S2 >[1717] createChecksumEXIT_accept_S2-->L338-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64262#L338-D87 [1405] L338-D87-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64263#L338_accept_S2 [1462] L338_accept_S2-->L340_accept_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 64137#L340_accept_S2 [1297] L340_accept_S2-->L339-1_accept_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 64138#L339-1_accept_S2 [1332] L339-1_accept_S2-->L343_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 1))) (or (and v__p4ltl_0_8 .cse0) (and (not v__p4ltl_0_8) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 64374#L343_accept_S2 [1511] L343_accept_S2-->L344_accept_S2: Formula: (= v__p4ltl_2_14 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_14, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 64375#L344_accept_S2 [1502] L344_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_33))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_33}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_33}  AuxVars[]  AssignedVars[_p4ltl_1] 64158#L345_accept_S2 [1313] L345_accept_S2-->L346_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_41 v_meta.secondary_28))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and .cse0 v__p4ltl_3_7)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[_p4ltl_3] 64159#L346_accept_S2 [1554] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (< v_meta.period_31 v__p4ltl_2_8))) (or (and (not .cse0) (not v__p4ltl_4_6)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 63771#L347_accept_S2 [1094] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_26))) (or (and v__p4ltl_5_7 (not .cse0)) (and (not v__p4ltl_5_7) .cse0)))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, meta.primary=v_meta.primary_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 63774#L348_accept_S2 [1036] L348_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_6_8) (and (not v__p4ltl_6_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_6=v__p4ltl_6_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_6] 64001#mainFINAL_accept_S2 [1205] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64002#mainEXIT_accept_S2 >[1739] mainEXIT_accept_S2-->L354-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67343#L354-1-D105 [1345] L354-1-D105-->L354-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_12 v__p4ltl_5_12 v__p4ltl_3_10 (not v__p4ltl_0_10))  InVars {_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  OutVars{_p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_5=v__p4ltl_5_12}  AuxVars[]  AssignedVars[] 67459#L354-1_accept_S3 
[2023-01-16 04:14:21,453 INFO  L754   eck$LassoCheckResult]: Loop: 67459#L354-1_accept_S3 [1381] L354-1_accept_S3-->L354_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63911#L354_accept_S3 [1328] L354_accept_S3-->L354_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67406#L354_accept_S3-D43 [1341] L354_accept_S3-D43-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67104#mainENTRY_accept_S3 [1461] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67106#mainENTRY_accept_S3-D4 [1325] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67494#havocProcedureENTRY_accept_S3 [1568] havocProcedureENTRY_accept_S3-->L209_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 67491#L209_accept_S3 [1499] L209_accept_S3-->L210_accept_S3: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 67490#L210_accept_S3 [1564] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 67489#L211_accept_S3 [1611] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 67180#L212_accept_S3 [1231] L212_accept_S3-->L213_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 67178#L213_accept_S3 [1428] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 67179#L214_accept_S3 [1456] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 67646#L215_accept_S3 [1158] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 67645#L216_accept_S3 [1440] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 67644#L217_accept_S3 [1378] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 67479#L218_accept_S3 [1590] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 67170#L219_accept_S3 [1113] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 67168#L220_accept_S3 [1509] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 67169#L221_accept_S3 [1376] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 67165#L222_accept_S3 [1272] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 67163#L223_accept_S3 [1295] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 67164#L224_accept_S3 [1387] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 67470#L225_accept_S3 [1586] L225_accept_S3-->L226_accept_S3: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 67462#L226_accept_S3 [1037] L226_accept_S3-->L227_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 67463#L227_accept_S3 [1458] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 67157#L228_accept_S3 [1312] L228_accept_S3-->L229_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 67155#L229_accept_S3 [1351] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 67156#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_32 65536) (<= 0 v_hdr.ethernet.etherType_32))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[] 67151#L231_accept_S3 [1238] L231_accept_S3-->L232_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 67152#L232_accept_S3 [1475] L232_accept_S3-->L233_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 67457#L233_accept_S3 [1105] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 67446#L234_accept_S3 [1366] L234_accept_S3-->L235_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 67447#L235_accept_S3 [1390] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 67453#L236_accept_S3 [1556] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 67440#L237_accept_S3 [1209] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 67141#L238_accept_S3 [1044] L238_accept_S3-->L239_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 67142#L239_accept_S3 [1476] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 67438#L240_accept_S3 [1091] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 67436#L241_accept_S3 [1551] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 67434#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 67134#L243_accept_S3 [1334] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 67135#L244_accept_S3 [1349] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 67131#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 67130#L246_accept_S3 [1225] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 67128#L247_accept_S3 [1572] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 67129#L248_accept_S3 [1174] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 67124#L249_accept_S3 [1150] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 67125#L250_accept_S3 [1394] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 67418#L251_accept_S3 [1223] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 67416#L252_accept_S3 [1410] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 67415#L253_accept_S3 [1153] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 67115#L254_accept_S3 [1338] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 67116#L255_accept_S3 [1416] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 67410#L256_accept_S3 [1421] L256_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 67405#havocProcedureFINAL_accept_S3 [1164] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67103#havocProcedureEXIT_accept_S3 >[1792] havocProcedureEXIT_accept_S3-->L333-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67105#L333-D64 [1134] L333-D64-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67088#L333_accept_S3 [1362] L333_accept_S3-->L333_accept_S3-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67400#L333_accept_S3-D25 [1425] L333_accept_S3-D25-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67092#_parser_packetParserENTRY_accept_S3 [1261] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67093#_parser_packetParserENTRY_accept_S3-D58 [1062] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67101#startENTRY_accept_S3 [1500] startENTRY_accept_S3-->L426_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 67097#L426_accept_S3 [1515] L426_accept_S3-->L426-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 67098#L426-1_accept_S3 [1527] L426-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67091#startEXIT_accept_S3 >[1681] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67087#_parser_packetParserFINAL-D82 [1152] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67090#_parser_packetParserFINAL_accept_S3 [1530] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67399#_parser_packetParserEXIT_accept_S3 >[1617] _parser_packetParserEXIT_accept_S3-->L334-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67398#L334-D70 [1241] L334-D70-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67077#L334_accept_S3 [1426] L334_accept_S3-->L334_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67075#L334_accept_S3-D40 [1437] L334_accept_S3-D40-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67076#verifyChecksumFINAL_accept_S3 [1519] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67078#verifyChecksumEXIT_accept_S3 >[1720] verifyChecksumEXIT_accept_S3-->L335-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67397#L335-D73 [1086] L335-D73-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64359#L335_accept_S3 [1133] L335_accept_S3-->L335_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67068#L335_accept_S3-D37 [1342] L335_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67063#ingressENTRY_accept_S3 [1389] ingressENTRY_accept_S3-->L275_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 67064#L275_accept_S3 [1321] L275_accept_S3-->L276_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 67049#L276_accept_S3 [1071] L276_accept_S3-->L277_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 67047#L277_accept_S3 [1392] L277_accept_S3-->L277_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67823#L277_accept_S3-D52 [1166] L277_accept_S3-D52-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67056#protect_c_period.applyENTRY_accept_S3 [1525] protect_c_period.applyENTRY_accept_S3-->L382_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 67058#L382_accept_S3 [1041] L382_accept_S3-->L382-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 67046#L382-1_accept_S3 [1073] L382-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67048#protect_c_period.applyEXIT_accept_S3 >[1777] protect_c_period.applyEXIT_accept_S3-->L277-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67040#L277-1-D115 [1406] L277-1-D115-->L277-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67041#L277-1_accept_S3 [1508] L277-1_accept_S3-->L277-1_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67207#L277-1_accept_S3-D10 [1319] L277-1_accept_S3-D10-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67200#protect_c_port_config.applyENTRY_accept_S3 [1582] protect_c_port_config.applyENTRY_accept_S3-->L394_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 67201#L394_accept_S3 [1067] L394_accept_S3-->L394-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 67827#L394-1_accept_S3 [1185] L394-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67822#protect_c_port_config.applyEXIT_accept_S3 >[1666] protect_c_port_config.applyEXIT_accept_S3-->L278-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67820#L278-D67 [1605] L278-D67-->L278_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67816#L278_accept_S3 [1124] L278_accept_S3-->L280_accept_S3: Formula: (= v_protect_c_accepted_15 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_15}  AuxVars[]  AssignedVars[protect_c_accepted] 67033#L280_accept_S3 [1540] L280_accept_S3-->L281_accept_S3: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 67031#L281_accept_S3 [1200] L281_accept_S3-->L287_accept_S3: Formula: (not (= v_meta.primary_18 v_standard_metadata.ingress_port_32))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 67028#L287_accept_S3 [1102] L287_accept_S3-->L289_accept_S3: Formula: (= v_standard_metadata.ingress_port_23 v_meta.secondary_20)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_23, meta.secondary=v_meta.secondary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_23, meta.secondary=v_meta.secondary_20}  AuxVars[]  AssignedVars[] 67029#L289_accept_S3 [1439] L289_accept_S3-->L290_accept_S3: Formula: (= (select v_protect_c_last_primary_15 0) v_protect_c_last_16)  InVars {protect_c_last_primary=v_protect_c_last_primary_15}  OutVars{protect_c_last_primary=v_protect_c_last_primary_15, protect_c_last=v_protect_c_last_16}  AuxVars[]  AssignedVars[protect_c_last] 64357#L290_accept_S3 [1497] L290_accept_S3-->L287-1_accept_S3: Formula: (not (< v_meta.period_22 (mod (+ (mod v_protect_c_time_15 281474976710656) (* (mod v_protect_c_last_14 281474976710656) 281474976710655)) 281474976710656)))  InVars {meta.period=v_meta.period_22, protect_c_time=v_protect_c_time_15, protect_c_last=v_protect_c_last_14}  OutVars{meta.period=v_meta.period_22, protect_c_time=v_protect_c_time_15, protect_c_last=v_protect_c_last_14}  AuxVars[]  AssignedVars[] 64360#L287-1_accept_S3 [1490] L287-1_accept_S3-->L276-2_accept_S3: Formula: (= v_protect_c_accepted_17 v_meta.accepted_18)  InVars {protect_c_accepted=v_protect_c_accepted_17}  OutVars{protect_c_accepted=v_protect_c_accepted_17, meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[meta.accepted] 68122#L276-2_accept_S3 [1507] L276-2_accept_S3-->L297_accept_S3: Formula: (not (= v_meta.accepted_24 1))  InVars {meta.accepted=v_meta.accepted_24}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[] 68121#L297_accept_S3 [1032] L297_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67403#ingressEXIT_accept_S3 >[1759] ingressEXIT_accept_S3-->L336-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64364#L336-D121 [1501] L336-D121-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64347#L336_accept_S3 [1375] L336_accept_S3-->L336_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 69541#L336_accept_S3-D34 [1197] L336_accept_S3-D34-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64346#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64348#egressEXIT_accept_S3 >[1745] egressEXIT_accept_S3-->L337-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 69539#L337-D100 [1383] L337-D100-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67381#L337_accept_S3 [1162] L337_accept_S3-->L337_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67382#L337_accept_S3-D1 [1445] L337_accept_S3-D1-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67383#createChecksumFINAL_accept_S3 [1057] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67380#createChecksumEXIT_accept_S3 >[1659] createChecksumEXIT_accept_S3-->L338-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67379#L338-D85 [1545] L338-D85-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67377#L338_accept_S3 [1302] L338_accept_S3-->L340_accept_S3: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 67374#L340_accept_S3 [1384] L340_accept_S3-->L339-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 67375#L339-1_accept_S3 [1249] L339-1_accept_S3-->L343_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 1))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 67368#L343_accept_S3 [1487] L343_accept_S3-->L344_accept_S3: Formula: (= v__p4ltl_2_13 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_13, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 67369#L344_accept_S3 [1180] L344_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_11 v_meta.period_34))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_11, meta.period=v_meta.period_34}  OutVars{_p4ltl_2=v__p4ltl_2_11, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_34}  AuxVars[]  AssignedVars[_p4ltl_1] 67359#L345_accept_S3 [1317] L345_accept_S3-->L346_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 67358#L346_accept_S3 [1220] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (< v_meta.period_32 v__p4ltl_2_9))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_32, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 67357#L347_accept_S3 [1337] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_24 v_meta.secondary_25))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_24, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, meta.primary=v_meta.primary_24, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 67355#L348_accept_S3 [1161] L348_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_6] 67356#mainFINAL_accept_S3 [1157] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67348#mainEXIT_accept_S3 >[1796] mainEXIT_accept_S3-->L354-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67349#L354-1-D103 [1213] L354-1-D103-->L354-1_accept_S3: Formula: (and v__p4ltl_6_11 v__p4ltl_5_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_5=v__p4ltl_5_11}  AuxVars[]  AssignedVars[] 67459#L354-1_accept_S3 
[2023-01-16 04:14:21,453 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:14:21,454 INFO  L85        PathProgramCache]: Analyzing trace with hash 1894791516, now seen corresponding path program 1 times
[2023-01-16 04:14:21,454 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:14:21,454 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [298158388]
[2023-01-16 04:14:21,454 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:14:21,454 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:14:21,472 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2023-01-16 04:14:21,472 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2023-01-16 04:14:21,490 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2023-01-16 04:14:21,577 INFO  L130   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2023-01-16 04:14:21,577 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:14:21,577 INFO  L85        PathProgramCache]: Analyzing trace with hash -994759345, now seen corresponding path program 1 times
[2023-01-16 04:14:21,577 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:14:21,578 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2029532673]
[2023-01-16 04:14:21,578 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:14:21,578 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:14:21,587 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2023-01-16 04:14:21,587 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2023-01-16 04:14:21,595 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2023-01-16 04:14:21,612 INFO  L130   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2023-01-16 04:14:21,612 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:14:21,612 INFO  L85        PathProgramCache]: Analyzing trace with hash 2070761834, now seen corresponding path program 1 times
[2023-01-16 04:14:21,613 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:14:21,613 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [880347250]
[2023-01-16 04:14:21,613 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:14:21,613 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:14:21,636 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2023-01-16 04:14:21,637 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2023-01-16 04:14:21,670 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2023-01-16 04:14:21,728 INFO  L130   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2023-01-16 04:14:36,840 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 16.01 04:14:36 BasicIcfg
[2023-01-16 04:14:36,841 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2023-01-16 04:14:36,841 INFO  L158              Benchmark]: Toolchain (without parser) took 68294.09ms. Allocated memory was 43.0MB in the beginning and 903.9MB in the end (delta: 860.9MB). Free memory was 28.7MB in the beginning and 319.0MB in the end (delta: -290.3MB). Peak memory consumption was 696.4MB. Max. memory is 4.3GB.
[2023-01-16 04:14:36,841 INFO  L158              Benchmark]: Boogie PL CUP Parser took 0.13ms. Allocated memory is still 43.0MB. Free memory was 19.4MB in the beginning and 19.4MB in the end (delta: 41.9kB). There was no memory consumed. Max. memory is 4.3GB.
[2023-01-16 04:14:36,842 INFO  L158              Benchmark]: Boogie Preprocessor took 37.28ms. Allocated memory is still 43.0MB. Free memory was 28.6MB in the beginning and 26.0MB in the end (delta: 2.6MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
[2023-01-16 04:14:36,842 INFO  L158              Benchmark]: ThufvSpecLang took 28.27ms. Allocated memory is still 43.0MB. Free memory was 26.0MB in the beginning and 23.9MB in the end (delta: 2.0MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
[2023-01-16 04:14:36,842 INFO  L158              Benchmark]: RCFGBuilder took 275.47ms. Allocated memory was 43.0MB in the beginning and 82.8MB in the end (delta: 39.8MB). Free memory was 23.8MB in the beginning and 53.8MB in the end (delta: -29.9MB). Peak memory consumption was 9.3MB. Max. memory is 4.3GB.
[2023-01-16 04:14:36,842 INFO  L158              Benchmark]: ThufvLTL2Aut took 48.51ms. Allocated memory is still 82.8MB. Free memory was 53.8MB in the beginning and 50.9MB in the end (delta: 2.9MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
[2023-01-16 04:14:36,843 INFO  L158              Benchmark]: Büchi Program Product took 247.15ms. Allocated memory is still 82.8MB. Free memory was 50.9MB in the beginning and 36.5MB in the end (delta: 14.4MB). Peak memory consumption was 14.7MB. Max. memory is 4.3GB.
[2023-01-16 04:14:36,843 INFO  L158              Benchmark]: BlockEncodingV2 took 74.46ms. Allocated memory is still 82.8MB. Free memory was 36.5MB in the beginning and 40.7MB in the end (delta: -4.2MB). Peak memory consumption was 4.4MB. Max. memory is 4.3GB.
[2023-01-16 04:14:36,843 INFO  L158              Benchmark]: BuchiAutomizer took 67578.73ms. Allocated memory was 82.8MB in the beginning and 903.9MB in the end (delta: 821.0MB). Free memory was 40.7MB in the beginning and 319.0MB in the end (delta: -278.3MB). Peak memory consumption was 668.6MB. Max. memory is 4.3GB.
[2023-01-16 04:14:36,845 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    597 locations, 768 edges
  - StatisticsResult: Encoded RCFG
    586 locations, 752 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * Boogie PL CUP Parser took 0.13ms. Allocated memory is still 43.0MB. Free memory was 19.4MB in the beginning and 19.4MB in the end (delta: 41.9kB). There was no memory consumed. Max. memory is 4.3GB.
 * Boogie Preprocessor took 37.28ms. Allocated memory is still 43.0MB. Free memory was 28.6MB in the beginning and 26.0MB in the end (delta: 2.6MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
 * ThufvSpecLang took 28.27ms. Allocated memory is still 43.0MB. Free memory was 26.0MB in the beginning and 23.9MB in the end (delta: 2.0MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
 * RCFGBuilder took 275.47ms. Allocated memory was 43.0MB in the beginning and 82.8MB in the end (delta: 39.8MB). Free memory was 23.8MB in the beginning and 53.8MB in the end (delta: -29.9MB). Peak memory consumption was 9.3MB. Max. memory is 4.3GB.
 * ThufvLTL2Aut took 48.51ms. Allocated memory is still 82.8MB. Free memory was 53.8MB in the beginning and 50.9MB in the end (delta: 2.9MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
 * Büchi Program Product took 247.15ms. Allocated memory is still 82.8MB. Free memory was 50.9MB in the beginning and 36.5MB in the end (delta: 14.4MB). Peak memory consumption was 14.7MB. Max. memory is 4.3GB.
 * BlockEncodingV2 took 74.46ms. Allocated memory is still 82.8MB. Free memory was 36.5MB in the beginning and 40.7MB in the end (delta: -4.2MB). Peak memory consumption was 4.4MB. Max. memory is 4.3GB.
 * BuchiAutomizer took 67578.73ms. Allocated memory was 82.8MB in the beginning and 903.9MB in the end (delta: 821.0MB). Free memory was 40.7MB in the beginning and 319.0MB in the end (delta: -278.3MB). Peak memory consumption was 668.6MB. Max. memory is 4.3GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    3 locations, 4 edges
  - StatisticsResult: Initial RCFG
    160 locations, 196 edges
  - StatisticsResult: BuchiProgram size
    597 locations, 768 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 10 terminating modules (10 trivial, 0 deterministic, 0 nondeterministic) and one nonterminating remainder module.10 modules have a trivial ranking function, the largest among these consists of 28 locations. The remainder module has 5981 locations.
  - StatisticsResult: Timing statistics
    BüchiAutomizer plugin needed 67.4s and 11 iterations.  TraceHistogramMax:1. Analysis of lassos took 19.1s. Construction of modules took 35.3s. Büchi inclusion checks took 11.7s. Highest rank in rank-based complementation 0. Minimization of det autom 10. Minimization of nondet autom 0. Automata minimization 0.5s AutomataMinimizationTime, 10 MinimizatonAttempts, 15203 StatesRemovedByMinimization, 10 NontrivialMinimizations. Non-live state removal took 0.4s Buchi closure took 0.0s. Biggest automaton had -1 states and ocurred in iteration -1.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 38167 SdHoareTripleChecker+Valid, 38.2s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 38023 mSDsluCounter, 17496 SdHoareTripleChecker+Invalid, 35.3s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 0 IncrementalHoareTripleChecker+Unchecked, 9958 mSDsCounter, 17119 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 54180 IncrementalHoareTripleChecker+Invalid, 71299 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 17119 mSolverCounterUnsat, 7538 mSDtfsCounter, 54180 mSolverCounterSat, 0.5s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown	LassoAnalysisResults: nont1 unkn0 SFLI0 SFLT0 conc0 concLT0 SILN0 SILU10 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	InitialAbstractionConstructionTime: 0.0s
  - LTLInfiniteCounterExampleResult [Line: 354]: Violation of LTL property !(( []((_p4ltl_6 == true && _p4ltl_5 == true)) )) || ( ( [](( ((_p4ltl_0 == true && _p4ltl_3 == true) && _p4ltl_4 == true) ==> ( X((_p4ltl_3 == true && _p4ltl_1 == true ==> _p4ltl_0 == true)) ) )) ))
    Found an infinite, lasso-shaped execution that violates the LTL property !(( []((_p4ltl_6 == true && _p4ltl_5 == true)) )) || ( ( [](( ((_p4ltl_0 == true && _p4ltl_3 == true) && _p4ltl_4 == true) ==> ( X((_p4ltl_3 == true && _p4ltl_1 == true ==> _p4ltl_0 == true)) ) )) )).
Stem:
[L183]       CALL        call mainProcedure();
[L353]       COND TRUE   true
[L354]       CALL        call main();
[L333]       CALL        call havocProcedure();
[L208]                   drop := false;
[L209]                   forward := false;
[L210]                   standard_metadata.ingress_port := 0;
[L211]                   standard_metadata.egress_spec := 0;
[L212]                   standard_metadata.egress_port := 0;
[L213]                   standard_metadata.instance_type := 0;
[L214]                   standard_metadata.packet_length := 0;
[L215]                   standard_metadata.enq_timestamp := 0;
[L216]                   standard_metadata.enq_qdepth := 0;
[L217]                   standard_metadata.deq_timedelta := 0;
[L218]                   standard_metadata.deq_qdepth := 0;
[L219]                   standard_metadata.ingress_global_timestamp := 0;
[L220]                   standard_metadata.egress_global_timestamp := 0;
[L221]                   standard_metadata.mcast_grp := 0;
[L222]                   standard_metadata.egress_rid := 0;
[L223]                   standard_metadata.checksum_error := 0;
[L224]                   standard_metadata.priority := 0;
[L225]                   hdr.ethernet.valid := false;
[L226]                   emit[hdr.ethernet] := false;
[L227]                   havoc hdr.ethernet.dstAddr;
[L228]                   havoc hdr.ethernet.srcAddr;
[L229]                   havoc hdr.ethernet.etherType;
[L230]                   assume 0 <= hdr.ethernet.etherType && hdr.ethernet.etherType <= 65536;
[L231]                   hdr.topology.valid := false;
[L232]                   emit[hdr.topology] := false;
[L233]                   havoc hdr.topology.identifier;
[L234]                   assume 0 <= hdr.topology.identifier && hdr.topology.identifier <= 4294967296;
[L235]                   havoc hdr.topology.port;
[L236]                   assume 0 <= hdr.topology.port && hdr.topology.port <= 65536;
[L237]                   havoc hdr.topology.prefix;
[L238]                   assume 0 <= hdr.topology.prefix && hdr.topology.prefix <= 4294967296;
[L239]                   havoc hdr.topology.mac;
[L240]                   assume 0 <= hdr.topology.mac && hdr.topology.mac <= 281474976710656;
[L241]                   meta.intrinsic_metadata.ingress_global_timestamp := 0;
[L242]                   meta.intrinsic_metadata.egress_global_timestamp := 0;
[L243]                   meta.intrinsic_metadata.lf_field_list := 0;
[L244]                   meta.intrinsic_metadata.mcast_grp := 0;
[L245]                   meta.intrinsic_metadata.resubmit_flag := 0;
[L246]                   meta.intrinsic_metadata.egress_rid := 0;
[L247]                   meta.intrinsic_metadata.recirculate_flag := 0;
[L248]                   meta.accepted := 0;
[L249]                   meta.period := 0;
[L250]                   havoc l2_c_l2_forwarding.l2_c_l2_forward_0.e_port;
[L251]                   havoc l2_c_l2_forwarding.action_run;
[L252]                   havoc protect_c_period.protect_c_set_period_0.period;
[L253]                   havoc protect_c_period.action_run;
[L254]                   havoc protect_c_port_config.protect_c_set_ports_0.primary;
[L255]                   havoc protect_c_port_config.protect_c_set_ports_0.secondary;
[L256]                   havoc protect_c_port_config.action_run;
[L333]       RET         call havocProcedure();
[L334]       CALL        call _parser_packetParser();
[L190]       CALL        call start();
[L425]                   hdr.ethernet.valid := true;
[L426]       COND FALSE  !(hdr.ethernet.etherType == 56576)
[L190]       RET         call start();
[L334]       RET         call _parser_packetParser();
[L335]       CALL        call verifyChecksum();
[L335]       RET         call verifyChecksum();
[L336]       CALL        call ingress();
[L263]       COND FALSE  !(hdr.ethernet.etherType == 56576)
[L275]                   meta.accepted := 1;
[L276]       COND TRUE   hdr.ethernet.etherType == 56577
[L277]       CALL        call protect_c_period.apply();
[L379]       COND TRUE   protect_c_period.action_run == protect_c_period.action.protect_c_set_period_0
[L380]       CALL        call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[L403]                   meta.period := period;
[L380]       RET         call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[L277]       RET         call protect_c_period.apply();
[L278]       CALL        call protect_c_port_config.apply();
[L391]       COND FALSE  !(protect_c_port_config.action_run == protect_c_port_config.action.protect_c_set_ports_0)
[L394]       COND FALSE  !(protect_c_port_config.action_run == protect_c_port_config.action.NoAction_3)
[L278]       RET         call protect_c_port_config.apply();
[L279]                   protect_c_accepted := 0;
[L280]                   protect_c_time := standard_metadata.ingress_global_timestamp;
[L281]       COND FALSE  !(standard_metadata.ingress_port == meta.primary)
[L287]       COND TRUE   standard_metadata.ingress_port == meta.secondary
[L289]                   protect_c_last := protect_c_last_primary[0];
[L290-L292]              assume (281474976710656 + protect_c_time % 281474976710656 - protect_c_last % 281474976710656) % 281474976710656 > meta.period;
[L291]                   protect_c_accepted := 1;
[L295]                   meta.accepted := protect_c_accepted;
[L297]       COND TRUE   meta.accepted == 1
[L298]       CALL        call l2_c_l2_forwarding.apply();
[L323]       COND FALSE  !(l2_c_l2_forwarding.action_run == l2_c_l2_forwarding.action.l2_c_l2_forward_0)
[L326]       COND FALSE  !(l2_c_l2_forwarding.action_run == l2_c_l2_forwarding.action.l2_c_l2_broadcast_0)
[L298]       RET         call l2_c_l2_forwarding.apply();
[L336]       RET         call ingress();
[L337]       CALL        call egress();
[L337]       RET         call egress();
[L338]       CALL        call createChecksum();
[L338]       RET         call createChecksum();
[L339]       COND TRUE   forward == false
[L340]                   drop := true;
[L342]                   _p4ltl_0 := meta.accepted == 1;
[L343]                   _p4ltl_2 := (281474976710656 + standard_metadata.ingress_global_timestamp % 281474976710656 - protect_c_last_primary[0] % 281474976710656) % 281474976710656;
[L344]                   _p4ltl_1 := _p4ltl_2 <= meta.period;
[L345]                   _p4ltl_3 := standard_metadata.ingress_port == meta.secondary;
[L346]                   _p4ltl_4 := _p4ltl_2 > meta.period;
[L347]                   _p4ltl_5 := meta.secondary != meta.primary;
[L348]                   _p4ltl_6 := hdr.ethernet.etherType == 56577;
[L354]       RET         call main();
[L353]       COND TRUE   true
[L354]       CALL        call main();
[L333]       CALL        call havocProcedure();
[L208]                   drop := false;
[L209]                   forward := false;
[L210]                   standard_metadata.ingress_port := 0;
[L211]                   standard_metadata.egress_spec := 0;
[L212]                   standard_metadata.egress_port := 0;
[L213]                   standard_metadata.instance_type := 0;
[L214]                   standard_metadata.packet_length := 0;
[L215]                   standard_metadata.enq_timestamp := 0;
[L216]                   standard_metadata.enq_qdepth := 0;
[L217]                   standard_metadata.deq_timedelta := 0;
[L218]                   standard_metadata.deq_qdepth := 0;
[L219]                   standard_metadata.ingress_global_timestamp := 0;
[L220]                   standard_metadata.egress_global_timestamp := 0;
[L221]                   standard_metadata.mcast_grp := 0;
[L222]                   standard_metadata.egress_rid := 0;
[L223]                   standard_metadata.checksum_error := 0;
[L224]                   standard_metadata.priority := 0;
[L225]                   hdr.ethernet.valid := false;
[L226]                   emit[hdr.ethernet] := false;
[L227]                   havoc hdr.ethernet.dstAddr;
[L228]                   havoc hdr.ethernet.srcAddr;
[L229]                   havoc hdr.ethernet.etherType;
[L230]                   assume 0 <= hdr.ethernet.etherType && hdr.ethernet.etherType <= 65536;
[L231]                   hdr.topology.valid := false;
[L232]                   emit[hdr.topology] := false;
[L233]                   havoc hdr.topology.identifier;
[L234]                   assume 0 <= hdr.topology.identifier && hdr.topology.identifier <= 4294967296;
[L235]                   havoc hdr.topology.port;
[L236]                   assume 0 <= hdr.topology.port && hdr.topology.port <= 65536;
[L237]                   havoc hdr.topology.prefix;
[L238]                   assume 0 <= hdr.topology.prefix && hdr.topology.prefix <= 4294967296;
[L239]                   havoc hdr.topology.mac;
[L240]                   assume 0 <= hdr.topology.mac && hdr.topology.mac <= 281474976710656;
[L241]                   meta.intrinsic_metadata.ingress_global_timestamp := 0;
[L242]                   meta.intrinsic_metadata.egress_global_timestamp := 0;
[L243]                   meta.intrinsic_metadata.lf_field_list := 0;
[L244]                   meta.intrinsic_metadata.mcast_grp := 0;
[L245]                   meta.intrinsic_metadata.resubmit_flag := 0;
[L246]                   meta.intrinsic_metadata.egress_rid := 0;
[L247]                   meta.intrinsic_metadata.recirculate_flag := 0;
[L248]                   meta.accepted := 0;
[L249]                   meta.period := 0;
[L250]                   havoc l2_c_l2_forwarding.l2_c_l2_forward_0.e_port;
[L251]                   havoc l2_c_l2_forwarding.action_run;
[L252]                   havoc protect_c_period.protect_c_set_period_0.period;
[L253]                   havoc protect_c_period.action_run;
[L254]                   havoc protect_c_port_config.protect_c_set_ports_0.primary;
[L255]                   havoc protect_c_port_config.protect_c_set_ports_0.secondary;
[L256]                   havoc protect_c_port_config.action_run;
[L333]       RET         call havocProcedure();
[L334]       CALL        call _parser_packetParser();
[L190]       CALL        call start();
[L425]                   hdr.ethernet.valid := true;
[L426]       COND FALSE  !(hdr.ethernet.etherType == 56576)
[L190]       RET         call start();
[L334]       RET         call _parser_packetParser();
[L335]       CALL        call verifyChecksum();
[L335]       RET         call verifyChecksum();
[L336]       CALL        call ingress();
[L263]       COND FALSE  !(hdr.ethernet.etherType == 56576)
[L275]                   meta.accepted := 1;
[L276]       COND TRUE   hdr.ethernet.etherType == 56577
[L277]       CALL        call protect_c_period.apply();
[L379]       COND FALSE  !(protect_c_period.action_run == protect_c_period.action.protect_c_set_period_0)
[L382]       COND FALSE  !(protect_c_period.action_run == protect_c_period.action.NoAction_0)
[L277]       RET         call protect_c_period.apply();
[L278]       CALL        call protect_c_port_config.apply();
[L391]       COND FALSE  !(protect_c_port_config.action_run == protect_c_port_config.action.protect_c_set_ports_0)
[L394]       COND FALSE  !(protect_c_port_config.action_run == protect_c_port_config.action.NoAction_3)
[L278]       RET         call protect_c_port_config.apply();
[L279]                   protect_c_accepted := 0;
[L280]                   protect_c_time := standard_metadata.ingress_global_timestamp;
[L281]       COND FALSE  !(standard_metadata.ingress_port == meta.primary)
[L287]       COND TRUE   standard_metadata.ingress_port == meta.secondary
[L289]                   protect_c_last := protect_c_last_primary[0];
[L290-L292]              assume !((281474976710656 + protect_c_time % 281474976710656 - protect_c_last % 281474976710656) % 281474976710656 > meta.period);
[L295]                   meta.accepted := protect_c_accepted;
[L297]       COND FALSE  !(meta.accepted == 1)
[L336]       RET         call ingress();
[L337]       CALL        call egress();
[L337]       RET         call egress();
[L338]       CALL        call createChecksum();
[L338]       RET         call createChecksum();
[L339]       COND TRUE   forward == false
[L340]                   drop := true;
[L342]                   _p4ltl_0 := meta.accepted == 1;
[L343]                   _p4ltl_2 := (281474976710656 + standard_metadata.ingress_global_timestamp % 281474976710656 - protect_c_last_primary[0] % 281474976710656) % 281474976710656;
[L344]                   _p4ltl_1 := _p4ltl_2 <= meta.period;
[L345]                   _p4ltl_3 := standard_metadata.ingress_port == meta.secondary;
[L346]                   _p4ltl_4 := _p4ltl_2 > meta.period;
[L347]                   _p4ltl_5 := meta.secondary != meta.primary;
[L348]                   _p4ltl_6 := hdr.ethernet.etherType == 56577;
[L354]       RET         call main();
Loop:
[L353]       COND TRUE   true
[L354]       CALL        call main();
[L333]       CALL        call havocProcedure();
[L208]                   drop := false;
[L209]                   forward := false;
[L210]                   standard_metadata.ingress_port := 0;
[L211]                   standard_metadata.egress_spec := 0;
[L212]                   standard_metadata.egress_port := 0;
[L213]                   standard_metadata.instance_type := 0;
[L214]                   standard_metadata.packet_length := 0;
[L215]                   standard_metadata.enq_timestamp := 0;
[L216]                   standard_metadata.enq_qdepth := 0;
[L217]                   standard_metadata.deq_timedelta := 0;
[L218]                   standard_metadata.deq_qdepth := 0;
[L219]                   standard_metadata.ingress_global_timestamp := 0;
[L220]                   standard_metadata.egress_global_timestamp := 0;
[L221]                   standard_metadata.mcast_grp := 0;
[L222]                   standard_metadata.egress_rid := 0;
[L223]                   standard_metadata.checksum_error := 0;
[L224]                   standard_metadata.priority := 0;
[L225]                   hdr.ethernet.valid := false;
[L226]                   emit[hdr.ethernet] := false;
[L227]                   havoc hdr.ethernet.dstAddr;
[L228]                   havoc hdr.ethernet.srcAddr;
[L229]                   havoc hdr.ethernet.etherType;
[L230]                   assume 0 <= hdr.ethernet.etherType && hdr.ethernet.etherType <= 65536;
[L231]                   hdr.topology.valid := false;
[L232]                   emit[hdr.topology] := false;
[L233]                   havoc hdr.topology.identifier;
[L234]                   assume 0 <= hdr.topology.identifier && hdr.topology.identifier <= 4294967296;
[L235]                   havoc hdr.topology.port;
[L236]                   assume 0 <= hdr.topology.port && hdr.topology.port <= 65536;
[L237]                   havoc hdr.topology.prefix;
[L238]                   assume 0 <= hdr.topology.prefix && hdr.topology.prefix <= 4294967296;
[L239]                   havoc hdr.topology.mac;
[L240]                   assume 0 <= hdr.topology.mac && hdr.topology.mac <= 281474976710656;
[L241]                   meta.intrinsic_metadata.ingress_global_timestamp := 0;
[L242]                   meta.intrinsic_metadata.egress_global_timestamp := 0;
[L243]                   meta.intrinsic_metadata.lf_field_list := 0;
[L244]                   meta.intrinsic_metadata.mcast_grp := 0;
[L245]                   meta.intrinsic_metadata.resubmit_flag := 0;
[L246]                   meta.intrinsic_metadata.egress_rid := 0;
[L247]                   meta.intrinsic_metadata.recirculate_flag := 0;
[L248]                   meta.accepted := 0;
[L249]                   meta.period := 0;
[L250]                   havoc l2_c_l2_forwarding.l2_c_l2_forward_0.e_port;
[L251]                   havoc l2_c_l2_forwarding.action_run;
[L252]                   havoc protect_c_period.protect_c_set_period_0.period;
[L253]                   havoc protect_c_period.action_run;
[L254]                   havoc protect_c_port_config.protect_c_set_ports_0.primary;
[L255]                   havoc protect_c_port_config.protect_c_set_ports_0.secondary;
[L256]                   havoc protect_c_port_config.action_run;
[L333]       RET         call havocProcedure();
[L334]       CALL        call _parser_packetParser();
[L190]       CALL        call start();
[L425]                   hdr.ethernet.valid := true;
[L426]       COND FALSE  !(hdr.ethernet.etherType == 56576)
[L190]       RET         call start();
[L334]       RET         call _parser_packetParser();
[L335]       CALL        call verifyChecksum();
[L335]       RET         call verifyChecksum();
[L336]       CALL        call ingress();
[L263]       COND FALSE  !(hdr.ethernet.etherType == 56576)
[L275]                   meta.accepted := 1;
[L276]       COND TRUE   hdr.ethernet.etherType == 56577
[L277]       CALL        call protect_c_period.apply();
[L379]       COND FALSE  !(protect_c_period.action_run == protect_c_period.action.protect_c_set_period_0)
[L382]       COND FALSE  !(protect_c_period.action_run == protect_c_period.action.NoAction_0)
[L277]       RET         call protect_c_period.apply();
[L278]       CALL        call protect_c_port_config.apply();
[L391]       COND FALSE  !(protect_c_port_config.action_run == protect_c_port_config.action.protect_c_set_ports_0)
[L394]       COND FALSE  !(protect_c_port_config.action_run == protect_c_port_config.action.NoAction_3)
[L278]       RET         call protect_c_port_config.apply();
[L279]                   protect_c_accepted := 0;
[L280]                   protect_c_time := standard_metadata.ingress_global_timestamp;
[L281]       COND FALSE  !(standard_metadata.ingress_port == meta.primary)
[L287]       COND TRUE   standard_metadata.ingress_port == meta.secondary
[L289]                   protect_c_last := protect_c_last_primary[0];
[L290-L292]              assume !((281474976710656 + protect_c_time % 281474976710656 - protect_c_last % 281474976710656) % 281474976710656 > meta.period);
[L295]                   meta.accepted := protect_c_accepted;
[L297]       COND FALSE  !(meta.accepted == 1)
[L336]       RET         call ingress();
[L337]       CALL        call egress();
[L337]       RET         call egress();
[L338]       CALL        call createChecksum();
[L338]       RET         call createChecksum();
[L339]       COND TRUE   forward == false
[L340]                   drop := true;
[L342]                   _p4ltl_0 := meta.accepted == 1;
[L343]                   _p4ltl_2 := (281474976710656 + standard_metadata.ingress_global_timestamp % 281474976710656 - protect_c_last_primary[0] % 281474976710656) % 281474976710656;
[L344]                   _p4ltl_1 := _p4ltl_2 <= meta.period;
[L345]                   _p4ltl_3 := standard_metadata.ingress_port == meta.secondary;
[L346]                   _p4ltl_4 := _p4ltl_2 > meta.period;
[L347]                   _p4ltl_5 := meta.secondary != meta.primary;
[L348]                   _p4ltl_6 := hdr.ethernet.etherType == 56577;
[L354]       RET         call main();
End of lasso representation.
RESULT: Ultimate proved your program to be incorrect!
Received shutdown request...
