Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/FISEI/OCTAVO/VLSI/xilink/mod8_asc_dsc/simu_isim_beh.exe -prj D:/FISEI/OCTAVO/VLSI/xilink/mod8_asc_dsc/simu_beh.prj work.simu 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/FISEI/OCTAVO/VLSI/xilink/mod8_asc_dsc/jk.vhd" into library work
Parsing VHDL file "D:/FISEI/OCTAVO/VLSI/xilink/mod8_asc_dsc/mod_8.vhd" into library work
Parsing VHDL file "D:/FISEI/OCTAVO/VLSI/xilink/mod8_asc_dsc/simu.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity jk [jk_default]
Compiling architecture behavioral of entity mod_8 [mod_8_default]
Compiling architecture behavior of entity simu
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable D:/FISEI/OCTAVO/VLSI/xilink/mod8_asc_dsc/simu_isim_beh.exe
Fuse Memory Usage: 29544 KB
Fuse CPU Usage: 655 ms
