D:\NYU\nanolab\FPGA\simulink_decimation_filter\deci_filter_HDLcoder\verilog\test\OUTPUT_MATLAB\wirein_test1\wirein_test1.ngc 1524517011
D:\NYU\nanolab\FPGA\simulink_decimation_filter\deci_filter_HDLcoder\verilog\test\OUTPUT_MATLAB\wirein_test1/okWireIn.ngc 1472771218
D:\NYU\nanolab\FPGA\simulink_decimation_filter\deci_filter_HDLcoder\verilog\test\OUTPUT_MATLAB\wirein_test1/okCore.ngc 1472771218
OK
