$comment
	File created using the following command:
		vcd file binary_BCD_4_bits.msim.vcd -direction
$end
$date
	Mon Mar 25 17:52:20 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module binary_BCD_4_bits_vlg_vec_tst $end
$var reg 4 ! V [3:0] $end
$var wire 1 " d0 [6] $end
$var wire 1 # d0 [5] $end
$var wire 1 $ d0 [4] $end
$var wire 1 % d0 [3] $end
$var wire 1 & d0 [2] $end
$var wire 1 ' d0 [1] $end
$var wire 1 ( d0 [0] $end
$var wire 1 ) d1 [6] $end
$var wire 1 * d1 [5] $end
$var wire 1 + d1 [4] $end
$var wire 1 , d1 [3] $end
$var wire 1 - d1 [2] $end
$var wire 1 . d1 [1] $end
$var wire 1 / d1 [0] $end

$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var tri1 1 3 devclrn $end
$var tri1 1 4 devpor $end
$var tri1 1 5 devoe $end
$var wire 1 6 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 7 V[0]~input_o $end
$var wire 1 8 V[2]~input_o $end
$var wire 1 9 V[3]~input_o $end
$var wire 1 : V[1]~input_o $end
$var wire 1 ; comb_3|WideOr6~0_combout $end
$var wire 1 < comb_3|WideOr5~0_combout $end
$var wire 1 = comb_3|WideOr4~0_combout $end
$var wire 1 > comb_3|WideOr3~0_combout $end
$var wire 1 ? comb_3|WideOr2~0_combout $end
$var wire 1 @ comb_3|WideOr1~0_combout $end
$var wire 1 A comb_3|WideOr0~0_combout $end
$var wire 1 B c|LessThan0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0(
0'
0&
0%
0$
0#
1"
0/
0.
0-
0,
0+
0*
1)
00
11
x2
13
14
15
06
07
08
09
0:
0;
0<
0=
1>
0?
0@
0A
0B
$end
#10000
b1 !
17
0>
1@
1?
1;
1(
1$
1#
1%
#20000
b11 !
b10 !
07
1:
1A
1>
0?
1=
0;
0(
1&
0$
0%
0"
#30000
b11 !
17
1?
0=
0&
1$
#40000
b111 !
b101 !
b100 !
07
0:
18
0>
0@
1;
1(
0#
1%
#50000
b101 !
17
1>
1<
0;
0(
1'
0%
#60000
b111 !
b110 !
07
1:
0?
0$
#70000
b111 !
17
0A
0>
1@
1?
0<
0'
1$
1#
1%
1"
#80000
b1111 !
b1011 !
b1001 !
b1000 !
07
0:
08
19
1A
1>
0@
0?
0$
0#
0%
0"
#90000
b1001 !
17
0>
1?
1$
1%
#100000
b1011 !
b1010 !
07
1:
0A
1>
1B
0?
0$
1/
1,
1+
1*
0%
1"
#110000
b1011 !
17
0>
1@
1?
1;
1(
1$
1#
1%
#120000
b1111 !
b1101 !
b1100 !
07
0:
18
1A
1>
0?
1=
0;
0(
1&
0$
0%
0"
#130000
b1101 !
17
1?
0=
0&
1$
#140000
b1111 !
b1110 !
07
1:
0>
0@
1;
1(
0#
1%
#150000
b1111 !
17
1>
1<
0;
0(
1'
0%
#160000
