// SPDX-License-Identifier: GPL-2.0+
/*
 * dts file for Xilinx ZynqMP ZCU102 RevA
 *
 * (C) Copyright 2015 - 2018, Xilinx, Inc.
 *
 * Michal Simek <michal.simek@xilinx.com>
 */

/dts-v1/;

#include "zynqmp.dtsi"
#include "zynqmp-clk-ccf.dtsi"
#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pinctrl/pinctrl-zynqmp.h>
#include <dt-bindings/phy/phy.h>

/ {
	model = "Enclustra XU1PE1 ZynqMP EG - linux-xlnx/arch/arm64/boot/dts/xilinx/zynqmp-xu1pe1.dts";
	compatible = "xlnx,zynqmp";
	chosen {
		bootargs = "earlycon clk_ignore_unused";
		stdout-path = "serial0:115200n8";
	};
	aliases {
		ethernet0 = &gem0;
		ethernet1 = &gem3;
		i2c0 = &i2c0;
		serial0 = &uart0;
		spi0 = &qspi;
	};
	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x7ff00000>;
	};
};

&gem0 {
	phy-mode = "rgmii-id";
	phy-handle = <&phy0>;
	status = "okay";
	xlnx,ptp-enet-clock = <0x0>;
	phy0: phy@3 {
		reg = <0x3>;
	};
};
&gem3 {
	phy-mode = "rgmii-id";
	phy-handle = <&phy1>;
	status = "okay";
	xlnx,ptp-enet-clock = <0x0>;
	phy1: phy@7 {
		reg = <0x7>;
	};
};
