// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "05/30/2018 14:17:37"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_module (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clkin_50,
	UserPushButton1,
	UserLED1,
	UserLED2,
	UserLED3,
	UserLED4);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clkin_50;
input 	UserPushButton1;
output 	UserLED1;
output 	UserLED2;
output 	UserLED3;
output 	UserLED4;

// Design Ports Information
// UserLED1	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UserLED2	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UserLED3	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UserLED4	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UserPushButton1	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clkin_50	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \clkin_50~input_o ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \UserPushButton1~input_o ;
wire \masterLevel_Inst|ctr_block_1|start_signal~0_combout ;
wire \masterLevel_Inst|ctr_block_1|start_signal~q ;
wire \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \pll_2|pll3_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \masterLevel_Inst|ctr_block_1|enable_2~q ;
wire \masterLevel_Inst|enable_2_SR[0]~feeder_combout ;
wire \masterLevel_Inst|enable_reg~q ;
wire \masterLevel_Inst|comb~0_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ;
wire \~GND~combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~21_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~0_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~22 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~5_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~6 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~1_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~2 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~17_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~18 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~13_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~14 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~29_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~DUPLICATE_q ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~30 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~25_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~26 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~9_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~0_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[3]~feeder_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~4_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~6_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[6]~feeder_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[7]~feeder_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~10_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~13_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[10]~feeder_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~14_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~11_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[14]~feeder_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[15]~feeder_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~7_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~5_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~2_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[20]~feeder_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~12_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~9_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[25]~feeder_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~8_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[27]~feeder_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~3_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~1_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[31]~feeder_combout ;
wire \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|WideXnor0~combout ;
wire \masterLevel_Inst|mem_in_reg[0]~feeder_combout ;
wire \masterLevel_Inst|transfer_SR[2]~feeder_combout ;
wire \masterLevel_Inst|transfer_SR[3]~feeder_combout ;
wire \masterLevel_Inst|transfer_SR[4]~feeder_combout ;
wire \masterLevel_Inst|transfer_SR~0_combout ;
wire \masterLevel_Inst|ramAddress_1|Add0~1_sumout ;
wire \masterLevel_Inst|ramAddress_1|ram_addr~0_combout ;
wire \masterLevel_Inst|ctr_block_1|reset~q ;
wire \masterLevel_Inst|reset_reg~feeder_combout ;
wire \masterLevel_Inst|reset_reg~q ;
wire \masterLevel_Inst|ramAddress_1|Add0~2 ;
wire \masterLevel_Inst|ramAddress_1|Add0~5_sumout ;
wire \masterLevel_Inst|ramAddress_1|ram_addr~1_combout ;
wire \masterLevel_Inst|ramAddress_1|Add0~6 ;
wire \masterLevel_Inst|ramAddress_1|Add0~9_sumout ;
wire \masterLevel_Inst|ramAddress_1|ram_addr~2_combout ;
wire \masterLevel_Inst|ramAddress_1|Add0~10 ;
wire \masterLevel_Inst|ramAddress_1|Add0~13_sumout ;
wire \masterLevel_Inst|ramAddress_1|ram_addr~3_combout ;
wire \masterLevel_Inst|ramAddress_1|Add0~14 ;
wire \masterLevel_Inst|ramAddress_1|Add0~17_sumout ;
wire \masterLevel_Inst|ramAddress_1|ram_addr~4_combout ;
wire \masterLevel_Inst|ramAddress_1|Add0~18 ;
wire \masterLevel_Inst|ramAddress_1|Add0~21_sumout ;
wire \masterLevel_Inst|ramAddress_1|ram_addr~5_combout ;
wire \masterLevel_Inst|ramAddress_1|Add0~22 ;
wire \masterLevel_Inst|ramAddress_1|Add0~25_sumout ;
wire \masterLevel_Inst|ramAddress_1|ram_addr~6_combout ;
wire \masterLevel_Inst|ramAddress_1|Add0~26 ;
wire \masterLevel_Inst|ramAddress_1|Add0~29_sumout ;
wire \masterLevel_Inst|ramAddress_1|ram_addr~7_combout ;
wire \masterLevel_Inst|ramAddress_1|Add0~30 ;
wire \masterLevel_Inst|ramAddress_1|Add0~33_sumout ;
wire \masterLevel_Inst|ramAddress_1|ram_addr~8_combout ;
wire \masterLevel_Inst|ramAddress_1|Add0~34 ;
wire \masterLevel_Inst|ramAddress_1|Add0~37_sumout ;
wire \masterLevel_Inst|ramAddress_1|ram_addr~9_combout ;
wire \masterLevel_Inst|mem_in_reg[1]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[3]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[4]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[5]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[6]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[6]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[7]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[8]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[8]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[9]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[9]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[10]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[11]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[12]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[12]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[13]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[13]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[15]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[16]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[17]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[17]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[18]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[18]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[19]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[19]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[20]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[20]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[21]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[21]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[22]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[23]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[24]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[26]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[26]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[27]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[27]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[29]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[30]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[30]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[31]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[31]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[33]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[33]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[34]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[35]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[37]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[38]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[6]~DUPLICATE_q ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[40]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[40]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[41]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[42]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[43]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[43]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[44]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[45]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[45]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[46]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[46]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[47]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[47]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[48]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[49]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[50]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[50]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[51]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[51]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[52]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[53]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[54]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[55]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[55]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[56]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[57]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[57]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[58]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[59]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[60]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[61]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[62]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[63]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[64]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[66]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[66]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[67]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[69]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[69]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[69]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[70]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[70]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[71]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[72]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[73]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[75]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[76]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[78]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[79]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[79]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[80]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[81]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[84]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[84]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[85]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[86]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[87]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[87]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[88]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[88]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[89]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[89]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[89]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[90]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[91]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[92]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[93]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[94]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[96]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[96]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[97]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[97]~DUPLICATE_q ;
wire \masterLevel_Inst|mem_in_reg[97]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[99]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[99]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[100]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[100]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[101]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[101]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[102]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[102]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[103]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[104]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[105]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[107]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[107]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[108]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[109]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[110]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[110]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[111]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[111]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[114]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[114]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[115]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[115]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[116]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[116]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[117]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[117]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[118]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[118]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[119]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[120]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[121]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[122]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[91]~DUPLICATE_q ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[124]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[124]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[125]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[125]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[126]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[127]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[128]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[129]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[129]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[130]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[130]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[132]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[132]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[133]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[133]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[134]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[135]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[136]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[137]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[137]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[138]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[138]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[139]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[139]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[140]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[140]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[141]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[143]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[143]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[144]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[144]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[145]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[145]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[146]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[147]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[148]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[148]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[149]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[150]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[150]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[151]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[151]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[152]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[153]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[153]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[154]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[154]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[155]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[155]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[156]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[156]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[157]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[157]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[158]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[158]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[159]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[159]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[159]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[160]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[160]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[161]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[161]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[162]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[162]~feeder_combout ;
wire \masterLevel_Inst|concatenateDout_1|mem_in[163]~feeder_combout ;
wire \masterLevel_Inst|mem_in_reg[163]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[164]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[163]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[162]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[161]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[160]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[158]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[157]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[156]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[155]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[154]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[153]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[152]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[151]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[150]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[148]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[147]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[146]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[145]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[144]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[143]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[142]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[141]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[140]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[138]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[137]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[136]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[135]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[134]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[133]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[132]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[131]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[130]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[128]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[127]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[126]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[125]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[124]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[123]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[122]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[121]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[120]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[118]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[117]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[116]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[115]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[114]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[113]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[112]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[111]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[110]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[108]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[107]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[106]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[105]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[104]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[103]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[102]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[101]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[100]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[98]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[97]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[96]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[95]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[94]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[93]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[92]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[91]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[90]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[88]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[87]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[86]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[85]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[84]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[83]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[82]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[81]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[80]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[78]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[77]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[76]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[75]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[74]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[73]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[72]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[71]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[70]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[68]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[67]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[66]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[65]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[64]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~feeder_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \masterLevel_Inst|memCopyDetector_1|state~11_combout ;
wire \masterLevel_Inst|memCopyDetector_1|state.00~q ;
wire \masterLevel_Inst|memCopyDetector_1|Selector0~0_combout ;
wire \masterLevel_Inst|memCopyDetector_1|state.01~q ;
wire \masterLevel_Inst|memCopyDetector_1|Selector1~0_combout ;
wire \masterLevel_Inst|memCopyDetector_1|state.10~q ;
wire \masterLevel_Inst|memCopyDetector_1|Selector2~0_combout ;
wire \masterLevel_Inst|memCopyDetector_1|state.11~q ;
wire \masterLevel_Inst|memCopyDetector_1|transfer_done~0_combout ;
wire \masterLevel_Inst|memCopyDetector_1|transfer_done~q ;
wire \masterLevel_Inst|ctr_block_1|Add0~53_sumout ;
wire \masterLevel_Inst|ctr_block_1|counter~13_combout ;
wire \masterLevel_Inst|ctr_block_1|Add0~54 ;
wire \masterLevel_Inst|ctr_block_1|Add0~49_sumout ;
wire \masterLevel_Inst|ctr_block_1|counter~12_combout ;
wire \masterLevel_Inst|ctr_block_1|Add0~50 ;
wire \masterLevel_Inst|ctr_block_1|Add0~45_sumout ;
wire \masterLevel_Inst|ctr_block_1|counter~11_combout ;
wire \masterLevel_Inst|ctr_block_1|Add0~46 ;
wire \masterLevel_Inst|ctr_block_1|Add0~1_sumout ;
wire \masterLevel_Inst|ctr_block_1|counter~0_combout ;
wire \masterLevel_Inst|ctr_block_1|Add0~2 ;
wire \masterLevel_Inst|ctr_block_1|Add0~5_sumout ;
wire \masterLevel_Inst|ctr_block_1|counter~1_combout ;
wire \masterLevel_Inst|ctr_block_1|Add0~6 ;
wire \masterLevel_Inst|ctr_block_1|Add0~41_sumout ;
wire \masterLevel_Inst|ctr_block_1|counter~10_combout ;
wire \masterLevel_Inst|ctr_block_1|Add0~42 ;
wire \masterLevel_Inst|ctr_block_1|Add0~33_sumout ;
wire \masterLevel_Inst|ctr_block_1|counter~8_combout ;
wire \masterLevel_Inst|ctr_block_1|Add0~34 ;
wire \masterLevel_Inst|ctr_block_1|Add0~37_sumout ;
wire \masterLevel_Inst|ctr_block_1|counter~9_combout ;
wire \masterLevel_Inst|ctr_block_1|Add0~38 ;
wire \masterLevel_Inst|ctr_block_1|Add0~29_sumout ;
wire \masterLevel_Inst|ctr_block_1|counter~7_combout ;
wire \masterLevel_Inst|ctr_block_1|Add0~30 ;
wire \masterLevel_Inst|ctr_block_1|Add0~9_sumout ;
wire \masterLevel_Inst|ctr_block_1|counter~2_combout ;
wire \masterLevel_Inst|ctr_block_1|Add0~10 ;
wire \masterLevel_Inst|ctr_block_1|Add0~21_sumout ;
wire \masterLevel_Inst|ctr_block_1|counter~5_combout ;
wire \masterLevel_Inst|ctr_block_1|Add0~22 ;
wire \masterLevel_Inst|ctr_block_1|Add0~25_sumout ;
wire \masterLevel_Inst|ctr_block_1|counter~6_combout ;
wire \masterLevel_Inst|ctr_block_1|Add0~26 ;
wire \masterLevel_Inst|ctr_block_1|Add0~17_sumout ;
wire \masterLevel_Inst|ctr_block_1|counter~4_combout ;
wire \masterLevel_Inst|ctr_block_1|Add0~18 ;
wire \masterLevel_Inst|ctr_block_1|Add0~13_sumout ;
wire \masterLevel_Inst|ctr_block_1|counter~3_combout ;
wire \masterLevel_Inst|ctr_block_1|LessThan0~0_combout ;
wire \masterLevel_Inst|ctr_block_1|LessThan0~1_combout ;
wire \masterLevel_Inst|ctr_block_1|LessThan0~2_combout ;
wire \masterLevel_Inst|ctr_block_1|enable~q ;
wire \masterLevel_Inst|UserLED3~0_combout ;
wire \masterLevel_Inst|UserLED3~q ;
wire \altera_internal_jtag~TDO ;
wire [1:0] \pll_2|pll3_inst|altera_pll_i|outclk_wire ;
wire [164:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [1:0] \pll_2|pll3_inst|altera_pll_i|locked_wire ;
wire [13:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [13:0] \masterLevel_Inst|ramAddress_1|ram_addr ;
wire [164:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [164:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [13:0] \masterLevel_Inst|ctr_block_1|counter ;
wire [4:0] \masterLevel_Inst|enable_2_SR ;
wire [7:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [31:0] \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out ;
wire [4:0] \masterLevel_Inst|transfer_SR ;
wire [1:0] \pll_2|pll3_inst|altera_pll_i|fboutclk_wire ;
wire [6:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [4:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [164:0] \masterLevel_Inst|mem_in_reg ;
wire [164:0] \masterLevel_Inst|concatenateDout_1|mem_in ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus ;
wire [9:0] \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus ;
wire [7:0] \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [16] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [17] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [18] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [19] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [16] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [17] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [18] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [19] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [20] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [21] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [22] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [23] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [24] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [25] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [26] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [27] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [28] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [29] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [20] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [21] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [22] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [23] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [24] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [25] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [26] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [27] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [28] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [29] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [30] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [31] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [32] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [33] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [34] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [35] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [36] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [37] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [38] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [39] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [30] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [31] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [32] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [33] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [34] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [35] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [36] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [37] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [38] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [39] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [40] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [41] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [42] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [43] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [44] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [45] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [46] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [47] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [48] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [49] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [40] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [41] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [42] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [43] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [44] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [45] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [46] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [47] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [48] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [49] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [50] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [51] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [52] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [53] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [54] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [55] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [56] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [57] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [58] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [59] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [50] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [51] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [52] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [53] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [54] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [55] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [56] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [57] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [58] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [59] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [60] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [61] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [62] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [63] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [64] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [65] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [66] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [67] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [68] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [69] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [60] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [61] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [62] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [63] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [64] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [65] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [66] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [67] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [68] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [69] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [70] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [71] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [72] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [73] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [74] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [75] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [76] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [77] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [78] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [79] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [70] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [71] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [72] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [73] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [74] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [75] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [76] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [77] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [78] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [79] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [80] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [81] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [82] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [83] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [84] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [85] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [86] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [87] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [88] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [89] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [80] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [81] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [82] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [83] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [84] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [85] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [86] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [87] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [88] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [89] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [90] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [91] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [92] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [93] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [94] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [95] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [96] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [97] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [98] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [99] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [90] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [91] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [92] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [93] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [94] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [95] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [96] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [97] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [98] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [99] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [100] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [101] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [102] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [103] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [104] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [105] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [106] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [107] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [108] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [109] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [100] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [101] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [102] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [103] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [104] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [105] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [106] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [107] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [108] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [109] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [110] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [111] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [112] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [113] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [114] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [115] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [116] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [117] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [118] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [119] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [110] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [111] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [112] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [113] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [114] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [115] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [116] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [117] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [118] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [119] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [120] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [121] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [122] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [123] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [124] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [125] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [126] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [127] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [128] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [129] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [120] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [121] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [122] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [123] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [124] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [125] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [126] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [127] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [128] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [129] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [130] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [131] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [132] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [133] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [134] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [135] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [136] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [137] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [138] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [139] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [130] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [131] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [132] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [133] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [134] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [135] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [136] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [137] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [138] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [139] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [140] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [141] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [142] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [143] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [144] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [145] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [146] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [147] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [148] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [149] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [140] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [141] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [142] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [143] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [144] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [145] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [146] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [147] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [148] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [149] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [150] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [151] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [152] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [153] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [154] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [155] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [156] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [157] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [158] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [159] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [150] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [151] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [152] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [153] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [154] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [4];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [155] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [5];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [156] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [6];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [157] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [7];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [158] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [8];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [159] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [9];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [160] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [161] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [162] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [163] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [164] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus [4];

assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [160] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus [0];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [161] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus [1];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [162] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus [2];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [163] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus [3];
assign \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [164] = \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus [4];

assign \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];
assign \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7  = \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [7];

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \UserLED1~output (
	.i(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UserLED1),
	.obar());
// synopsys translate_off
defparam \UserLED1~output .bus_hold = "false";
defparam \UserLED1~output .open_drain_output = "false";
defparam \UserLED1~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \UserLED2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UserLED2),
	.obar());
// synopsys translate_off
defparam \UserLED2~output .bus_hold = "false";
defparam \UserLED2~output .open_drain_output = "false";
defparam \UserLED2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \UserLED3~output (
	.i(!\masterLevel_Inst|UserLED3~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UserLED3),
	.obar());
// synopsys translate_off
defparam \UserLED3~output .bus_hold = "false";
defparam \UserLED3~output .open_drain_output = "false";
defparam \UserLED3~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \UserLED4~output (
	.i(\pll_2|pll3_inst|altera_pll_i|locked_wire [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UserLED4),
	.obar());
// synopsys translate_off
defparam \UserLED4~output .bus_hold = "false";
defparam \UserLED4~output .open_drain_output = "false";
defparam \UserLED4~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \clkin_50~input (
	.i(clkin_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clkin_50~input_o ));
// synopsys translate_off
defparam \clkin_50~input .bus_hold = "false";
defparam \clkin_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(vcc),
	.cclk(vcc),
	.coreclkin(vcc),
	.extswitch(vcc),
	.iqtxrxclkin(vcc),
	.plliqclkin(vcc),
	.rxiqclkin(vcc),
	.clkin({\clkin_50~input_o ,vcc,vcc,vcc}),
	.refiqclk(2'b11),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_3";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pll_2|pll3_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(vcc),
	.fbclkfpll(vcc),
	.lvdsfbin(vcc),
	.nresync(gnd),
	.pfden(vcc),
	.refclkin(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(vcc),
	.cntnen(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll_2|pll3_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\pll_2|pll3_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "500.0 mhz";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 6000;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 10;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 10;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "true";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(vcc),
	.clk(vcc),
	.cntnen(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(vcc),
	.iocsrclkin(vcc),
	.iocsrdatain(vcc),
	.iocsren(vcc),
	.iocsrrstn(vcc),
	.mdiodis(vcc),
	.phaseen(vcc),
	.read(vcc),
	.rstn(vcc),
	.scanen(vcc),
	.sershiftload(vcc),
	.shiftdonei(vcc),
	.updn(vcc),
	.write(vcc),
	.addr(6'b111111),
	.byteen(2'b11),
	.cntsel(5'b11111),
	.din(16'b1111111111111111),
	.mhi({\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y21_N1
cyclonev_pll_output_counter \pll_2|pll3_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(vcc),
	.nen0(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(vcc),
	.shiften(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ),
	.tclk0(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll_2|pll3_inst|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll_2|pll3_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll_2|pll3_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll_2|pll3_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll_2|pll3_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll_2|pll3_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll_2|pll3_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll_2|pll3_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 5;
defparam \pll_2|pll3_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 5;
defparam \pll_2|pll3_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll_2|pll3_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \pll_2|pll3_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll_2|pll3_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll_2|pll3_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 7;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\pll_2|pll3_inst|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \UserPushButton1~input (
	.i(UserPushButton1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\UserPushButton1~input_o ));
// synopsys translate_off
defparam \UserPushButton1~input .bus_hold = "false";
defparam \UserPushButton1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N15
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|start_signal~0 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|start_signal~0_combout  = (!\UserPushButton1~input_o ) # (\masterLevel_Inst|ctr_block_1|start_signal~q )

	.dataa(gnd),
	.datab(!\UserPushButton1~input_o ),
	.datac(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ctr_block_1|start_signal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|start_signal~0 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|start_signal~0 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \masterLevel_Inst|ctr_block_1|start_signal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N14
dffeas \masterLevel_Inst|ctr_block_1|start_signal (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|ctr_block_1|start_signal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|start_signal .is_wysiwyg = "true";
defparam \masterLevel_Inst|ctr_block_1|start_signal .power_up = "low";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(vcc),
	.nen0(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(vcc),
	.shiften(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll_2|pll3_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll_2|pll3_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 1;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "250.0 mhz";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll_2|pll3_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \pll_2|pll3_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pll_2|pll3_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll_2|pll3_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pll_2|pll3_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pll_2|pll3_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll_2|pll3_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pll_2|pll3_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X45_Y1_N32
dffeas \masterLevel_Inst|ctr_block_1|enable_2 (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|ctr_block_1|enable~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ctr_block_1|enable_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|enable_2 .is_wysiwyg = "true";
defparam \masterLevel_Inst|ctr_block_1|enable_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N48
cyclonev_lcell_comb \masterLevel_Inst|enable_2_SR[0]~feeder (
// Equation(s):
// \masterLevel_Inst|enable_2_SR[0]~feeder_combout  = ( \masterLevel_Inst|ctr_block_1|enable_2~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|ctr_block_1|enable_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|enable_2_SR[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|enable_2_SR[0]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|enable_2_SR[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|enable_2_SR[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N50
dffeas \masterLevel_Inst|enable_2_SR[0] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|enable_2_SR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|enable_2_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|enable_2_SR[0] .is_wysiwyg = "true";
defparam \masterLevel_Inst|enable_2_SR[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y1_N59
dffeas \masterLevel_Inst|enable_2_SR[1] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|enable_2_SR [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|enable_2_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|enable_2_SR[1] .is_wysiwyg = "true";
defparam \masterLevel_Inst|enable_2_SR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y1_N56
dffeas \masterLevel_Inst|enable_2_SR[2] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|enable_2_SR [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|enable_2_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|enable_2_SR[2] .is_wysiwyg = "true";
defparam \masterLevel_Inst|enable_2_SR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y1_N4
dffeas \masterLevel_Inst|enable_2_SR[3] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|enable_2_SR [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|enable_2_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|enable_2_SR[3] .is_wysiwyg = "true";
defparam \masterLevel_Inst|enable_2_SR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y1_N14
dffeas \masterLevel_Inst|enable_reg (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|ctr_block_1|enable~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|enable_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|enable_reg .is_wysiwyg = "true";
defparam \masterLevel_Inst|enable_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N3
cyclonev_lcell_comb \masterLevel_Inst|comb~0 (
// Equation(s):
// \masterLevel_Inst|comb~0_combout  = ( \masterLevel_Inst|enable_2_SR [3] & ( \masterLevel_Inst|enable_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\masterLevel_Inst|enable_2_SR [3]),
	.dataf(!\masterLevel_Inst|enable_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|comb~0 .extended_lut = "off";
defparam \masterLevel_Inst|comb~0 .lut_mask = 64'h000000000000FFFF;
defparam \masterLevel_Inst|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h0033003333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h0333033303330333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h030F030F030F030F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h3333CCCC3333CCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h000F000FFFF0FFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hFFFFFFFF50005000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hFFFFFFFF3FFF3FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h05050F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h5050505050505050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'hC000000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0020000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000002000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .lut_mask = 64'h0033003355775577;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'hFF0FFF0F0FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'hA555A555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'h807F807FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'h870F0F0FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h52E052E0E280E280;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h0F0F33330F0F3333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N39
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N3
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FF0000000000;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 64'h01000100FBF0FBF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h0302337703023377;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h00050005FAFFFAFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0011001111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h00FF20B100FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h4700470044004400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N21
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0000000005050000;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N13
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 64'h0000303500003A3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .lut_mask = 64'h0008000800080008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 64'h0300030000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N7
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .lut_mask = 64'h0001000100450045;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.datad(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 64'h5F5F5F5F5FFF5FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0000000000150015;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0000000003030000;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~21_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~21 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 64'h1111111100000000;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~0 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~0 .lut_mask = 64'h0103000001030000;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N9
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1 .lut_mask = 64'h05000500FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N5
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sload(gnd),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~5_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~5 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N11
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~5_sumout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sload(vcc),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N36
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~1 (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~1_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~1 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N17
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~1_sumout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sload(vcc),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~17_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~17 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N59
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~17_sumout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sload(vcc),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~13 (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~13_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~13 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N25
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~13_sumout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sload(vcc),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N45
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~29 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~29_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~29 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N23
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~29_sumout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sload(vcc),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~DUPLICATE .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~25_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~25 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N0
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N2
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sload(gnd),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N22
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~29_sumout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sload(vcc),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N51
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~9 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N28
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add1~9_sumout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sload(vcc),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [6]),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datae(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h0000000000800000;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N57
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0000000002020202;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0 .lut_mask = 64'h0F0FFFFF1F0FFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N7
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N10
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FF0000000000;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N21
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N27
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FF0000000000;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N33
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N41
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N38
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N34
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N31
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N28
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N25
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N22
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N19
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N16
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N14
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N48
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N49
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N31
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N53
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datad(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N9
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N10
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 64'h2727272727272727;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N50
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 64'h11111111BBBBBBBB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N1
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N4
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N15
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N16
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 64'h0000000000FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0C0C1D0C0C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000000000002000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 64'hF546F5460A000A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5 .lut_mask = 64'h000000000FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h9A2C9A2C9A2C9A2C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h2E2E0C3F0C0C0C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h02130213CEDFCEDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h33333333303F303F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .lut_mask = 64'h0040004000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h8811881177CC77CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h0C3F0F0F2E3F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h555500005555FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 64'h0202020202020202;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h00FF00FF13131313;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h0300030057555755;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h0C0C0C0CC0C0C0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h5656565600000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h01000100FE00FE00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h00007F000100FE00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'h8888088888888888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .lut_mask = 64'h00000000F030F030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h3300330000330033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'h88000F0F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .lut_mask = 64'h0505050505FFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h550F550F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h500050005F005F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h0055000003550000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h0033083380338833;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'h00000A0C0A0C0A0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h7777777700000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|sd1 (
	.inclk(\pll_2|pll3_inst|altera_pll_i|outclk_wire [0]),
	.ena(\masterLevel_Inst|enable_2_SR [3]),
	.outclk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.enaout());
// synopsys translate_off
defparam \masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|sd1 .clock_type = "global clock";
defparam \masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|sd1 .disable_mode = "low";
defparam \masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|sd1 .ena_register_mode = "falling edge";
defparam \masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|sd1 .ena_register_power_up = "high";
defparam \masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|sd1 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N48
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~0 (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~0_combout  = ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [0] ) # ( !\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [0] & ( !\masterLevel_Inst|ctr_block_1|start_signal~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~0 .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N50
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[1] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[1] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N53
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[2] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[2] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N15
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[3]~feeder (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[3]~feeder_combout  = ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[3]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N17
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[3] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[3] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N18
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~4 (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~4_combout  = ( \masterLevel_Inst|ctr_block_1|start_signal~q  & ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [3] ) ) # ( !\masterLevel_Inst|ctr_block_1|start_signal~q  )

	.dataa(gnd),
	.datab(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~4 .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~4 .lut_mask = 64'hFFFF3333FFFF3333;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N20
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[4] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[4] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N12
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~6 (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~6_combout  = ( \masterLevel_Inst|ctr_block_1|start_signal~q  & ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [4] ) ) # ( !\masterLevel_Inst|ctr_block_1|start_signal~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [4]),
	.datad(gnd),
	.datae(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~6 .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~6 .lut_mask = 64'hFFFF0F0FFFFF0F0F;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N14
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[5] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[5] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N3
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[6]~feeder (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[6]~feeder_combout  = \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [5]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[6]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N5
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[6] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[6] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N48
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[7]~feeder (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[7]~feeder_combout  = ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[7]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N50
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[7] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[7] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N33
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~10 (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~10_combout  = (!\masterLevel_Inst|ctr_block_1|start_signal~q ) # (\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [7])

	.dataa(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~10 .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~10 .lut_mask = 64'hAAFFAAFFAAFFAAFF;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N35
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[8] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[8] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N24
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~13 (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~13_combout  = ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [8] & ( \masterLevel_Inst|ctr_block_1|start_signal~q  ) ) # ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [8] & ( 
// !\masterLevel_Inst|ctr_block_1|start_signal~q  ) ) # ( !\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [8] & ( !\masterLevel_Inst|ctr_block_1|start_signal~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [8]),
	.dataf(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~13 .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~13 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N26
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[9] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[9] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N54
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[10]~feeder (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[10]~feeder_combout  = \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[10]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N56
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[10] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[10] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N45
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~14 (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~14_combout  = ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [10] ) # ( !\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [10] & ( !\masterLevel_Inst|ctr_block_1|start_signal~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~14 .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~14 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N47
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[11] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[11] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N29
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[12] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[12] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N45
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~11 (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~11_combout  = ( \masterLevel_Inst|ctr_block_1|start_signal~q  & ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [12] ) ) # ( !\masterLevel_Inst|ctr_block_1|start_signal~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [12]),
	.datad(gnd),
	.datae(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~11 .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~11 .lut_mask = 64'hFFFF0F0FFFFF0F0F;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N47
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[13] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[13] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N51
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[14]~feeder (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[14]~feeder_combout  = \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [13]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[14]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N53
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[14] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[14] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N0
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[15]~feeder (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[15]~feeder_combout  = ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[15]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N2
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[15] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[15] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N51
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~7 (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~7_combout  = (!\masterLevel_Inst|ctr_block_1|start_signal~q ) # (\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.datad(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~7 .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~7 .lut_mask = 64'hF0FFF0FFF0FFF0FF;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N53
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[16] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[16] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N6
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~5 (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~5_combout  = ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [16] ) # ( !\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [16] & ( !\masterLevel_Inst|ctr_block_1|start_signal~q  ) )

	.dataa(gnd),
	.datab(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~5 .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~5 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N8
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[17] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[17] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N12
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~2 (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~2_combout  = ( \masterLevel_Inst|ctr_block_1|start_signal~q  & ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [17] ) ) # ( !\masterLevel_Inst|ctr_block_1|start_signal~q  & ( 
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [17] ) ) # ( !\masterLevel_Inst|ctr_block_1|start_signal~q  & ( !\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.dataf(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~2 .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~2 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N14
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[18] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[18] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N8
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[19] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[19] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N3
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[20]~feeder (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[20]~feeder_combout  = \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[20]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N5
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[20] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[20] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N5
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[21] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[21] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N32
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[22] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[22] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N12
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~12 (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~12_combout  = (!\masterLevel_Inst|ctr_block_1|start_signal~q ) # (\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.datad(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~12 .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~12 .lut_mask = 64'hF0FFF0FFF0FFF0FF;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N14
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[23] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[23] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N41
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[24] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[24] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N39
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~9 (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~9_combout  = (!\masterLevel_Inst|ctr_block_1|start_signal~q ) # (\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [24])

	.dataa(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~9 .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~9 .lut_mask = 64'hAAFFAAFFAAFFAAFF;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N27
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[25]~feeder (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[25]~feeder_combout  = ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[25]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N29
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[25] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[25] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N42
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~8 (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~8_combout  = (!\masterLevel_Inst|ctr_block_1|start_signal~q ) # (\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [25])

	.dataa(gnd),
	.datab(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.datac(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~8 .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~8 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N44
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[26] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[26] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N15
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[27]~feeder (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[27]~feeder_combout  = \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[27]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N17
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[27] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[27] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N45
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~3 (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~3_combout  = (!\masterLevel_Inst|ctr_block_1|start_signal~q ) # (\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [27])

	.dataa(gnd),
	.datab(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.datac(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~3 .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~3 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N47
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[28] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[28] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N53
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[29] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[29] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N54
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~1 (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~1_combout  = (!\masterLevel_Inst|ctr_block_1|start_signal~q ) # (\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [29])

	.dataa(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [29]),
	.datab(gnd),
	.datac(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~1 .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~1 .lut_mask = 64'hF5F5F5F5F5F5F5F5;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N56
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[30] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[30] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N39
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[31]~feeder (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[31]~feeder_combout  = ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[31]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N41
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[31] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[31] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N15
cyclonev_lcell_comb \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|WideXnor0 (
// Equation(s):
// \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|WideXnor0~combout  = ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [0] & ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [1] & ( !\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [31] $ 
// (\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [21]) ) ) ) # ( !\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [0] & ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [1] & ( !\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [31] $ 
// (!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [21]) ) ) ) # ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [0] & ( !\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [1] & ( !\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [31] $ 
// (!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [21]) ) ) ) # ( !\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [0] & ( !\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [1] & ( !\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [31] $ 
// (\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [21]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [31]),
	.datad(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [21]),
	.datae(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [0]),
	.dataf(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|WideXnor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|WideXnor0 .extended_lut = "off";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|WideXnor0 .lut_mask = 64'hF00F0FF00FF0F00F;
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|WideXnor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N17
dffeas \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[0] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|WideXnor0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[0] .is_wysiwyg = "true";
defparam \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N34
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[0] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[0] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N27
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[0]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[0]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[0]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|mem_in_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N1
dffeas \masterLevel_Inst|transfer_SR[1] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|transfer_SR [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|transfer_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|transfer_SR[1] .is_wysiwyg = "true";
defparam \masterLevel_Inst|transfer_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N30
cyclonev_lcell_comb \masterLevel_Inst|transfer_SR[2]~feeder (
// Equation(s):
// \masterLevel_Inst|transfer_SR[2]~feeder_combout  = \masterLevel_Inst|transfer_SR [1]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|transfer_SR [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|transfer_SR[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|transfer_SR[2]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|transfer_SR[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|transfer_SR[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N32
dffeas \masterLevel_Inst|transfer_SR[2] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|transfer_SR[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|transfer_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|transfer_SR[2] .is_wysiwyg = "true";
defparam \masterLevel_Inst|transfer_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N33
cyclonev_lcell_comb \masterLevel_Inst|transfer_SR[3]~feeder (
// Equation(s):
// \masterLevel_Inst|transfer_SR[3]~feeder_combout  = \masterLevel_Inst|transfer_SR [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|transfer_SR [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|transfer_SR[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|transfer_SR[3]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|transfer_SR[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|transfer_SR[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N35
dffeas \masterLevel_Inst|transfer_SR[3] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|transfer_SR[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|transfer_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|transfer_SR[3] .is_wysiwyg = "true";
defparam \masterLevel_Inst|transfer_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N6
cyclonev_lcell_comb \masterLevel_Inst|transfer_SR[4]~feeder (
// Equation(s):
// \masterLevel_Inst|transfer_SR[4]~feeder_combout  = \masterLevel_Inst|transfer_SR [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|transfer_SR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|transfer_SR[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|transfer_SR[4]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|transfer_SR[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|transfer_SR[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N7
dffeas \masterLevel_Inst|transfer_SR[4] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|transfer_SR[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|transfer_SR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|transfer_SR[4] .is_wysiwyg = "true";
defparam \masterLevel_Inst|transfer_SR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N0
cyclonev_lcell_comb \masterLevel_Inst|transfer_SR~0 (
// Equation(s):
// \masterLevel_Inst|transfer_SR~0_combout  = ( \masterLevel_Inst|transfer_SR [4] ) # ( !\masterLevel_Inst|transfer_SR [4] & ( !\masterLevel_Inst|ctr_block_1|start_signal~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|transfer_SR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|transfer_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|transfer_SR~0 .extended_lut = "off";
defparam \masterLevel_Inst|transfer_SR~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \masterLevel_Inst|transfer_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N2
dffeas \masterLevel_Inst|transfer_SR[0] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|transfer_SR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|transfer_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|transfer_SR[0] .is_wysiwyg = "true";
defparam \masterLevel_Inst|transfer_SR[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N29
dffeas \masterLevel_Inst|mem_in_reg[0] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[0] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N0
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|Add0~1 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|Add0~1_sumout  = SUM(( \masterLevel_Inst|ramAddress_1|ram_addr [0] ) + ( VCC ) + ( !VCC ))
// \masterLevel_Inst|ramAddress_1|Add0~2  = CARRY(( \masterLevel_Inst|ramAddress_1|ram_addr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|ramAddress_1|ram_addr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ramAddress_1|Add0~1_sumout ),
	.cout(\masterLevel_Inst|ramAddress_1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|Add0~1 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \masterLevel_Inst|ramAddress_1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N30
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|ram_addr~0 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|ram_addr~0_combout  = (!\masterLevel_Inst|enable_reg~q ) # (\masterLevel_Inst|ramAddress_1|Add0~1_sumout )

	.dataa(gnd),
	.datab(!\masterLevel_Inst|enable_reg~q ),
	.datac(!\masterLevel_Inst|ramAddress_1|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ramAddress_1|ram_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr~0 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|ram_addr~0 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \masterLevel_Inst|ramAddress_1|ram_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N19
dffeas \masterLevel_Inst|ctr_block_1|reset (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ctr_block_1|reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|reset .is_wysiwyg = "true";
defparam \masterLevel_Inst|ctr_block_1|reset .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N36
cyclonev_lcell_comb \masterLevel_Inst|reset_reg~feeder (
// Equation(s):
// \masterLevel_Inst|reset_reg~feeder_combout  = ( \masterLevel_Inst|ctr_block_1|reset~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|ctr_block_1|reset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|reset_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|reset_reg~feeder .extended_lut = "off";
defparam \masterLevel_Inst|reset_reg~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|reset_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N37
dffeas \masterLevel_Inst|reset_reg (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|reset_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|reset_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|reset_reg .is_wysiwyg = "true";
defparam \masterLevel_Inst|reset_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N31
dffeas \masterLevel_Inst|ramAddress_1|ram_addr[0] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ramAddress_1|ram_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\masterLevel_Inst|reset_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ramAddress_1|ram_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr[0] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ramAddress_1|ram_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N3
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|Add0~5 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|Add0~5_sumout  = SUM(( \masterLevel_Inst|ramAddress_1|ram_addr [1] ) + ( GND ) + ( \masterLevel_Inst|ramAddress_1|Add0~2  ))
// \masterLevel_Inst|ramAddress_1|Add0~6  = CARRY(( \masterLevel_Inst|ramAddress_1|ram_addr [1] ) + ( GND ) + ( \masterLevel_Inst|ramAddress_1|Add0~2  ))

	.dataa(!\masterLevel_Inst|ramAddress_1|ram_addr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|ramAddress_1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ramAddress_1|Add0~5_sumout ),
	.cout(\masterLevel_Inst|ramAddress_1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|Add0~5 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \masterLevel_Inst|ramAddress_1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N51
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|ram_addr~1 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|ram_addr~1_combout  = (!\masterLevel_Inst|enable_reg~q ) # (\masterLevel_Inst|ramAddress_1|Add0~5_sumout )

	.dataa(gnd),
	.datab(!\masterLevel_Inst|enable_reg~q ),
	.datac(gnd),
	.datad(!\masterLevel_Inst|ramAddress_1|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ramAddress_1|ram_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr~1 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|ram_addr~1 .lut_mask = 64'hCCFFCCFFCCFFCCFF;
defparam \masterLevel_Inst|ramAddress_1|ram_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N53
dffeas \masterLevel_Inst|ramAddress_1|ram_addr[1] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ramAddress_1|ram_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\masterLevel_Inst|reset_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ramAddress_1|ram_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr[1] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ramAddress_1|ram_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N6
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|Add0~9 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|Add0~9_sumout  = SUM(( \masterLevel_Inst|ramAddress_1|ram_addr [2] ) + ( GND ) + ( \masterLevel_Inst|ramAddress_1|Add0~6  ))
// \masterLevel_Inst|ramAddress_1|Add0~10  = CARRY(( \masterLevel_Inst|ramAddress_1|ram_addr [2] ) + ( GND ) + ( \masterLevel_Inst|ramAddress_1|Add0~6  ))

	.dataa(gnd),
	.datab(!\masterLevel_Inst|ramAddress_1|ram_addr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|ramAddress_1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ramAddress_1|Add0~9_sumout ),
	.cout(\masterLevel_Inst|ramAddress_1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|Add0~9 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \masterLevel_Inst|ramAddress_1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N42
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|ram_addr~2 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|ram_addr~2_combout  = ( \masterLevel_Inst|ramAddress_1|Add0~9_sumout  ) # ( !\masterLevel_Inst|ramAddress_1|Add0~9_sumout  & ( !\masterLevel_Inst|enable_reg~q  ) )

	.dataa(gnd),
	.datab(!\masterLevel_Inst|enable_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|ramAddress_1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ramAddress_1|ram_addr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr~2 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|ram_addr~2 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \masterLevel_Inst|ramAddress_1|ram_addr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N43
dffeas \masterLevel_Inst|ramAddress_1|ram_addr[2] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ramAddress_1|ram_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\masterLevel_Inst|reset_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ramAddress_1|ram_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr[2] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ramAddress_1|ram_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N9
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|Add0~13 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|Add0~13_sumout  = SUM(( \masterLevel_Inst|ramAddress_1|ram_addr [3] ) + ( GND ) + ( \masterLevel_Inst|ramAddress_1|Add0~10  ))
// \masterLevel_Inst|ramAddress_1|Add0~14  = CARRY(( \masterLevel_Inst|ramAddress_1|ram_addr [3] ) + ( GND ) + ( \masterLevel_Inst|ramAddress_1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|ramAddress_1|ram_addr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|ramAddress_1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ramAddress_1|Add0~13_sumout ),
	.cout(\masterLevel_Inst|ramAddress_1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|Add0~13 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \masterLevel_Inst|ramAddress_1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N39
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|ram_addr~3 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|ram_addr~3_combout  = ( \masterLevel_Inst|ramAddress_1|Add0~13_sumout  ) # ( !\masterLevel_Inst|ramAddress_1|Add0~13_sumout  & ( !\masterLevel_Inst|enable_reg~q  ) )

	.dataa(gnd),
	.datab(!\masterLevel_Inst|enable_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|ramAddress_1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ramAddress_1|ram_addr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr~3 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|ram_addr~3 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \masterLevel_Inst|ramAddress_1|ram_addr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N41
dffeas \masterLevel_Inst|ramAddress_1|ram_addr[3] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ramAddress_1|ram_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\masterLevel_Inst|reset_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ramAddress_1|ram_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr[3] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ramAddress_1|ram_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N12
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|Add0~17 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|Add0~17_sumout  = SUM(( \masterLevel_Inst|ramAddress_1|ram_addr [4] ) + ( GND ) + ( \masterLevel_Inst|ramAddress_1|Add0~14  ))
// \masterLevel_Inst|ramAddress_1|Add0~18  = CARRY(( \masterLevel_Inst|ramAddress_1|ram_addr [4] ) + ( GND ) + ( \masterLevel_Inst|ramAddress_1|Add0~14  ))

	.dataa(gnd),
	.datab(!\masterLevel_Inst|ramAddress_1|ram_addr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|ramAddress_1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ramAddress_1|Add0~17_sumout ),
	.cout(\masterLevel_Inst|ramAddress_1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|Add0~17 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \masterLevel_Inst|ramAddress_1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N48
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|ram_addr~4 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|ram_addr~4_combout  = ( \masterLevel_Inst|ramAddress_1|Add0~17_sumout  ) # ( !\masterLevel_Inst|ramAddress_1|Add0~17_sumout  & ( !\masterLevel_Inst|enable_reg~q  ) )

	.dataa(gnd),
	.datab(!\masterLevel_Inst|enable_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|ramAddress_1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ramAddress_1|ram_addr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr~4 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|ram_addr~4 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \masterLevel_Inst|ramAddress_1|ram_addr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N49
dffeas \masterLevel_Inst|ramAddress_1|ram_addr[4] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ramAddress_1|ram_addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\masterLevel_Inst|reset_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ramAddress_1|ram_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr[4] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ramAddress_1|ram_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N15
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|Add0~21 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|Add0~21_sumout  = SUM(( \masterLevel_Inst|ramAddress_1|ram_addr [5] ) + ( GND ) + ( \masterLevel_Inst|ramAddress_1|Add0~18  ))
// \masterLevel_Inst|ramAddress_1|Add0~22  = CARRY(( \masterLevel_Inst|ramAddress_1|ram_addr [5] ) + ( GND ) + ( \masterLevel_Inst|ramAddress_1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|ramAddress_1|ram_addr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|ramAddress_1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ramAddress_1|Add0~21_sumout ),
	.cout(\masterLevel_Inst|ramAddress_1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|Add0~21 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \masterLevel_Inst|ramAddress_1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N54
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|ram_addr~5 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|ram_addr~5_combout  = ( \masterLevel_Inst|ramAddress_1|Add0~21_sumout  ) # ( !\masterLevel_Inst|ramAddress_1|Add0~21_sumout  & ( !\masterLevel_Inst|enable_reg~q  ) )

	.dataa(gnd),
	.datab(!\masterLevel_Inst|enable_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|ramAddress_1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ramAddress_1|ram_addr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr~5 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|ram_addr~5 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \masterLevel_Inst|ramAddress_1|ram_addr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N55
dffeas \masterLevel_Inst|ramAddress_1|ram_addr[5] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ramAddress_1|ram_addr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\masterLevel_Inst|reset_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ramAddress_1|ram_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr[5] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ramAddress_1|ram_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N18
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|Add0~25 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|Add0~25_sumout  = SUM(( \masterLevel_Inst|ramAddress_1|ram_addr [6] ) + ( GND ) + ( \masterLevel_Inst|ramAddress_1|Add0~22  ))
// \masterLevel_Inst|ramAddress_1|Add0~26  = CARRY(( \masterLevel_Inst|ramAddress_1|ram_addr [6] ) + ( GND ) + ( \masterLevel_Inst|ramAddress_1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|ramAddress_1|ram_addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|ramAddress_1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ramAddress_1|Add0~25_sumout ),
	.cout(\masterLevel_Inst|ramAddress_1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|Add0~25 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \masterLevel_Inst|ramAddress_1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N57
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|ram_addr~6 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|ram_addr~6_combout  = ( \masterLevel_Inst|ramAddress_1|Add0~25_sumout  ) # ( !\masterLevel_Inst|ramAddress_1|Add0~25_sumout  & ( !\masterLevel_Inst|enable_reg~q  ) )

	.dataa(gnd),
	.datab(!\masterLevel_Inst|enable_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|ramAddress_1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ramAddress_1|ram_addr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr~6 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|ram_addr~6 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \masterLevel_Inst|ramAddress_1|ram_addr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N58
dffeas \masterLevel_Inst|ramAddress_1|ram_addr[6] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ramAddress_1|ram_addr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\masterLevel_Inst|reset_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ramAddress_1|ram_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr[6] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ramAddress_1|ram_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N21
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|Add0~29 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|Add0~29_sumout  = SUM(( \masterLevel_Inst|ramAddress_1|ram_addr [7] ) + ( GND ) + ( \masterLevel_Inst|ramAddress_1|Add0~26  ))
// \masterLevel_Inst|ramAddress_1|Add0~30  = CARRY(( \masterLevel_Inst|ramAddress_1|ram_addr [7] ) + ( GND ) + ( \masterLevel_Inst|ramAddress_1|Add0~26  ))

	.dataa(!\masterLevel_Inst|ramAddress_1|ram_addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|ramAddress_1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ramAddress_1|Add0~29_sumout ),
	.cout(\masterLevel_Inst|ramAddress_1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|Add0~29 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \masterLevel_Inst|ramAddress_1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N33
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|ram_addr~7 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|ram_addr~7_combout  = (!\masterLevel_Inst|enable_reg~q ) # (\masterLevel_Inst|ramAddress_1|Add0~29_sumout )

	.dataa(gnd),
	.datab(!\masterLevel_Inst|enable_reg~q ),
	.datac(gnd),
	.datad(!\masterLevel_Inst|ramAddress_1|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ramAddress_1|ram_addr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr~7 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|ram_addr~7 .lut_mask = 64'hCCFFCCFFCCFFCCFF;
defparam \masterLevel_Inst|ramAddress_1|ram_addr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N34
dffeas \masterLevel_Inst|ramAddress_1|ram_addr[7] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ramAddress_1|ram_addr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\masterLevel_Inst|reset_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ramAddress_1|ram_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr[7] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ramAddress_1|ram_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N24
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|Add0~33 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|Add0~33_sumout  = SUM(( \masterLevel_Inst|ramAddress_1|ram_addr [8] ) + ( GND ) + ( \masterLevel_Inst|ramAddress_1|Add0~30  ))
// \masterLevel_Inst|ramAddress_1|Add0~34  = CARRY(( \masterLevel_Inst|ramAddress_1|ram_addr [8] ) + ( GND ) + ( \masterLevel_Inst|ramAddress_1|Add0~30  ))

	.dataa(gnd),
	.datab(!\masterLevel_Inst|ramAddress_1|ram_addr [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|ramAddress_1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ramAddress_1|Add0~33_sumout ),
	.cout(\masterLevel_Inst|ramAddress_1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|Add0~33 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \masterLevel_Inst|ramAddress_1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N36
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|ram_addr~8 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|ram_addr~8_combout  = ( \masterLevel_Inst|ramAddress_1|Add0~33_sumout  ) # ( !\masterLevel_Inst|ramAddress_1|Add0~33_sumout  & ( !\masterLevel_Inst|enable_reg~q  ) )

	.dataa(gnd),
	.datab(!\masterLevel_Inst|enable_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|ramAddress_1|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ramAddress_1|ram_addr~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr~8 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|ram_addr~8 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \masterLevel_Inst|ramAddress_1|ram_addr~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N37
dffeas \masterLevel_Inst|ramAddress_1|ram_addr[8] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ramAddress_1|ram_addr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\masterLevel_Inst|reset_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ramAddress_1|ram_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr[8] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ramAddress_1|ram_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N27
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|Add0~37 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|Add0~37_sumout  = SUM(( \masterLevel_Inst|ramAddress_1|ram_addr [9] ) + ( GND ) + ( \masterLevel_Inst|ramAddress_1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|ramAddress_1|ram_addr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|ramAddress_1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ramAddress_1|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|Add0~37 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \masterLevel_Inst|ramAddress_1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N45
cyclonev_lcell_comb \masterLevel_Inst|ramAddress_1|ram_addr~9 (
// Equation(s):
// \masterLevel_Inst|ramAddress_1|ram_addr~9_combout  = (!\masterLevel_Inst|enable_reg~q ) # (\masterLevel_Inst|ramAddress_1|Add0~37_sumout )

	.dataa(gnd),
	.datab(!\masterLevel_Inst|enable_reg~q ),
	.datac(gnd),
	.datad(!\masterLevel_Inst|ramAddress_1|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ramAddress_1|ram_addr~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr~9 .extended_lut = "off";
defparam \masterLevel_Inst|ramAddress_1|ram_addr~9 .lut_mask = 64'hCCFFCCFFCCFFCCFF;
defparam \masterLevel_Inst|ramAddress_1|ram_addr~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N47
dffeas \masterLevel_Inst|ramAddress_1|ram_addr[9] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ramAddress_1|ram_addr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\masterLevel_Inst|reset_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ramAddress_1|ram_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ramAddress_1|ram_addr[9] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ramAddress_1|ram_addr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N52
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[1] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[1] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N27
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[1]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[1]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[1]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|mem_in_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N29
dffeas \masterLevel_Inst|mem_in_reg[1] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[1] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N14
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[2] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[2] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N8
dffeas \masterLevel_Inst|mem_in_reg[2] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[2] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N36
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[3]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[3]~feeder_combout  = \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [3]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[3]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N37
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[3] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[3] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N11
dffeas \masterLevel_Inst|mem_in_reg[3] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[3] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N17
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[4] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[4] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N9
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[4]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[4]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[4]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N11
dffeas \masterLevel_Inst|mem_in_reg[4] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[4] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N0
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[5]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[5]~feeder_combout  = \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [5]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[5]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N2
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[5] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[5] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N8
dffeas \masterLevel_Inst|mem_in_reg[5] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[5] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N3
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[6]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[6]~feeder_combout  = ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[6]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N5
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[6] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[6] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N57
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[6]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[6]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [6]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[6]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|mem_in_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N59
dffeas \masterLevel_Inst|mem_in_reg[6] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[6] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N32
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[7] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[7] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N54
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[7]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[7]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [7]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[7]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|mem_in_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N56
dffeas \masterLevel_Inst|mem_in_reg[7] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[7] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N51
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[8]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[8]~feeder_combout  = \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [8]

	.dataa(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[8]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N53
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[8] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [8]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[8] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N36
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[8]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[8]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[8]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N38
dffeas \masterLevel_Inst|mem_in_reg[8] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[8] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N33
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[9]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[9]~feeder_combout  = \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [9]

	.dataa(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[9]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N35
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[9] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [9]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[9] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N15
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[9]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[9]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [9]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[9]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|mem_in_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N17
dffeas \masterLevel_Inst|mem_in_reg[9] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[9] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\masterLevel_Inst|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\masterLevel_Inst|mem_in_reg [9],\masterLevel_Inst|mem_in_reg [8],\masterLevel_Inst|mem_in_reg [7],\masterLevel_Inst|mem_in_reg [6],\masterLevel_Inst|mem_in_reg [5],\masterLevel_Inst|mem_in_reg [4],\masterLevel_Inst|mem_in_reg [3],\masterLevel_Inst|mem_in_reg [2],
\masterLevel_Inst|mem_in_reg [1],\masterLevel_Inst|mem_in_reg [0]}),
	.portaaddr({\masterLevel_Inst|ramAddress_1|ram_addr [9],\masterLevel_Inst|ramAddress_1|ram_addr [8],\masterLevel_Inst|ramAddress_1|ram_addr [7],\masterLevel_Inst|ramAddress_1|ram_addr [6],\masterLevel_Inst|ramAddress_1|ram_addr [5],\masterLevel_Inst|ramAddress_1|ram_addr [4],
\masterLevel_Inst|ramAddress_1|ram_addr [3],\masterLevel_Inst|ramAddress_1|ram_addr [2],\masterLevel_Inst|ramAddress_1|ram_addr [1],\masterLevel_Inst|ramAddress_1|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "masterLevel:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated|altsyncram_qqg2:altsyncram1|ALTSYNCRAM";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N57
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N44
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[10] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [10]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[10] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N48
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[10]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[10]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [10]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[10]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|mem_in_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N50
dffeas \masterLevel_Inst|mem_in_reg[10] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[10] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N9
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[11]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[11]~feeder_combout  = \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[11]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N11
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[11] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [11]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[11] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N2
dffeas \masterLevel_Inst|mem_in_reg[11] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[11] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N9
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[12]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[12]~feeder_combout  = ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[12]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N11
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[12] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [12]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[12] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N27
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[12]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[12]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[12]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N29
dffeas \masterLevel_Inst|mem_in_reg[12] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[12] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N48
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[13]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[13]~feeder_combout  = \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [13]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[13]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N50
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[13] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [13]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[13] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N0
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[13]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[13]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[13]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N2
dffeas \masterLevel_Inst|mem_in_reg[13] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[13] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N5
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[14] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [14]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[14] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N59
dffeas \masterLevel_Inst|mem_in_reg[14] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[14] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N50
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[15] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [15]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[15] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N15
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[15]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[15]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [15]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[15]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|mem_in_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N17
dffeas \masterLevel_Inst|mem_in_reg[15] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[15] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N10
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[16] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [16]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[16] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N57
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[16]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[16]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[16]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|mem_in_reg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N59
dffeas \masterLevel_Inst|mem_in_reg[16] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[16] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N51
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[17]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[17]~feeder_combout  = ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[17]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N53
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[17] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [17]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[17] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N57
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[17]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[17]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [17]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[17]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|mem_in_reg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N59
dffeas \masterLevel_Inst|mem_in_reg[17] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[17] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N6
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[18]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[18]~feeder_combout  = \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [18]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[18]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[18]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N8
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[18] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [18]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[18] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N54
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[18]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[18]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [18]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[18]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[18]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|mem_in_reg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N56
dffeas \masterLevel_Inst|mem_in_reg[18] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[18] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N30
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[19]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[19]~feeder_combout  = \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [19]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[19]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N32
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[19] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [19]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[19] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N48
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[19]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[19]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [19]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[19]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|mem_in_reg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N50
dffeas \masterLevel_Inst|mem_in_reg[19] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[19] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\masterLevel_Inst|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\masterLevel_Inst|mem_in_reg [19],\masterLevel_Inst|mem_in_reg [18],\masterLevel_Inst|mem_in_reg [17],\masterLevel_Inst|mem_in_reg [16],\masterLevel_Inst|mem_in_reg [15],\masterLevel_Inst|mem_in_reg [14],\masterLevel_Inst|mem_in_reg [13],\masterLevel_Inst|mem_in_reg [12],
\masterLevel_Inst|mem_in_reg [11],\masterLevel_Inst|mem_in_reg [10]}),
	.portaaddr({\masterLevel_Inst|ramAddress_1|ram_addr [9],\masterLevel_Inst|ramAddress_1|ram_addr [8],\masterLevel_Inst|ramAddress_1|ram_addr [7],\masterLevel_Inst|ramAddress_1|ram_addr [6],\masterLevel_Inst|ramAddress_1|ram_addr [5],\masterLevel_Inst|ramAddress_1|ram_addr [4],
\masterLevel_Inst|ramAddress_1|ram_addr [3],\masterLevel_Inst|ramAddress_1|ram_addr [2],\masterLevel_Inst|ramAddress_1|ram_addr [1],\masterLevel_Inst|ramAddress_1|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "masterLevel:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated|altsyncram_qqg2:altsyncram1|ALTSYNCRAM";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N21
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N9
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[20]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[20]~feeder_combout  = \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [20]

	.dataa(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[20]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[20]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N11
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[20] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [20]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[20] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N39
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[20]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[20]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[20]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N41
dffeas \masterLevel_Inst|mem_in_reg[20] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[20] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N42
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[21]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[21]~feeder_combout  = \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[21]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N44
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[21] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [21]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[21] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N39
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[21]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[21]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[21]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N41
dffeas \masterLevel_Inst|mem_in_reg[21] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[21] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N17
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[22] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [22]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[22] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N6
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[22]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[22]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [22]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[22]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[22]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|mem_in_reg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N8
dffeas \masterLevel_Inst|mem_in_reg[22] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[22] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N36
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[23]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[23]~feeder_combout  = \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [23]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[23]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[23]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N37
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[23] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [23]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[23] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N26
dffeas \masterLevel_Inst|mem_in_reg[23] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[23] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N38
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[24] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [24]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[24] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N33
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[24]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[24]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[24]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|mem_in_reg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N35
dffeas \masterLevel_Inst|mem_in_reg[24] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[24] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N32
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[25] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [25]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[25] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N50
dffeas \masterLevel_Inst|mem_in_reg[25] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[25] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N24
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[26]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[26]~feeder_combout  = ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[26]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N25
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[26] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [26]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[26] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N0
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[26]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[26]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[26]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|mem_in_reg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N2
dffeas \masterLevel_Inst|mem_in_reg[26] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[26] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N12
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[27]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[27]~feeder_combout  = \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [27]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[27]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[27]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N14
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[27] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [27]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[27] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N21
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[27]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[27]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[27]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N23
dffeas \masterLevel_Inst|mem_in_reg[27] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[27] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N50
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[28] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [28]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[28] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N38
dffeas \masterLevel_Inst|mem_in_reg[28] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[28] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N59
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[29] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [29]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[29] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N33
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[29]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[29]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[29]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N35
dffeas \masterLevel_Inst|mem_in_reg[29] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[29] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(\masterLevel_Inst|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\masterLevel_Inst|mem_in_reg [29],\masterLevel_Inst|mem_in_reg [28],\masterLevel_Inst|mem_in_reg [27],\masterLevel_Inst|mem_in_reg [26],\masterLevel_Inst|mem_in_reg [25],\masterLevel_Inst|mem_in_reg [24],\masterLevel_Inst|mem_in_reg [23],\masterLevel_Inst|mem_in_reg [22],
\masterLevel_Inst|mem_in_reg [21],\masterLevel_Inst|mem_in_reg [20]}),
	.portaaddr({\masterLevel_Inst|ramAddress_1|ram_addr [9],\masterLevel_Inst|ramAddress_1|ram_addr [8],\masterLevel_Inst|ramAddress_1|ram_addr [7],\masterLevel_Inst|ramAddress_1|ram_addr [6],\masterLevel_Inst|ramAddress_1|ram_addr [5],\masterLevel_Inst|ramAddress_1|ram_addr [4],
\masterLevel_Inst|ramAddress_1|ram_addr [3],\masterLevel_Inst|ramAddress_1|ram_addr [2],\masterLevel_Inst|ramAddress_1|ram_addr [1],\masterLevel_Inst|ramAddress_1|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "masterLevel:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated|altsyncram_qqg2:altsyncram1|ALTSYNCRAM";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N15
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N9
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[30]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[30]~feeder_combout  = ( \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[30]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N11
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[30] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [30]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[30] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N51
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[30]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[30]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[30]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[30]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N53
dffeas \masterLevel_Inst|mem_in_reg[30] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[30] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N12
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[31]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[31]~feeder_combout  = \masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [31]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|LFSR_1|LFSRinst[47].LSFRA|out [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[31]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[31]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N14
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[31] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [31]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[31] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N57
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[31]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[31]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[31]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N59
dffeas \masterLevel_Inst|mem_in_reg[31] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[31] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N30
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[33]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[33]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[33]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N31
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[33] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [33]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[33] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N36
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[33]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[33]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [33] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[33]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|mem_in_reg[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N38
dffeas \masterLevel_Inst|mem_in_reg[33] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[33] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N36
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[34]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[34]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[34]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[34]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N37
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[34] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [34]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[34] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N20
dffeas \masterLevel_Inst|mem_in_reg[34] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [34]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[34] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N51
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[35]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[35]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[35]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[35]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N52
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[35] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [35]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[35] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N23
dffeas \masterLevel_Inst|mem_in_reg[35] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [35]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[35] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N29
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[36] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [36]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[36] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N35
dffeas \masterLevel_Inst|mem_in_reg[36] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [36]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[36] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N23
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[37] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [37]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[37] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N48
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[37]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[37]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [37]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [37]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[37]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[37]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[37]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[37]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N50
dffeas \masterLevel_Inst|mem_in_reg[37] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [37]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[37] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N27
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[38]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[38]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [5]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[38]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[38]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N29
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[38] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [38]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[38] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N59
dffeas \masterLevel_Inst|mem_in_reg[38] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [38]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [38]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[38] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N4
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[6]~DUPLICATE (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[6]~DUPLICATE .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N32
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[39] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in[6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [39]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[39] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N26
dffeas \masterLevel_Inst|mem_in_reg[39] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [39]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [39]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[39] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[39] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(\masterLevel_Inst|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\masterLevel_Inst|mem_in_reg [39],\masterLevel_Inst|mem_in_reg [38],\masterLevel_Inst|mem_in_reg [37],\masterLevel_Inst|mem_in_reg [36],\masterLevel_Inst|mem_in_reg [35],\masterLevel_Inst|mem_in_reg [34],\masterLevel_Inst|mem_in_reg [33],\~GND~combout ,\masterLevel_Inst|mem_in_reg [31],
\masterLevel_Inst|mem_in_reg [30]}),
	.portaaddr({\masterLevel_Inst|ramAddress_1|ram_addr [9],\masterLevel_Inst|ramAddress_1|ram_addr [8],\masterLevel_Inst|ramAddress_1|ram_addr [7],\masterLevel_Inst|ramAddress_1|ram_addr [6],\masterLevel_Inst|ramAddress_1|ram_addr [5],\masterLevel_Inst|ramAddress_1|ram_addr [4],
\masterLevel_Inst|ramAddress_1|ram_addr [3],\masterLevel_Inst|ramAddress_1|ram_addr [2],\masterLevel_Inst|ramAddress_1|ram_addr [1],\masterLevel_Inst|ramAddress_1|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [39],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [38],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [37],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [36],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [35],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [34],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [33],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [32],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "masterLevel:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated|altsyncram_qqg2:altsyncram1|ALTSYNCRAM";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 30;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 30;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N57
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [39]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N15
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[40]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[40]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[40]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[40]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N17
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[40] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [40]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[40] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N21
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[40]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[40]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [40]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [40]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[40]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[40]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N23
dffeas \masterLevel_Inst|mem_in_reg[40] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [40]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[40] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N42
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[41]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[41]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[41]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[41]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[41]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[41]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N43
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[41] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [41]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[41] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N41
dffeas \masterLevel_Inst|mem_in_reg[41] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [41]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [41]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[41] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N30
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[42]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[42]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[42]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[42]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N31
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[42] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [42]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[42] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N14
dffeas \masterLevel_Inst|mem_in_reg[42] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [42]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [42]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[42] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N39
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[43]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[43]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[43]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[43]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[43]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[43]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N41
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[43] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [43]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[43] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N51
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[43]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[43]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [43]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [43]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[43]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[43]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[43]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[43]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N53
dffeas \masterLevel_Inst|mem_in_reg[43] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [43]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[43] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N18
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[44]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[44]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [11]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[44]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[44]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N19
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[44] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [44]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[44] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N5
dffeas \masterLevel_Inst|mem_in_reg[44] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [44]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [44]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[44] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N6
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[45]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[45]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [12]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[45]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[45]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[45]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[45]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N8
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[45] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [45]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[45] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N18
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[45]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[45]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [45]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [45]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[45]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[45]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[45]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|mem_in_reg[45]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N20
dffeas \masterLevel_Inst|mem_in_reg[45] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [45]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[45] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N39
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[46]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[46]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [13]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[46]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[46]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N41
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[46] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [46]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[46] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N3
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[46]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[46]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [46]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [46]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[46]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[46]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N5
dffeas \masterLevel_Inst|mem_in_reg[46] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [46]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[46] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N24
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[47]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[47]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[47]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[47]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[47]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[47]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N26
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[47] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [47]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[47] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N30
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[47]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[47]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [47]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [47]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[47]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[47]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[47]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[47]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N32
dffeas \masterLevel_Inst|mem_in_reg[47] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [47]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[47] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N39
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[48]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[48]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [15]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[48]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[48]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N41
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[48] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [48]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[48] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N44
dffeas \masterLevel_Inst|mem_in_reg[48] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [48]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [48]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[48] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N9
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[49]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[49]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[49]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[49]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[49]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[49]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N10
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[49] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [49]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[49] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N2
dffeas \masterLevel_Inst|mem_in_reg[49] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [49]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [49]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[49] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[49] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(\masterLevel_Inst|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\masterLevel_Inst|mem_in_reg [49],\masterLevel_Inst|mem_in_reg [48],\masterLevel_Inst|mem_in_reg [47],\masterLevel_Inst|mem_in_reg [46],\masterLevel_Inst|mem_in_reg [45],\masterLevel_Inst|mem_in_reg [44],\masterLevel_Inst|mem_in_reg [43],\masterLevel_Inst|mem_in_reg [42],
\masterLevel_Inst|mem_in_reg [41],\masterLevel_Inst|mem_in_reg [40]}),
	.portaaddr({\masterLevel_Inst|ramAddress_1|ram_addr [9],\masterLevel_Inst|ramAddress_1|ram_addr [8],\masterLevel_Inst|ramAddress_1|ram_addr [7],\masterLevel_Inst|ramAddress_1|ram_addr [6],\masterLevel_Inst|ramAddress_1|ram_addr [5],\masterLevel_Inst|ramAddress_1|ram_addr [4],
\masterLevel_Inst|ramAddress_1|ram_addr [3],\masterLevel_Inst|ramAddress_1|ram_addr [2],\masterLevel_Inst|ramAddress_1|ram_addr [1],\masterLevel_Inst|ramAddress_1|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [49],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [48],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [47],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [46],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [45],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [44],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [43],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [42],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [41],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [40]}),
	.portbaddr({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "masterLevel:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated|altsyncram_qqg2:altsyncram1|ALTSYNCRAM";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 40;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 40;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N39
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [49]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N27
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[50]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[50]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [17]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[50]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[50]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N29
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[50] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [50]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[50] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N42
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[50]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[50]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [50]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [50]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[50]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[50]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N44
dffeas \masterLevel_Inst|mem_in_reg[50] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [50]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[50] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N21
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[51]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[51]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[51]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[51]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[51]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[51]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N23
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[51] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [51]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[51] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N3
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[51]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[51]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [51]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [51]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[51]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[51]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[51]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|mem_in_reg[51]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N5
dffeas \masterLevel_Inst|mem_in_reg[51] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [51]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[51] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N57
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[52]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[52]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[52]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[52]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N58
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[52] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [52]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[52] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N29
dffeas \masterLevel_Inst|mem_in_reg[52] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [52]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [52]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[52] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N24
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[53]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[53]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [20]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[53]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[53]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[53]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[53]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N25
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[53] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [53]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[53] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N23
dffeas \masterLevel_Inst|mem_in_reg[53] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [53]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [53]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[53] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N27
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[54]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[54]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[54]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[54]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N29
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[54] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [54]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[54] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N38
dffeas \masterLevel_Inst|mem_in_reg[54] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [54]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [54]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[54] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N33
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[55]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[55]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[55]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[55]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[55]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[55]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N35
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[55] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [55]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[55] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N9
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[55]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[55]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [55]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [55]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[55]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[55]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[55]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|mem_in_reg[55]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N11
dffeas \masterLevel_Inst|mem_in_reg[55] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [55]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[55] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N17
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[56] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [56]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[56] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N30
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[56]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[56]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [56]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [56]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[56]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[56]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|mem_in_reg[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N32
dffeas \masterLevel_Inst|mem_in_reg[56] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [56]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[56] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[56] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N36
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[57]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[57]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[57]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[57]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[57]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[57]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N37
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[57] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [57]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[57] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N9
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[57]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[57]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [57] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [57]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[57]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[57]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[57]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|mem_in_reg[57]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N11
dffeas \masterLevel_Inst|mem_in_reg[57] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [57]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[57] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N36
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[58]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[58]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [25]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[58]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[58]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N37
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[58] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [58]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[58] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N32
dffeas \masterLevel_Inst|mem_in_reg[58] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [58]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[58] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N35
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[59] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [59]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[59] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N39
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[59]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[59]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [59]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [59]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[59]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[59]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[59]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|mem_in_reg[59]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N41
dffeas \masterLevel_Inst|mem_in_reg[59] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [59]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[59] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[59] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(\masterLevel_Inst|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\masterLevel_Inst|mem_in_reg [59],\masterLevel_Inst|mem_in_reg [58],\masterLevel_Inst|mem_in_reg [57],\masterLevel_Inst|mem_in_reg [56],\masterLevel_Inst|mem_in_reg [55],\masterLevel_Inst|mem_in_reg [54],\masterLevel_Inst|mem_in_reg [53],\masterLevel_Inst|mem_in_reg [52],
\masterLevel_Inst|mem_in_reg [51],\masterLevel_Inst|mem_in_reg [50]}),
	.portaaddr({\masterLevel_Inst|ramAddress_1|ram_addr [9],\masterLevel_Inst|ramAddress_1|ram_addr [8],\masterLevel_Inst|ramAddress_1|ram_addr [7],\masterLevel_Inst|ramAddress_1|ram_addr [6],\masterLevel_Inst|ramAddress_1|ram_addr [5],\masterLevel_Inst|ramAddress_1|ram_addr [4],
\masterLevel_Inst|ramAddress_1|ram_addr [3],\masterLevel_Inst|ramAddress_1|ram_addr [2],\masterLevel_Inst|ramAddress_1|ram_addr [1],\masterLevel_Inst|ramAddress_1|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [59],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [58],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [57],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [56],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [55],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [54],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [53],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [52],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [51],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [50]}),
	.portbaddr({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "masterLevel:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated|altsyncram_qqg2:altsyncram1|ALTSYNCRAM";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 50;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 50;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N33
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [59]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N9
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[60]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[60]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[60]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[60]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N10
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[60] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [60]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[60] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N2
dffeas \masterLevel_Inst|mem_in_reg[60] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[60] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N27
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[61]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[61]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [28]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[61]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[61]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[61]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[61]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N29
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[61] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [61]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[61] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N41
dffeas \masterLevel_Inst|mem_in_reg[61] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [61]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[61] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N0
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[62]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[62]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [29]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[62]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[62]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N1
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[62] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [62]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[62] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N44
dffeas \masterLevel_Inst|mem_in_reg[62] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [62]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[62] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N27
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[63]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[63]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[63]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[63]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[63]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[63]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N29
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[63] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [63]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[63] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N23
dffeas \masterLevel_Inst|mem_in_reg[63] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [63]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[63] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N3
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[64]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[64]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[64]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[64]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N5
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[64] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [64]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[64] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N11
dffeas \masterLevel_Inst|mem_in_reg[64] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [64]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [64]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[64] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[64] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N48
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[66]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[66]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [33] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[66]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[66]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N50
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[66] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [66]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[66] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N21
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[66]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[66]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [66]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [66]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[66]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[66]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|mem_in_reg[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N23
dffeas \masterLevel_Inst|mem_in_reg[66] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [66]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[66] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N17
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[67] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [67]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[67] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N21
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[67]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[67]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [67]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [67]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[67]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[67]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[67]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[67]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N23
dffeas \masterLevel_Inst|mem_in_reg[67] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[67]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [67]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[67] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[67] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N47
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[68] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [68]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[68] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N20
dffeas \masterLevel_Inst|mem_in_reg[68] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [68]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [68]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[68] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[68] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N24
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[69]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[69]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [36]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [36]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[69]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[69]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[69]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[69]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N26
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[69] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [69]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[69] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[69] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N30
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[69]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[69]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [69]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [69]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[69]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[69]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[69]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[69]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N32
dffeas \masterLevel_Inst|mem_in_reg[69] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [69]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[69] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[69] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(\masterLevel_Inst|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\masterLevel_Inst|mem_in_reg [69],\masterLevel_Inst|mem_in_reg [68],\masterLevel_Inst|mem_in_reg [67],\masterLevel_Inst|mem_in_reg [66],\~GND~combout ,\masterLevel_Inst|mem_in_reg [64],\masterLevel_Inst|mem_in_reg [63],\masterLevel_Inst|mem_in_reg [62],\masterLevel_Inst|mem_in_reg [61],
\masterLevel_Inst|mem_in_reg [60]}),
	.portaaddr({\masterLevel_Inst|ramAddress_1|ram_addr [9],\masterLevel_Inst|ramAddress_1|ram_addr [8],\masterLevel_Inst|ramAddress_1|ram_addr [7],\masterLevel_Inst|ramAddress_1|ram_addr [6],\masterLevel_Inst|ramAddress_1|ram_addr [5],\masterLevel_Inst|ramAddress_1|ram_addr [4],
\masterLevel_Inst|ramAddress_1|ram_addr [3],\masterLevel_Inst|ramAddress_1|ram_addr [2],\masterLevel_Inst|ramAddress_1|ram_addr [1],\masterLevel_Inst|ramAddress_1|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [69],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [68],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [67],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [66],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [65],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [64],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [63],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [62],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [61],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [60]}),
	.portbaddr({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "masterLevel:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated|altsyncram_qqg2:altsyncram1|ALTSYNCRAM";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 60;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 60;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N42
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[69]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [69]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[69]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[69]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[69]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[69]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N42
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[70]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[70]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [37]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [37]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[70]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[70]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N44
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[70] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [70]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[70] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[70] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N51
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[70]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[70]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [70]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [70]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[70]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[70]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N53
dffeas \masterLevel_Inst|mem_in_reg[70] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [70]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[70] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[70] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N24
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[71]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[71]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [38]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [38]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[71]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[71]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[71]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[71]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N25
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[71] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[71]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [71]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[71] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[71] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N56
dffeas \masterLevel_Inst|mem_in_reg[71] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [71]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [71]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[71] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N30
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[72]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[72]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [39]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [39]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[72]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[72]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N31
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[72] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [72]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[72] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N32
dffeas \masterLevel_Inst|mem_in_reg[72] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [72]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [72]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[72] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[72] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N12
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[73]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[73]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [40]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [40]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[73]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[73]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[73]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[73]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N13
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[73] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[73]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [73]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[73] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[73] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N20
dffeas \masterLevel_Inst|mem_in_reg[73] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [73]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [73]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[73] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[73] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N46
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[74] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [41]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [74]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[74] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N35
dffeas \masterLevel_Inst|mem_in_reg[74] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [74]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [74]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[74] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[74] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N57
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[75]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[75]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [42] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [42]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[75]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[75]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[75]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[75]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N58
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[75] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[75]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [75]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[75] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[75] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N44
dffeas \masterLevel_Inst|mem_in_reg[75] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [75]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [75]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[75] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N36
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[76]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[76]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [43]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [43]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[76]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[76]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N37
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[76] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [76]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[76] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[76] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N17
dffeas \masterLevel_Inst|mem_in_reg[76] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [76]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [76]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[76] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[76] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N50
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[77] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [44]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [77]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[77] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[77] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N20
dffeas \masterLevel_Inst|mem_in_reg[77] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [77]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [77]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[77] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[77] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N54
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[78]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[78]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [45]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [45]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[78]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[78]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N55
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[78] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [78]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[78] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[78] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N23
dffeas \masterLevel_Inst|mem_in_reg[78] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [78]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [78]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[78] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[78] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N36
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[79]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[79]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [46]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [46]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[79]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[79]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[79]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[79]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N37
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[79] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[79]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [79]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[79] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[79] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N17
dffeas \masterLevel_Inst|mem_in_reg[79] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [79]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [79]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[79] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[79] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 (
	.portawe(\masterLevel_Inst|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\masterLevel_Inst|mem_in_reg [79],\masterLevel_Inst|mem_in_reg [78],\masterLevel_Inst|mem_in_reg [77],\masterLevel_Inst|mem_in_reg [76],\masterLevel_Inst|mem_in_reg [75],\masterLevel_Inst|mem_in_reg [74],\masterLevel_Inst|mem_in_reg [73],\masterLevel_Inst|mem_in_reg [72],
\masterLevel_Inst|mem_in_reg [71],\masterLevel_Inst|mem_in_reg [70]}),
	.portaaddr({\masterLevel_Inst|ramAddress_1|ram_addr [9],\masterLevel_Inst|ramAddress_1|ram_addr [8],\masterLevel_Inst|ramAddress_1|ram_addr [7],\masterLevel_Inst|ramAddress_1|ram_addr [6],\masterLevel_Inst|ramAddress_1|ram_addr [5],\masterLevel_Inst|ramAddress_1|ram_addr [4],
\masterLevel_Inst|ramAddress_1|ram_addr [3],\masterLevel_Inst|ramAddress_1|ram_addr [2],\masterLevel_Inst|ramAddress_1|ram_addr [1],\masterLevel_Inst|ramAddress_1|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [79],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [78],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [77],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [76],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [75],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [74],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [73],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [72],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [71],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [70]}),
	.portbaddr({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ),
	.portbdataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_offset_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_width_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .logical_ram_name = "masterLevel:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated|altsyncram_qqg2:altsyncram1|ALTSYNCRAM";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mixed_port_feed_through_mode = "dont_care";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .operation_mode = "bidir_dual_port";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_byte_enable_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_bit_number = 70;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_in_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_bit_number = 70;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_write_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N15
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[79]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [79]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[79]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[79]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[79]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[79]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N27
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[80]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[80]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [47]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [47]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[80]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[80]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N28
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[80] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [80]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[80] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N35
dffeas \masterLevel_Inst|mem_in_reg[80] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [80]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [80]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[80] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[80] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N36
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[81]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[81]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [48]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [48]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[81]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[81]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[81]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[81]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N38
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[81] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[81]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [81]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[81] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[81] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N47
dffeas \masterLevel_Inst|mem_in_reg[81] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [81]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [81]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[81] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[81] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N59
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[82] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [49]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [82]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[82] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[82] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N56
dffeas \masterLevel_Inst|mem_in_reg[82] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [82]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [82]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[82] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[82] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N49
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[83] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [50]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [83]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[83] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[83] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N47
dffeas \masterLevel_Inst|mem_in_reg[83] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [83]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [83]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[83] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[83] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N18
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[84]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[84]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [51]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [51]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[84]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[84]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N20
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[84] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [84]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[84] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[84] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N0
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[84]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[84]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [84]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [84]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[84]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[84]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N2
dffeas \masterLevel_Inst|mem_in_reg[84] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [84]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[84] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[84] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N56
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[85] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [52]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [85]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[85] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N42
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[85]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[85]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [85]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [85]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[85]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[85]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[85]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[85]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N44
dffeas \masterLevel_Inst|mem_in_reg[85] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[85]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [85]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[85] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[85] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N29
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[86] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [53]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [86]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[86] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[86] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N36
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[86]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[86]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [86]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [86]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[86]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[86]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N38
dffeas \masterLevel_Inst|mem_in_reg[86] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [86]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[86] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[86] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N24
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[87]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[87]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [54]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [54]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[87]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[87]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[87]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[87]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N26
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[87] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[87]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [87]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[87] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N21
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[87]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[87]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [87]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [87]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[87]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[87]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[87]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|mem_in_reg[87]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N23
dffeas \masterLevel_Inst|mem_in_reg[87] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[87]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [87]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[87] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N54
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[88]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[88]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [55]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [55]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[88]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[88]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N55
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[88] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [88]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[88] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[88] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N48
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[88]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[88]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [88] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [88]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[88]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[88]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|mem_in_reg[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N50
dffeas \masterLevel_Inst|mem_in_reg[88] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [88]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[88] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N12
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[89]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[89]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [56]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [56]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[89]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[89]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[89]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[89]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N14
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[89] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[89]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [89]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[89] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[89] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N33
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[89]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[89]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [89]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [89]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[89]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[89]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[89]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[89]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N35
dffeas \masterLevel_Inst|mem_in_reg[89] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[89]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [89]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[89] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[89] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 (
	.portawe(\masterLevel_Inst|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\masterLevel_Inst|mem_in_reg [89],\masterLevel_Inst|mem_in_reg [88],\masterLevel_Inst|mem_in_reg [87],\masterLevel_Inst|mem_in_reg [86],\masterLevel_Inst|mem_in_reg [85],\masterLevel_Inst|mem_in_reg [84],\masterLevel_Inst|mem_in_reg [83],\masterLevel_Inst|mem_in_reg [82],
\masterLevel_Inst|mem_in_reg [81],\masterLevel_Inst|mem_in_reg [80]}),
	.portaaddr({\masterLevel_Inst|ramAddress_1|ram_addr [9],\masterLevel_Inst|ramAddress_1|ram_addr [8],\masterLevel_Inst|ramAddress_1|ram_addr [7],\masterLevel_Inst|ramAddress_1|ram_addr [6],\masterLevel_Inst|ramAddress_1|ram_addr [5],\masterLevel_Inst|ramAddress_1|ram_addr [4],
\masterLevel_Inst|ramAddress_1|ram_addr [3],\masterLevel_Inst|ramAddress_1|ram_addr [2],\masterLevel_Inst|ramAddress_1|ram_addr [1],\masterLevel_Inst|ramAddress_1|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [89],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [88],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [87],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [86],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [85],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [84],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [83],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [82],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [81],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [80]}),
	.portbaddr({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ),
	.portbdataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_offset_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_width_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .logical_ram_name = "masterLevel:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated|altsyncram_qqg2:altsyncram1|ALTSYNCRAM";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mixed_port_feed_through_mode = "dont_care";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .operation_mode = "bidir_dual_port";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_byte_enable_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_bit_number = 80;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_in_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_bit_number = 80;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_write_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N57
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[89]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [89]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[89]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[89]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[89]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[89]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N0
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[90]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[90]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [57] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [57]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[90]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[90]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N1
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[90] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [90]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[90] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N8
dffeas \masterLevel_Inst|mem_in_reg[90] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [90]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [90]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[90] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N41
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[91] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [91]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[91] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N27
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[91]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[91]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [91]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [91]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[91]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[91]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[91]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[91]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N29
dffeas \masterLevel_Inst|mem_in_reg[91] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[91]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [91]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[91] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N30
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[92]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[92]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [59]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [59]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[92]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[92]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N32
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[92] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [92]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[92] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N2
dffeas \masterLevel_Inst|mem_in_reg[92] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [92]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [92]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[92] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N7
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[93] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [93]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[93] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N42
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[93]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[93]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [93] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [93]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[93]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[93]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[93]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|mem_in_reg[93]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N44
dffeas \masterLevel_Inst|mem_in_reg[93] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[93]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [93]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[93] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N24
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[94]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[94]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [61]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [61]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[94]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[94]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[94]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[94]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N25
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[94] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[94]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [94]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[94] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[94] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N20
dffeas \masterLevel_Inst|mem_in_reg[94] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [94]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [94]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[94] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[94] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N5
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[95] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [95]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[95] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[95] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N47
dffeas \masterLevel_Inst|mem_in_reg[95] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [95]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [95]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[95] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[95] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N54
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[96]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[96]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [63]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [63]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[96]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[96]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[96]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[96]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N56
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[96] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[96]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [96]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[96] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[96] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N48
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[96]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[96]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [96]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [96]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[96]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[96]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[96]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[96]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N50
dffeas \masterLevel_Inst|mem_in_reg[96] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[96]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [96]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[96] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[96] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N0
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[97]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[97]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [64]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [64]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[97]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[97]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[97]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[97]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N1
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[97]~DUPLICATE (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[97]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in[97]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[97]~DUPLICATE .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[97]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N54
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[97]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[97]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in[97]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in[97]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[97]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[97]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[97]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|mem_in_reg[97]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N56
dffeas \masterLevel_Inst|mem_in_reg[97] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[97]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [97]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[97] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N27
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[99]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[99]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [66]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [66]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[99]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[99]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[99]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[99]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N29
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[99] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[99]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [99]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[99] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[99] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N47
dffeas \masterLevel_Inst|mem_in_reg[99] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [99]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [99]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[99] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[99] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 (
	.portawe(\masterLevel_Inst|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\masterLevel_Inst|mem_in_reg [99],\~GND~combout ,\masterLevel_Inst|mem_in_reg [97],\masterLevel_Inst|mem_in_reg [96],\masterLevel_Inst|mem_in_reg [95],\masterLevel_Inst|mem_in_reg [94],\masterLevel_Inst|mem_in_reg [93],\masterLevel_Inst|mem_in_reg [92],\masterLevel_Inst|mem_in_reg [91],
\masterLevel_Inst|mem_in_reg [90]}),
	.portaaddr({\masterLevel_Inst|ramAddress_1|ram_addr [9],\masterLevel_Inst|ramAddress_1|ram_addr [8],\masterLevel_Inst|ramAddress_1|ram_addr [7],\masterLevel_Inst|ramAddress_1|ram_addr [6],\masterLevel_Inst|ramAddress_1|ram_addr [5],\masterLevel_Inst|ramAddress_1|ram_addr [4],
\masterLevel_Inst|ramAddress_1|ram_addr [3],\masterLevel_Inst|ramAddress_1|ram_addr [2],\masterLevel_Inst|ramAddress_1|ram_addr [1],\masterLevel_Inst|ramAddress_1|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [99],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [98],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [97],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [96],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [95],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [94],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [93],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [92],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [91],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [90]}),
	.portbaddr({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ),
	.portbdataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_offset_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_width_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .logical_ram_name = "masterLevel:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated|altsyncram_qqg2:altsyncram1|ALTSYNCRAM";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mixed_port_feed_through_mode = "dont_care";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .operation_mode = "bidir_dual_port";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_byte_enable_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_bit_number = 90;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_in_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_bit_number = 90;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_write_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N39
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[99]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [99]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[99]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[99]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[99]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[99]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N39
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[100]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[100]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [67]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [67]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[100]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[100]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[100]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[100]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N41
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[100] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [100]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[100] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[100] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N54
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[100]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[100]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [100]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [100]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[100]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[100]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[100]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|mem_in_reg[100]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N56
dffeas \masterLevel_Inst|mem_in_reg[100] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [100]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[100] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[100] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N42
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[101]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[101]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [68]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [68]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[101]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[101]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[101]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[101]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N44
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[101] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[101]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [101]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[101] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[101] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N0
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[101]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[101]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [101]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [101]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[101]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[101]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[101]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|mem_in_reg[101]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N2
dffeas \masterLevel_Inst|mem_in_reg[101] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[101]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [101]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[101] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[101] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N39
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[102]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[102]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [69]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [69]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[102]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[102]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[102]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[102]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N41
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[102] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [102]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[102] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[102] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N54
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[102]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[102]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [102]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [102]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[102]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[102]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[102]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|mem_in_reg[102]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N56
dffeas \masterLevel_Inst|mem_in_reg[102] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [102]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[102] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[102] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N45
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[103]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[103]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [70]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [70]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[103]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[103]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[103]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[103]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N46
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[103] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[103]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [103]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[103] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[103] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N56
dffeas \masterLevel_Inst|mem_in_reg[103] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [103]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [103]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[103] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[103] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N33
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[104]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[104]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [71] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [71]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[104]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[104]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[104]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[104]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N35
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[104] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[104]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [104]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[104] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[104] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N38
dffeas \masterLevel_Inst|mem_in_reg[104] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [104]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [104]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[104] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[104] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N41
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[105] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [72]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [105]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[105] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[105] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N27
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[105]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[105]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [105]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [105]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[105]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[105]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[105]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[105]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N29
dffeas \masterLevel_Inst|mem_in_reg[105] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[105]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [105]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[105] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[105] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N10
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[106] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [73]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [106]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[106] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[106] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N26
dffeas \masterLevel_Inst|mem_in_reg[106] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [106]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [106]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[106] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[106] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N21
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[107]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[107]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [74] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [74]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[107]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[107]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[107]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[107]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N23
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[107] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[107]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [107]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[107] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[107] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N27
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[107]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[107]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [107]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [107]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[107]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[107]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[107]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|mem_in_reg[107]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N29
dffeas \masterLevel_Inst|mem_in_reg[107] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[107]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [107]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[107] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[107] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N18
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[108]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[108]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [75] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [75]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[108]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[108]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[108]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[108]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N20
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[108] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[108]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [108]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[108] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[108] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N5
dffeas \masterLevel_Inst|mem_in_reg[108] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [108]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [108]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[108] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[108] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N10
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[109] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [76]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [109]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[109] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[109] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N26
dffeas \masterLevel_Inst|mem_in_reg[109] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [109]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [109]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[109] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[109] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 (
	.portawe(\masterLevel_Inst|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\masterLevel_Inst|mem_in_reg [109],\masterLevel_Inst|mem_in_reg [108],\masterLevel_Inst|mem_in_reg [107],\masterLevel_Inst|mem_in_reg [106],\masterLevel_Inst|mem_in_reg [105],\masterLevel_Inst|mem_in_reg [104],\masterLevel_Inst|mem_in_reg [103],\masterLevel_Inst|mem_in_reg [102],
\masterLevel_Inst|mem_in_reg [101],\masterLevel_Inst|mem_in_reg [100]}),
	.portaaddr({\masterLevel_Inst|ramAddress_1|ram_addr [9],\masterLevel_Inst|ramAddress_1|ram_addr [8],\masterLevel_Inst|ramAddress_1|ram_addr [7],\masterLevel_Inst|ramAddress_1|ram_addr [6],\masterLevel_Inst|ramAddress_1|ram_addr [5],\masterLevel_Inst|ramAddress_1|ram_addr [4],
\masterLevel_Inst|ramAddress_1|ram_addr [3],\masterLevel_Inst|ramAddress_1|ram_addr [2],\masterLevel_Inst|ramAddress_1|ram_addr [1],\masterLevel_Inst|ramAddress_1|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [109],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [108],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [107],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [106],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [105],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [104],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [103],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [102],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [101],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [100]}),
	.portbaddr({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ),
	.portbdataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_offset_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_width_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .logical_ram_name = "masterLevel:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated|altsyncram_qqg2:altsyncram1|ALTSYNCRAM";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mixed_port_feed_through_mode = "dont_care";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .operation_mode = "bidir_dual_port";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_byte_enable_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_bit_number = 100;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_in_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_bit_number = 100;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_write_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N21
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[109]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [109]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[109]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[109]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[109]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[109]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N42
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[110]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[110]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [77]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [77]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[110]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[110]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[110]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[110]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N44
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[110] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[110]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [110]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[110] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[110] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N21
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[110]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[110]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [110]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [110]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[110]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[110]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[110]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[110]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N23
dffeas \masterLevel_Inst|mem_in_reg[110] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[110]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [110]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[110] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[110] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N24
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[111]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[111]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [78] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [78]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[111]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[111]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[111]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[111]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N26
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[111] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[111]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [111]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[111] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[111] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N42
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[111]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[111]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [111]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [111]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[111]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[111]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[111]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[111]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N44
dffeas \masterLevel_Inst|mem_in_reg[111] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[111]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [111]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[111] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[111] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N35
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[112] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [79]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [112]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[112] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[112] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N14
dffeas \masterLevel_Inst|mem_in_reg[112] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [112]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [112]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[112] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[112] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N16
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[113] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [80]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [113]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[113] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[113] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N38
dffeas \masterLevel_Inst|mem_in_reg[113] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [113]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [113]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[113] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[113] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N21
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[114]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[114]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [81]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [81]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[114]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[114]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[114]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[114]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N23
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[114] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[114]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [114]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[114] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[114] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N12
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[114]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[114]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [114]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [114]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[114]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[114]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[114]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[114]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N14
dffeas \masterLevel_Inst|mem_in_reg[114] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[114]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [114]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[114] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[114] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N54
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[115]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[115]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [82]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [82]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[115]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[115]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[115]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[115]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N56
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[115] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[115]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [115]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[115] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[115] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N6
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[115]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[115]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [115]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [115]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[115]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[115]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[115]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[115]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N8
dffeas \masterLevel_Inst|mem_in_reg[115] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[115]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [115]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[115] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[115] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N51
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[116]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[116]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [83] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [83]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[116]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[116]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[116]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[116]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N53
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[116] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[116]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [116]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[116] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[116] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N30
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[116]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[116]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [116]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [116]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[116]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[116]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[116]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[116]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N32
dffeas \masterLevel_Inst|mem_in_reg[116] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[116]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [116]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[116] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[116] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N33
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[117]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[117]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [84]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [84]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[117]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[117]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[117]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[117]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N35
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[117] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[117]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [117]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[117] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[117] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N39
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[117]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[117]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [117]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [117]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[117]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[117]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[117]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|mem_in_reg[117]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N41
dffeas \masterLevel_Inst|mem_in_reg[117] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[117]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [117]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[117] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[117] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N15
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[118]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[118]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [85]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [85]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[118]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[118]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[118]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[118]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N17
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[118] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[118]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [118]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[118] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[118] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N51
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[118]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[118]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [118]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [118]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[118]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[118]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[118]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[118]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N53
dffeas \masterLevel_Inst|mem_in_reg[118] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[118]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [118]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[118] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[118] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N1
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[119] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [86]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [119]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[119] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[119] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N40
dffeas \masterLevel_Inst|mem_in_reg[119] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [119]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [119]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[119] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[119] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 (
	.portawe(\masterLevel_Inst|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\masterLevel_Inst|mem_in_reg [119],\masterLevel_Inst|mem_in_reg [118],\masterLevel_Inst|mem_in_reg [117],\masterLevel_Inst|mem_in_reg [116],\masterLevel_Inst|mem_in_reg [115],\masterLevel_Inst|mem_in_reg [114],\masterLevel_Inst|mem_in_reg [113],\masterLevel_Inst|mem_in_reg [112],
\masterLevel_Inst|mem_in_reg [111],\masterLevel_Inst|mem_in_reg [110]}),
	.portaaddr({\masterLevel_Inst|ramAddress_1|ram_addr [9],\masterLevel_Inst|ramAddress_1|ram_addr [8],\masterLevel_Inst|ramAddress_1|ram_addr [7],\masterLevel_Inst|ramAddress_1|ram_addr [6],\masterLevel_Inst|ramAddress_1|ram_addr [5],\masterLevel_Inst|ramAddress_1|ram_addr [4],
\masterLevel_Inst|ramAddress_1|ram_addr [3],\masterLevel_Inst|ramAddress_1|ram_addr [2],\masterLevel_Inst|ramAddress_1|ram_addr [1],\masterLevel_Inst|ramAddress_1|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [119],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [118],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [117],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [116],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [115],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [114],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [113],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [112],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [111],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [110]}),
	.portbaddr({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ),
	.portbdataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_offset_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_width_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .logical_ram_name = "masterLevel:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated|altsyncram_qqg2:altsyncram1|ALTSYNCRAM";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mixed_port_feed_through_mode = "dont_care";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .operation_mode = "bidir_dual_port";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_byte_enable_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_bit_number = 110;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_in_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_bit_number = 110;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_write_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N51
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[119]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [119]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[119]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[119]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[119]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[119]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N45
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[120]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[120]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [87]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [87]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[120]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[120]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[120]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[120]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N46
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[120] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[120]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [120]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[120] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[120] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N20
dffeas \masterLevel_Inst|mem_in_reg[120] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [120]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [120]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[120] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[120] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N59
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[121] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [88]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [121]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[121] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[121] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N3
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[121]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[121]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [121]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [121]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[121]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[121]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[121]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[121]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N5
dffeas \masterLevel_Inst|mem_in_reg[121] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[121]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [121]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[121] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[121] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N53
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[122] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [89]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [122]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[122] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[122] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N18
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[122]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[122]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [122]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [122]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[122]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[122]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[122]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[122]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N20
dffeas \masterLevel_Inst|mem_in_reg[122] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[122]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [122]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[122] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[122] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N53
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[123] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [90]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [123]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[123] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[123] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N53
dffeas \masterLevel_Inst|mem_in_reg[123] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [123]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [123]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[123] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[123] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N40
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[91]~DUPLICATE (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in[91]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[91]~DUPLICATE .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[91]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N12
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[124]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[124]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in[91]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in[91]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[124]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[124]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[124]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[124]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N14
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[124] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[124]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [124]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[124] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[124] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N39
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[124]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[124]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [124]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [124]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[124]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[124]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[124]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[124]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N41
dffeas \masterLevel_Inst|mem_in_reg[124] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[124]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [124]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[124] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[124] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N6
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[125]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[125]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [92]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [92]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[125]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[125]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[125]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[125]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N8
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[125] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[125]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [125]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[125] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[125] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N3
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[125]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[125]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [125]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [125]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[125]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[125]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[125]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[125]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N5
dffeas \masterLevel_Inst|mem_in_reg[125] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[125]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [125]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[125] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[125] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N17
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[126] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [93]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [126]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[126] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[126] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N45
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[126]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[126]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [126]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [126]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[126]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[126]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[126]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[126]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N47
dffeas \masterLevel_Inst|mem_in_reg[126] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[126]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [126]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[126] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[126] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N14
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[127] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [94]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [127]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[127] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[127] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N21
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[127]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[127]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [127]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [127]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[127]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[127]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[127]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[127]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N23
dffeas \masterLevel_Inst|mem_in_reg[127] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[127]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [127]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[127] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[127] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N6
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[128]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[128]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [95]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [95]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[128]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[128]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[128]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[128]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N8
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[128] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[128]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [128]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[128] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[128] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N31
dffeas \masterLevel_Inst|mem_in_reg[128] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [128]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [128]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[128] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[128] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N57
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[129]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[129]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [96]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [96]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[129]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[129]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[129]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[129]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N59
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[129] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[129]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [129]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[129] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[129] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N45
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[129]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[129]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [129]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [129]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[129]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[129]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[129]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[129]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N47
dffeas \masterLevel_Inst|mem_in_reg[129] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[129]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [129]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[129] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[129] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 (
	.portawe(\masterLevel_Inst|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\masterLevel_Inst|mem_in_reg [129],\masterLevel_Inst|mem_in_reg [128],\masterLevel_Inst|mem_in_reg [127],\masterLevel_Inst|mem_in_reg [126],\masterLevel_Inst|mem_in_reg [125],\masterLevel_Inst|mem_in_reg [124],\masterLevel_Inst|mem_in_reg [123],\masterLevel_Inst|mem_in_reg [122],
\masterLevel_Inst|mem_in_reg [121],\masterLevel_Inst|mem_in_reg [120]}),
	.portaaddr({\masterLevel_Inst|ramAddress_1|ram_addr [9],\masterLevel_Inst|ramAddress_1|ram_addr [8],\masterLevel_Inst|ramAddress_1|ram_addr [7],\masterLevel_Inst|ramAddress_1|ram_addr [6],\masterLevel_Inst|ramAddress_1|ram_addr [5],\masterLevel_Inst|ramAddress_1|ram_addr [4],
\masterLevel_Inst|ramAddress_1|ram_addr [3],\masterLevel_Inst|ramAddress_1|ram_addr [2],\masterLevel_Inst|ramAddress_1|ram_addr [1],\masterLevel_Inst|ramAddress_1|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [129],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [128],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [127],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [126],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [125],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [124],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [123],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [122],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [121],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [120]}),
	.portbaddr({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ),
	.portbdataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_offset_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_width_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .logical_ram_name = "masterLevel:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated|altsyncram_qqg2:altsyncram1|ALTSYNCRAM";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mixed_port_feed_through_mode = "dont_care";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .operation_mode = "bidir_dual_port";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_byte_enable_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_bit_number = 120;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_in_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_bit_number = 120;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_write_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N21
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [129]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N2
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[97] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[97]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [97]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[97] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N30
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[130]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[130]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [97]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [97]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[130]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[130]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[130]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[130]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N32
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[130] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[130]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [130]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[130] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[130] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N54
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[130]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[130]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [130]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [130]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[130]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[130]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[130]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|mem_in_reg[130]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N56
dffeas \masterLevel_Inst|mem_in_reg[130] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[130]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [130]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[130] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[130] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N24
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[132]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[132]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [99]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [99]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[132]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[132]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[132]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[132]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N26
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[132] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[132]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [132]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[132] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[132] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N18
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[132]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[132]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [132]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [132]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[132]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[132]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[132]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[132]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N20
dffeas \masterLevel_Inst|mem_in_reg[132] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[132]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [132]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[132] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[132] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N12
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[133]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[133]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [100]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [100]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[133]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[133]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[133]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[133]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N14
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[133] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[133]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [133]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[133] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[133] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N57
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[133]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[133]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [133]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [133]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[133]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[133]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[133]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[133]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N59
dffeas \masterLevel_Inst|mem_in_reg[133] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[133]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [133]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[133] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[133] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N50
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[134] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [101]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [134]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[134] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[134] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N3
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[134]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[134]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [134]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [134]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[134]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[134]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[134]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|mem_in_reg[134]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N5
dffeas \masterLevel_Inst|mem_in_reg[134] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[134]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [134]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[134] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[134] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N38
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[135] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [102]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [135]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[135] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[135] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N57
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[135]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[135]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [135]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [135]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[135]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[135]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[135]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|mem_in_reg[135]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N59
dffeas \masterLevel_Inst|mem_in_reg[135] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[135]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [135]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[135] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[135] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N47
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[136] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [103]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [136]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[136] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[136] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N57
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[136]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[136]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [136]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [136]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[136]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[136]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[136]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[136]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N59
dffeas \masterLevel_Inst|mem_in_reg[136] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[136]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [136]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[136] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[136] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N30
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[137]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[137]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [104]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [104]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[137]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[137]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[137]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[137]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N32
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[137] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[137]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [137]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[137] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[137] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N39
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[137]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[137]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [137]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [137]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[137]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[137]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[137]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[137]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N41
dffeas \masterLevel_Inst|mem_in_reg[137] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[137]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [137]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[137] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[137] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N36
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[138]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[138]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [105]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [105]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[138]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[138]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[138]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[138]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N38
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[138] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[138]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [138]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[138] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[138] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N48
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[138]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[138]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [138]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [138]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[138]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[138]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[138]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[138]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N50
dffeas \masterLevel_Inst|mem_in_reg[138] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[138]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [138]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[138] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[138] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N8
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[139] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [106]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [139]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[139] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[139] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N27
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[139]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[139]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [139]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [139]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[139]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[139]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[139]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[139]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N29
dffeas \masterLevel_Inst|mem_in_reg[139] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[139]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [139]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[139] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[139] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 (
	.portawe(\masterLevel_Inst|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\masterLevel_Inst|mem_in_reg [139],\masterLevel_Inst|mem_in_reg [138],\masterLevel_Inst|mem_in_reg [137],\masterLevel_Inst|mem_in_reg [136],\masterLevel_Inst|mem_in_reg [135],\masterLevel_Inst|mem_in_reg [134],\masterLevel_Inst|mem_in_reg [133],\masterLevel_Inst|mem_in_reg [132],\~GND~combout ,
\masterLevel_Inst|mem_in_reg [130]}),
	.portaaddr({\masterLevel_Inst|ramAddress_1|ram_addr [9],\masterLevel_Inst|ramAddress_1|ram_addr [8],\masterLevel_Inst|ramAddress_1|ram_addr [7],\masterLevel_Inst|ramAddress_1|ram_addr [6],\masterLevel_Inst|ramAddress_1|ram_addr [5],\masterLevel_Inst|ramAddress_1|ram_addr [4],
\masterLevel_Inst|ramAddress_1|ram_addr [3],\masterLevel_Inst|ramAddress_1|ram_addr [2],\masterLevel_Inst|ramAddress_1|ram_addr [1],\masterLevel_Inst|ramAddress_1|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [139],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [138],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [137],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [136],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [135],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [134],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [133],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [132],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [131],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [130]}),
	.portbaddr({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ),
	.portbdataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_offset_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_width_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .logical_ram_name = "masterLevel:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated|altsyncram_qqg2:altsyncram1|ALTSYNCRAM";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mixed_port_feed_through_mode = "dont_care";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .operation_mode = "bidir_dual_port";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_byte_enable_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_bit_number = 130;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_in_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_bit_number = 130;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_write_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N33
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[139]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [139]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[139]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[139]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[139]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[139]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N18
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[140]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[140]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [107]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [107]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[140]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[140]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[140]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[140]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N20
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[140] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[140]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [140]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[140] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[140] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N24
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[140]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[140]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [140]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [140]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[140]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[140]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[140]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[140]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N26
dffeas \masterLevel_Inst|mem_in_reg[140] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[140]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [140]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[140] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[140] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N8
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[141] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [108]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [141]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[141] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[141] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N12
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[141]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[141]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [141]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [141]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[141]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[141]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[141]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|mem_in_reg[141]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N14
dffeas \masterLevel_Inst|mem_in_reg[141] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[141]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [141]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[141] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[141] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N44
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[142] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [109]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [142]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[142] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[142] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N23
dffeas \masterLevel_Inst|mem_in_reg[142] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [142]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [142]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[142] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[142] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N51
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[143]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[143]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [110]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [110]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[143]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[143]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[143]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[143]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N53
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[143] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[143]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [143]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[143] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[143] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N39
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[143]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[143]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [143]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [143]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[143]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[143]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[143]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|mem_in_reg[143]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N41
dffeas \masterLevel_Inst|mem_in_reg[143] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[143]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [143]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[143] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[143] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N27
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[144]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[144]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [111]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [111]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[144]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[144]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[144]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[144]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N29
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[144] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[144]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [144]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[144] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[144] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N45
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[144]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[144]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [144]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [144]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[144]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[144]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[144]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|mem_in_reg[144]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N47
dffeas \masterLevel_Inst|mem_in_reg[144] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[144]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [144]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[144] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[144] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N30
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[145]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[145]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [112]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [112]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[145]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[145]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[145]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[145]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N32
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[145] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[145]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [145]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[145] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[145] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N15
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[145]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[145]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [145]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [145]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[145]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[145]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[145]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[145]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N17
dffeas \masterLevel_Inst|mem_in_reg[145] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[145]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [145]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[145] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[145] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N44
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[146] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [113]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [146]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[146] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[146] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N39
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[146]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[146]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [146]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [146]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[146]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[146]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[146]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[146]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N41
dffeas \masterLevel_Inst|mem_in_reg[146] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[146]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [146]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[146] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[146] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N18
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[147]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[147]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [114]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [114]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[147]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[147]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[147]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[147]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N19
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[147] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[147]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [147]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[147] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[147] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N26
dffeas \masterLevel_Inst|mem_in_reg[147] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [147]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [147]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[147] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[147] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N33
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[148]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[148]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [115]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [115]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[148]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[148]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[148]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[148]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N35
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[148] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[148]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [148]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[148] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[148] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N9
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[148]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[148]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [148]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [148]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[148]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[148]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[148]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|mem_in_reg[148]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N11
dffeas \masterLevel_Inst|mem_in_reg[148] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[148]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [148]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[148] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[148] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N52
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[149] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [116]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [149]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[149] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[149] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N35
dffeas \masterLevel_Inst|mem_in_reg[149] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [149]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [149]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[149] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[149] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 (
	.portawe(\masterLevel_Inst|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\masterLevel_Inst|mem_in_reg [149],\masterLevel_Inst|mem_in_reg [148],\masterLevel_Inst|mem_in_reg [147],\masterLevel_Inst|mem_in_reg [146],\masterLevel_Inst|mem_in_reg [145],\masterLevel_Inst|mem_in_reg [144],\masterLevel_Inst|mem_in_reg [143],\masterLevel_Inst|mem_in_reg [142],
\masterLevel_Inst|mem_in_reg [141],\masterLevel_Inst|mem_in_reg [140]}),
	.portaaddr({\masterLevel_Inst|ramAddress_1|ram_addr [9],\masterLevel_Inst|ramAddress_1|ram_addr [8],\masterLevel_Inst|ramAddress_1|ram_addr [7],\masterLevel_Inst|ramAddress_1|ram_addr [6],\masterLevel_Inst|ramAddress_1|ram_addr [5],\masterLevel_Inst|ramAddress_1|ram_addr [4],
\masterLevel_Inst|ramAddress_1|ram_addr [3],\masterLevel_Inst|ramAddress_1|ram_addr [2],\masterLevel_Inst|ramAddress_1|ram_addr [1],\masterLevel_Inst|ramAddress_1|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [149],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [148],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [147],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [146],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [145],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [144],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [143],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [142],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [141],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [140]}),
	.portbaddr({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus ),
	.portbdataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .data_interleave_offset_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .data_interleave_width_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .logical_ram_name = "masterLevel:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated|altsyncram_qqg2:altsyncram1|ALTSYNCRAM";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mixed_port_feed_through_mode = "dont_care";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .operation_mode = "bidir_dual_port";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_byte_enable_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_first_bit_number = 140;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_in_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_first_bit_number = 140;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_read_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_write_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N45
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[149]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [149]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[149]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[149]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[149]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[149]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N30
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[150]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[150]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [117]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [117]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[150]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[150]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[150]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[150]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N32
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[150] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[150]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [150]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[150] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[150] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N36
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[150]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[150]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [150]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [150]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[150]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[150]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[150]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|mem_in_reg[150]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N38
dffeas \masterLevel_Inst|mem_in_reg[150] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[150]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [150]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[150] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[150] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N12
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[151]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[151]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [118]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [118]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[151]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[151]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[151]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[151]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N14
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[151] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[151]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [151]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[151] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[151] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N21
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[151]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[151]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [151]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [151]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[151]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[151]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[151]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[151]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N23
dffeas \masterLevel_Inst|mem_in_reg[151] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[151]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [151]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[151] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[151] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N32
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[152] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|concatenateDout_1|mem_in [119]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [152]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[152] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[152] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N12
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[152]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[152]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [152]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [152]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[152]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[152]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[152]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|mem_in_reg[152]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N14
dffeas \masterLevel_Inst|mem_in_reg[152] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[152]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [152]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[152] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[152] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N12
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[153]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[153]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [120] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [120]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[153]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[153]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[153]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[153]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N14
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[153] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[153]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [153]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[153] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[153] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N33
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[153]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[153]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [153]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [153]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[153]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[153]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[153]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[153]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N35
dffeas \masterLevel_Inst|mem_in_reg[153] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[153]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [153]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[153] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[153] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N45
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[154]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[154]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [121]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [121]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[154]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[154]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[154]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[154]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N47
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[154] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[154]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [154]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[154] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[154] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N27
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[154]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[154]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [154]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [154]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[154]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[154]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[154]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[154]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N29
dffeas \masterLevel_Inst|mem_in_reg[154] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[154]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [154]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[154] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[154] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N48
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[155]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[155]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [122]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [122]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[155]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[155]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[155]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[155]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N50
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[155] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[155]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [155]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[155] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[155] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N21
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[155]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[155]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [155]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [155]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[155]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[155]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[155]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|mem_in_reg[155]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N23
dffeas \masterLevel_Inst|mem_in_reg[155] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[155]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [155]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[155] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[155] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N48
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[156]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[156]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [123]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [123]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[156]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[156]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[156]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[156]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N50
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[156] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[156]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [156]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[156] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[156] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N33
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[156]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[156]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [156]

	.dataa(!\masterLevel_Inst|concatenateDout_1|mem_in [156]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[156]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[156]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[156]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|mem_in_reg[156]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N35
dffeas \masterLevel_Inst|mem_in_reg[156] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[156]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [156]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[156] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[156] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N15
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[157]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[157]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [124]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [124]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[157]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[157]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[157]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[157]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N17
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[157] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[157]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [157]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[157] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[157] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N18
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[157]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[157]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [157]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [157]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[157]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[157]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[157]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|mem_in_reg[157]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N20
dffeas \masterLevel_Inst|mem_in_reg[157] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[157]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [157]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[157] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[157] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N9
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[158]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[158]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [125]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [125]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[158]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[158]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[158]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[158]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N11
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[158] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[158]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [158]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[158] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[158] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N36
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[158]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[158]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [158]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [158]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[158]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[158]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[158]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|mem_in_reg[158]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N38
dffeas \masterLevel_Inst|mem_in_reg[158] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[158]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [158]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[158] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[158] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N12
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[159]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[159]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [126]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [126]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[159]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[159]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[159]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[159]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N14
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[159] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[159]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [159]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[159] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[159] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N42
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[159]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[159]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [159]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [159]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[159]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[159]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[159]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|mem_in_reg[159]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N44
dffeas \masterLevel_Inst|mem_in_reg[159] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[159]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [159]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[159] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[159] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 (
	.portawe(\masterLevel_Inst|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\masterLevel_Inst|mem_in_reg [159],\masterLevel_Inst|mem_in_reg [158],\masterLevel_Inst|mem_in_reg [157],\masterLevel_Inst|mem_in_reg [156],\masterLevel_Inst|mem_in_reg [155],\masterLevel_Inst|mem_in_reg [154],\masterLevel_Inst|mem_in_reg [153],\masterLevel_Inst|mem_in_reg [152],
\masterLevel_Inst|mem_in_reg [151],\masterLevel_Inst|mem_in_reg [150]}),
	.portaaddr({\masterLevel_Inst|ramAddress_1|ram_addr [9],\masterLevel_Inst|ramAddress_1|ram_addr [8],\masterLevel_Inst|ramAddress_1|ram_addr [7],\masterLevel_Inst|ramAddress_1|ram_addr [6],\masterLevel_Inst|ramAddress_1|ram_addr [5],\masterLevel_Inst|ramAddress_1|ram_addr [4],
\masterLevel_Inst|ramAddress_1|ram_addr [3],\masterLevel_Inst|ramAddress_1|ram_addr [2],\masterLevel_Inst|ramAddress_1|ram_addr [1],\masterLevel_Inst|ramAddress_1|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [159],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [158],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [157],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [156],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [155],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [154],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [153],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [152],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [151],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [150]}),
	.portbaddr({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus ),
	.portbdataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .data_interleave_offset_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .data_interleave_width_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .logical_ram_name = "masterLevel:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated|altsyncram_qqg2:altsyncram1|ALTSYNCRAM";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mixed_port_feed_through_mode = "dont_care";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .operation_mode = "bidir_dual_port";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_byte_enable_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_first_bit_number = 150;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_in_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_first_bit_number = 150;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_read_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_write_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N27
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[159]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [159]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[159]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[159]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[159]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[159]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N15
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[160]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[160]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [127]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [127]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[160]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[160]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[160]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[160]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N16
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[160] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[160]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [160]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[160] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[160] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N54
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[160]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[160]~feeder_combout  = ( \masterLevel_Inst|concatenateDout_1|mem_in [160] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|concatenateDout_1|mem_in [160]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[160]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[160]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[160]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|mem_in_reg[160]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N56
dffeas \masterLevel_Inst|mem_in_reg[160] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[160]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [160]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[160] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[160] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N9
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[161]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[161]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [128]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [128]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[161]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[161]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[161]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[161]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N11
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[161] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[161]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [161]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[161] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[161] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N30
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[161]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[161]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [161]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [161]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[161]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[161]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[161]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|mem_in_reg[161]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N32
dffeas \masterLevel_Inst|mem_in_reg[161] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[161]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [161]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[161] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[161] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N24
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[162]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[162]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [129]

	.dataa(gnd),
	.datab(!\masterLevel_Inst|concatenateDout_1|mem_in [129]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[162]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[162]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[162]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[162]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N26
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[162] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[162]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [162]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[162] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[162] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N42
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[162]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[162]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [162]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [162]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[162]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[162]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[162]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[162]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N44
dffeas \masterLevel_Inst|mem_in_reg[162] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[162]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [162]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[162] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[162] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N33
cyclonev_lcell_comb \masterLevel_Inst|concatenateDout_1|mem_in[163]~feeder (
// Equation(s):
// \masterLevel_Inst|concatenateDout_1|mem_in[163]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [130]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [130]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|concatenateDout_1|mem_in[163]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[163]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[163]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|concatenateDout_1|mem_in[163]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N35
dffeas \masterLevel_Inst|concatenateDout_1|mem_in[163] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|concatenateDout_1|mem_in[163]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|concatenateDout_1|mem_in [163]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|concatenateDout_1|mem_in[163] .is_wysiwyg = "true";
defparam \masterLevel_Inst|concatenateDout_1|mem_in[163] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N6
cyclonev_lcell_comb \masterLevel_Inst|mem_in_reg[163]~feeder (
// Equation(s):
// \masterLevel_Inst|mem_in_reg[163]~feeder_combout  = \masterLevel_Inst|concatenateDout_1|mem_in [163]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|concatenateDout_1|mem_in [163]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|mem_in_reg[163]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[163]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|mem_in_reg[163]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|mem_in_reg[163]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N8
dffeas \masterLevel_Inst|mem_in_reg[163] (
	.clk(\masterLevel_Inst|clk_enable_pll|altclkctrl_0|clockEnablePLL_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\masterLevel_Inst|mem_in_reg[163]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|transfer_SR [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|mem_in_reg [163]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|mem_in_reg[163] .is_wysiwyg = "true";
defparam \masterLevel_Inst|mem_in_reg[163] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 (
	.portawe(\masterLevel_Inst|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\masterLevel_Inst|mem_in_reg [163],\masterLevel_Inst|mem_in_reg [162],\masterLevel_Inst|mem_in_reg [161],\masterLevel_Inst|mem_in_reg [160]}),
	.portaaddr({\masterLevel_Inst|ramAddress_1|ram_addr [9],\masterLevel_Inst|ramAddress_1|ram_addr [8],\masterLevel_Inst|ramAddress_1|ram_addr [7],\masterLevel_Inst|ramAddress_1|ram_addr [6],\masterLevel_Inst|ramAddress_1|ram_addr [5],\masterLevel_Inst|ramAddress_1|ram_addr [4],
\masterLevel_Inst|ramAddress_1|ram_addr [3],\masterLevel_Inst|ramAddress_1|ram_addr [2],\masterLevel_Inst|ramAddress_1|ram_addr [1],\masterLevel_Inst|ramAddress_1|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [164],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [163],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [162],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [161],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [160]}),
	.portbaddr({\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus ),
	.portbdataout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .data_interleave_offset_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .data_interleave_width_in_bits = 1;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .logical_ram_name = "masterLevel:masterLevel_Inst|onChipRam:RAM_1|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated|altsyncram_qqg2:altsyncram1|ALTSYNCRAM";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mixed_port_feed_through_mode = "dont_care";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .operation_mode = "bidir_dual_port";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_byte_enable_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_first_bit_number = 160;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_in_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_out_clear = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_out_clock = "none";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_width = 10;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_first_address = 0;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_first_bit_number = 160;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_last_address = 1023;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_logical_ram_depth = 1024;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_logical_ram_width = 165;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_read_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_write_enable_clock = "clock1";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N18
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[164]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [164]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[164]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[164]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[164]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[164]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N54
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hFEFE0000FFFF0000;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0 .lut_mask = 64'h0004FFFFFFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N20
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[164] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[164]~feeder_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [164]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[164] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[164] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N21
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[163]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [163]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[163]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[163]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[163]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[163]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N23
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[163] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[163]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [164]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [163]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[163] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[163] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N6
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[162]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [162]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[162]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[162]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[162]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[162]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N8
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[162] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[162]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [163]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [162]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[162] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[162] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N15
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[161]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [161]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[161]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[161]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[161]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[161]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N17
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[161] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[161]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [162]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [161]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[161] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[161] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N24
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[160]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [160]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[160]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[160]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[160]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[160]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N26
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[160] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[160]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [161]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [160]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[160] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[160] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N29
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[159] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[159]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [160]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [159]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[159] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[159] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N30
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[158]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [158]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[158]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[158]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[158]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[158]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N32
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[158] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[158]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [159]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [158]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[158] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[158] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N33
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[157]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [157]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[157]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[157]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[157]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[157]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N35
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[157] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[157]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [158]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [157]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[157] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[157] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N0
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[156]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [156]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[156]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[156]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[156]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[156]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N2
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[156] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[156]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [157]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [156]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[156] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[156] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N3
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[155]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [155]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[155]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[155]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[155]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[155]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N5
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[155] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[155]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [156]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [155]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[155] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[155] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N48
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[154]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [154]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[154]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[154]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[154]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[154]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N50
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[154] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[154]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [155]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [154]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[154] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[154] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N57
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[153]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [153]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[153]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[153]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[153]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[153]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N59
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[153] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[153]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [154]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [153]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[153] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[153] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N54
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[152]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [152]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[152]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[152]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[152]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[152]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N56
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[152] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[152]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [153]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [152]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[152] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[152] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N39
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[151]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [151]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[151]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[151]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[151]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[151]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N41
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[151] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[151]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [152]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [151]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[151] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[151] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N36
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[150]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [150]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[150]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[150]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[150]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[150]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N38
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[150] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[150]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [151]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [150]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[150] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[150] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N47
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[149] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[149]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [150]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [149]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[149] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[149] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N42
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[148]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [148]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[148]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[148]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[148]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[148]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N44
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[148] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[148]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [149]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [148]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[148] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[148] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N9
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[147]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [147]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[147]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[147]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[147]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[147]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N11
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[147] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[147]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [148]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [147]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[147] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[147] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[146]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [146]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[146]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[146]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[146]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[146]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N8
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[146] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[146]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [147]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [146]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[146] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[146] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N15
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[145]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [145]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[145]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[145]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[145]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[145]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N17
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[145] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[145]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [146]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [145]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[145] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[145] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[144]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [144]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[144]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[144]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[144]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[144]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N14
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[144] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[144]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [145]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [144]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[144] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[144] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N21
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[143]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [143]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[143]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[143]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[143]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[143]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N23
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[143] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[143]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [144]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [143]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[143] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[143] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N18
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[142]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [142]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[142]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[142]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[142]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[142]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N20
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[142] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[142]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [143]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [142]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[142] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[142] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N51
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[141]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [141]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[141]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[141]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[141]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[141]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N53
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[141] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[141]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [142]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [141]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[141] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[141] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N48
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[140]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [140]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[140]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[140]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[140]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[140]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N50
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[140] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[140]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [141]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [140]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[140] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[140] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N35
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[139] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[139]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [140]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [139]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[139] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[139] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N30
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[138]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [138]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[138]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[138]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[138]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[138]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N32
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[138] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[138]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [139]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [138]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[138] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[138] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N3
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[137]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [137]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[137]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[137]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[137]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[137]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N5
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[137] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[137]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [138]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [137]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[137] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[137] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N0
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[136]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [136]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[136]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[136]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[136]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[136]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N2
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[136] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[136]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [137]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [136]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[136] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[136] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N45
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[135]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [135]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[135]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[135]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[135]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[135]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N47
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[135] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[135]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [136]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [135]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[135] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[135] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N42
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[134]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [134]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[134]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[134]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[134]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[134]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N44
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[134] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[134]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [135]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [134]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[134] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[134] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N39
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[133]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [133]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[133]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[133]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[133]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[133]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N41
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[133] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[133]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [134]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [133]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[133] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[133] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N36
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[132]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [132]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[132]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[132]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[132]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[132]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N38
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[132] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[132]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [133]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [132]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[132] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[132] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N57
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[131]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [131]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[131]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[131]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[131]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[131]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N59
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[131] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[131]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [132]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [131]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[131] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[131] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[130]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [130]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[130]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[130]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[130]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[130]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N26
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[130] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[130]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [131]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [130]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[130] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[130] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N23
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [130]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [129]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N18
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[128]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [128]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[128]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[128]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[128]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[128]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N20
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[128] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[128]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [129]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [128]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[128] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[128] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N39
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[127]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [127]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[127]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[127]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[127]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[127]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N41
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[127] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[127]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [128]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [127]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[127] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[127] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N36
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[126]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [126]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[126]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[126]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[126]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[126]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N38
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[126] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[126]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [127]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [126]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[126] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[126] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N45
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[125]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [125]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[125]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[125]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[125]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[125]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N47
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[125] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[125]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [126]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [125]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[125] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[125] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N42
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[124]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [124]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[124]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[124]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[124]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[124]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N44
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[124] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[124]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [125]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [124]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[124] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[124] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N3
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[123]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [123]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[123]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[123]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[123]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[123]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N5
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[123] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[123]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [124]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [123]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[123] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[123] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N0
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[122]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [122]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[122]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[122]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[122]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[122]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N2
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[122] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[122]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [123]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [122]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[122] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[122] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N33
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[121]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [121]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[121]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[121]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[121]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[121]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N35
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[121] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[121]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [122]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [121]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[121] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[121] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N30
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[120]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [120]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[120]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[120]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[120]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[120]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N32
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[120] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[120]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [121]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [120]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[120] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[120] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N53
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[119] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[119]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [120]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [119]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[119] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[119] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[118]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [118]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[118]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[118]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[118]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[118]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N50
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[118] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[118]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [119]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [118]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[118] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[118] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N9
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[117]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [117]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[117]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[117]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[117]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[117]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N11
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[117] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[117]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [118]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [117]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[117] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[117] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N6
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[116]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [116]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[116]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[116]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[116]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[116]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N8
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[116] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[116]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [117]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [116]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[116] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[116] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N15
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[115]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [115]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[115]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[115]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[115]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[115]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N17
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[115] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[115]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [116]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [115]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[115] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[115] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N12
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[114]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [114]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[114]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[114]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[114]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[114]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N14
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[114] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[114]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [115]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [114]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[114] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[114] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N57
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[113]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [113]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[113]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[113]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[113]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[113]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N59
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[113] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[113]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [114]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [113]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[113] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[113] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N54
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[112]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [112]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[112]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[112]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[112]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[112]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N56
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[112] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[112]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [113]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [112]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[112] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[112] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N27
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[111]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [111]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[111]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[111]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[111]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[111]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N29
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[111] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[111]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [112]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [111]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[111] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[111] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[110]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [110]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[110]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[110]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[110]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[110]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N26
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[110] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[110]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [111]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [110]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[110] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[110] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N23
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[109] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[109]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [110]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [109]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[109] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[109] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N18
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[108]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [108]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[108]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[108]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[108]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[108]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N20
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[108] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[108]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [109]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [108]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[108] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[108] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N27
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[107]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [107]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[107]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[107]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[107]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[107]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N29
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[107] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[107]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [108]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [107]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[107] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[107] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N24
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[106]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [106]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[106]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[106]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[106]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[106]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N26
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[106] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[106]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [107]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [106]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[106] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[106] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N33
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[105]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [105]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[105]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[105]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[105]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[105]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N35
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[105] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[105]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [106]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [105]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[105] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[105] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N30
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[104]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [104]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[104]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[104]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[104]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[104]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N32
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[104] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[104]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [105]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [104]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[104] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[104] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N51
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[103]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [103]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[103]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[103]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[103]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[103]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N53
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[103] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[103]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [104]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [103]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[103] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[103] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N48
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[102]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [102]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[102]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[102]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[102]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[102]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N50
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[102] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[102]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [103]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [102]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[102] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[102] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N57
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[101]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [101]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[101]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[101]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[101]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[101]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N59
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[101] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[101]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [102]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [101]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[101] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[101] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N54
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[100]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [100]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[100]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[100]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[100]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[100]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N56
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[100] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[100]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [101]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [100]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[100] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[100] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N41
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[99] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[99]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [100]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [99]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[99] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[99] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N36
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[98]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [98]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[98]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[98]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[98]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[98]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N38
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[98] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[98]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [99]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [98]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[98] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[98] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N45
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[97]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [97]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[97]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[97]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[97]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[97]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N47
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[97] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[97]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [98]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [97]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[97] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[97] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N42
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[96]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [96]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[96]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[96]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[96]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[96]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N44
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[96] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[96]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [97]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [96]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[96] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[96] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N15
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[95]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [95]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[95]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[95]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[95]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[95]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N17
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[95] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[95]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [96]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [95]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[95] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[95] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N12
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[94]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [94]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[94]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[94]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[94]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[94]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N14
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[94] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[94]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [95]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [94]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[94] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[94] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N9
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[93]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [93]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[93]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[93]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[93]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[93]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N11
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[93] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[93]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [94]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [93]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[93] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[93] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N6
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[92]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [92]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[92]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[92]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N8
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[92] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[92]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [93]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [92]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[92] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[92] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N3
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[91]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [91]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[91]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[91]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[91]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[91]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N5
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[91] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[91]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [92]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [91]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[91] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[91] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N0
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[90]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [90]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[90]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[90]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N2
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[90] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[90]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [91]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [90]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[90] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N59
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[89] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[89]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [90]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [89]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[89] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[89] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N54
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[88]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [88]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[88]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[88]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N56
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[88] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[88]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [89]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [88]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[88] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[88] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N27
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[87]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [87]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[87]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[87]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[87]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[87]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N29
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[87] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[87]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [88]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [87]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[87] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[87] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N24
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[86]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [86]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[86]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[86]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N26
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[86] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[86]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [87]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [86]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[86] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[86] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N45
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[85]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [85]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[85]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[85]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[85]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[85]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N47
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[85] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[85]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [86]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [85]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[85] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[85] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N42
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[84]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [84]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[84]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[84]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N44
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[84] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[84]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [85]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [84]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[84] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[84] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N51
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[83]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [83]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[83]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[83]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[83]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[83]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N53
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[83] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[83]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [84]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [83]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[83] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[83] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N48
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[82]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [82]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[82]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[82]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N50
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[82] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[82]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [83]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [82]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[82] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[82] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N21
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[81]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [81]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[81]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[81]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[81]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[81]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N23
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[81] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[81]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [82]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [81]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[81] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[81] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N18
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[80]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [80]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[80]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[80]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N20
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[80] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[80]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [81]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [80]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[80] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N17
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[79] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[79]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [80]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [79]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[79] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[79] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N12
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[78]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [78]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[78]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[78]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N14
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[78] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[78]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [79]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [78]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[78] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[78] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N9
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[77]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [77]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[77]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[77]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[77]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[77]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N11
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[77] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[77]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [78]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [77]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[77] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[77] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N6
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[76]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [76]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[76]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[76]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N8
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[76] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[76]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [77]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [76]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[76] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[76] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N3
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[75]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [75]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[75]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[75]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[75]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[75]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N5
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[75] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[75]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [76]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [75]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[75] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[75] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N0
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[74]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [74]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[74]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[74]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N2
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[74] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[74]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [75]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [74]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[74] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[74] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N33
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[73]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [73]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[73]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[73]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[73]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[73]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N35
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[73] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[73]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [74]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [73]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[73] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[73] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N30
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[72]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [72]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[72]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[72]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N32
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[72] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[72]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [73]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [72]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[72] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[72] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N39
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[71]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [71]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[71]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[71]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[71]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[71]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N41
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[71] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[71]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [72]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [71]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[71] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[71] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N36
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[70]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [70]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[70]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[70]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N38
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[70] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[70]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [71]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [70]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[70] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N44
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[69] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[69]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [70]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [69]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[69] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[68]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [68]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[68]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[68]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N2
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[68] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[68]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [69]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [68]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[68] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[68] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[67]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [67]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[67]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[67]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[67]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[67]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N56
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[67] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[67]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [68]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [67]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[67] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[66]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [66]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[66]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[66]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N38
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[66] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[66]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [67]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [66]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[66] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N21
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[65]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [65]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[65]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[65]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[65]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[65]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N23
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[65] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[65]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [66]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [65]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[65] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N15
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[64]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [64]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[64]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[64]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N17
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[64] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[64]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [65]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [64]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[64] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[64] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N9
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [63]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N11
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [64]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [63]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N27
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [62]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N29
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [62]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N30
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [61]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N32
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [61]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N51
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [60]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N53
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N35
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [59]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N51
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [58]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N53
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [58]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N27
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [57]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N29
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [57]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N24
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [56]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N26
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [56]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N9
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [55]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N11
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [55]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N18
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [54]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N20
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [55]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [54]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N3
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [53]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N5
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [54]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [53]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N0
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [52]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N2
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [53]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [52]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N45
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [51]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N47
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [52]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [51]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N42
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [50]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N44
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [51]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [50]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N41
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [50]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [49]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N36
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [48]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N38
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [49]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [48]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N9
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [47]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N11
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [48]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [47]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N12
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [46]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N14
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [47]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [46]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N15
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [45]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N17
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [46]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [45]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N12
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [44]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N14
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [45]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [44]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N57
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [43]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N59
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [44]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [43]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N54
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [42]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N56
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [43]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [42]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N51
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [41]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N53
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [42]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [41]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N48
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [40]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N50
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [41]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [40]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N59
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [40]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [39]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N54
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [38]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N56
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [39]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [38]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N3
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [37]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N5
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [38]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [37]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [36]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N2
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [36]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [35]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N35
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [35]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [34]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N32
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [34]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N39
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [33]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N41
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [32]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N38
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N21
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N23
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N20
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N17
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N14
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N45
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N47
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N42
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N44
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N51
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N53
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N50
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N11
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N8
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N27
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N29
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N26
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N23
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N20
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N3
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N5
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N0
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N2
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N9
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N11
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N8
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N41
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N38
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N32
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N45
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N47
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N59
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N54
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N56
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N14
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N17
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N44
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N50
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N51
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N53
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N33
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N35
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N26
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N27
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N29
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout ),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[129]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N15
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 64'h0000000055555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N39
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h5050505050605060;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N0
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~feeder (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~feeder .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 .lut_mask = 64'h005500000F0F0F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N2
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N44
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N33
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'h3030303030301060;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N43
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(gnd),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0300030003000300;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N57
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'hF0C0F0C0A080A080;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N26
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N27
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h5A485A480A080A08;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N58
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datae(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'h0000CC8C44448888;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N5
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h9181918101AB01AB;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N27
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datad(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h2011201100000000;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 64'h0E000E000EEE0EEE;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3 .lut_mask = 64'h05050F0F33333333;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N2
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h0E000E000EEE0EEE;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N4
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N21
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h8A028A0200500050;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h00FF555500CC4444;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N10
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h5555555550FA50FA;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N45
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(gnd),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q ),
	.datad(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h0FA0000F0FA0000F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datae(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 64'h000AA0AA22222222;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N49
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N39
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N32
dffeas \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h05550F0FC5550F0F;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h000000003F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hAA0AAA0AAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 64'hFFFFFFFF373733FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h030303030F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0010001000100010;
defparam \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N48
cyclonev_lcell_comb \masterLevel_Inst|memCopyDetector_1|state~11 (
// Equation(s):
// \masterLevel_Inst|memCopyDetector_1|state~11_combout  = ( \masterLevel_Inst|memCopyDetector_1|state.00~q  & ( \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ( !\masterLevel_Inst|enable_reg~q  ) ) ) # ( 
// !\masterLevel_Inst|memCopyDetector_1|state.00~q  & ( \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ( (!\masterLevel_Inst|enable_reg~q  & (\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1])) ) ) ) # ( \masterLevel_Inst|memCopyDetector_1|state.00~q  & ( !\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ( 
// !\masterLevel_Inst|enable_reg~q  ) ) )

	.dataa(!\masterLevel_Inst|enable_reg~q ),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(gnd),
	.datae(!\masterLevel_Inst|memCopyDetector_1|state.00~q ),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|memCopyDetector_1|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|memCopyDetector_1|state~11 .extended_lut = "off";
defparam \masterLevel_Inst|memCopyDetector_1|state~11 .lut_mask = 64'h0000AAAA0202AAAA;
defparam \masterLevel_Inst|memCopyDetector_1|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N49
dffeas \masterLevel_Inst|memCopyDetector_1|state.00 (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|memCopyDetector_1|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|memCopyDetector_1|state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|memCopyDetector_1|state.00 .is_wysiwyg = "true";
defparam \masterLevel_Inst|memCopyDetector_1|state.00 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N21
cyclonev_lcell_comb \masterLevel_Inst|memCopyDetector_1|Selector0~0 (
// Equation(s):
// \masterLevel_Inst|memCopyDetector_1|Selector0~0_combout  = ( \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ( ((\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// (\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\masterLevel_Inst|memCopyDetector_1|state.00~q ))) # (\masterLevel_Inst|memCopyDetector_1|state.01~q ) ) ) # ( 
// !\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ( (\masterLevel_Inst|memCopyDetector_1|state.01~q  & ((\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [0]) # 
// (\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1]))) ) )

	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(!\masterLevel_Inst|memCopyDetector_1|state.00~q ),
	.datad(!\masterLevel_Inst|memCopyDetector_1|state.01~q ),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|memCopyDetector_1|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|memCopyDetector_1|Selector0~0 .extended_lut = "off";
defparam \masterLevel_Inst|memCopyDetector_1|Selector0~0 .lut_mask = 64'h0077007710FF10FF;
defparam \masterLevel_Inst|memCopyDetector_1|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N23
dffeas \masterLevel_Inst|memCopyDetector_1|state.01 (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|memCopyDetector_1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\masterLevel_Inst|enable_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|memCopyDetector_1|state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|memCopyDetector_1|state.01 .is_wysiwyg = "true";
defparam \masterLevel_Inst|memCopyDetector_1|state.01 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N18
cyclonev_lcell_comb \masterLevel_Inst|memCopyDetector_1|Selector1~0 (
// Equation(s):
// \masterLevel_Inst|memCopyDetector_1|Selector1~0_combout  = ( \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ( (\masterLevel_Inst|memCopyDetector_1|state.10~q  & 
// ((!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1]) # (!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [0]))) ) ) # ( !\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a 
// [2] & ( ((!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & \masterLevel_Inst|memCopyDetector_1|state.01~q ))) # 
// (\masterLevel_Inst|memCopyDetector_1|state.10~q ) ) )

	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(!\masterLevel_Inst|memCopyDetector_1|state.01~q ),
	.datad(!\masterLevel_Inst|memCopyDetector_1|state.10~q ),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|memCopyDetector_1|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|memCopyDetector_1|Selector1~0 .extended_lut = "off";
defparam \masterLevel_Inst|memCopyDetector_1|Selector1~0 .lut_mask = 64'h08FF08FF00EE00EE;
defparam \masterLevel_Inst|memCopyDetector_1|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N19
dffeas \masterLevel_Inst|memCopyDetector_1|state.10 (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|memCopyDetector_1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\masterLevel_Inst|enable_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|memCopyDetector_1|state.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|memCopyDetector_1|state.10 .is_wysiwyg = "true";
defparam \masterLevel_Inst|memCopyDetector_1|state.10 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N15
cyclonev_lcell_comb \masterLevel_Inst|memCopyDetector_1|Selector2~0 (
// Equation(s):
// \masterLevel_Inst|memCopyDetector_1|Selector2~0_combout  = ( \masterLevel_Inst|memCopyDetector_1|state.10~q  & ( ((\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// (\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & \masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2]))) # (\masterLevel_Inst|memCopyDetector_1|state.11~q ) ) ) # ( 
// !\masterLevel_Inst|memCopyDetector_1|state.10~q  & ( \masterLevel_Inst|memCopyDetector_1|state.11~q  ) )

	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(!\masterLevel_Inst|memCopyDetector_1|state.11~q ),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|memCopyDetector_1|state.10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|memCopyDetector_1|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|memCopyDetector_1|Selector2~0 .extended_lut = "off";
defparam \masterLevel_Inst|memCopyDetector_1|Selector2~0 .lut_mask = 64'h00FF00FF01FF01FF;
defparam \masterLevel_Inst|memCopyDetector_1|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N16
dffeas \masterLevel_Inst|memCopyDetector_1|state.11 (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|memCopyDetector_1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\masterLevel_Inst|enable_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|memCopyDetector_1|state.11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|memCopyDetector_1|state.11 .is_wysiwyg = "true";
defparam \masterLevel_Inst|memCopyDetector_1|state.11 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N12
cyclonev_lcell_comb \masterLevel_Inst|memCopyDetector_1|transfer_done~0 (
// Equation(s):
// \masterLevel_Inst|memCopyDetector_1|transfer_done~0_combout  = ( \masterLevel_Inst|memCopyDetector_1|state.11~q  & ( (!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// (!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2])) ) )

	.dataa(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(!\masterLevel_Inst|RAM_1|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|memCopyDetector_1|state.11~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|memCopyDetector_1|transfer_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|memCopyDetector_1|transfer_done~0 .extended_lut = "off";
defparam \masterLevel_Inst|memCopyDetector_1|transfer_done~0 .lut_mask = 64'h0000000080808080;
defparam \masterLevel_Inst|memCopyDetector_1|transfer_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N14
dffeas \masterLevel_Inst|memCopyDetector_1|transfer_done (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|memCopyDetector_1|transfer_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\masterLevel_Inst|enable_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|memCopyDetector_1|transfer_done .is_wysiwyg = "true";
defparam \masterLevel_Inst|memCopyDetector_1|transfer_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N0
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|Add0~53 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|Add0~53_sumout  = SUM(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [0]) ) + ( VCC ) + ( !VCC ))
// \masterLevel_Inst|ctr_block_1|Add0~54  = CARRY(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [0]) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datac(!\masterLevel_Inst|ctr_block_1|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ctr_block_1|Add0~53_sumout ),
	.cout(\masterLevel_Inst|ctr_block_1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|Add0~53 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|Add0~53 .lut_mask = 64'h0000000000000C0C;
defparam \masterLevel_Inst|ctr_block_1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N21
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|counter~13 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|counter~13_combout  = ( \masterLevel_Inst|ctr_block_1|counter [0] & ( !\masterLevel_Inst|memCopyDetector_1|transfer_done~q  ) )

	.dataa(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\masterLevel_Inst|ctr_block_1|counter [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ctr_block_1|counter~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter~13 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|counter~13 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \masterLevel_Inst|ctr_block_1|counter~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N2
dffeas \masterLevel_Inst|ctr_block_1|counter[0] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ctr_block_1|Add0~53_sumout ),
	.asdata(\masterLevel_Inst|ctr_block_1|counter~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\masterLevel_Inst|ctr_block_1|LessThan0~2_combout ),
	.ena(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ctr_block_1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter[0] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ctr_block_1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N3
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|Add0~49 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|Add0~49_sumout  = SUM(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [1]) ) + ( GND ) + ( \masterLevel_Inst|ctr_block_1|Add0~54  ))
// \masterLevel_Inst|ctr_block_1|Add0~50  = CARRY(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [1]) ) + ( GND ) + ( \masterLevel_Inst|ctr_block_1|Add0~54  ))

	.dataa(gnd),
	.datab(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datac(gnd),
	.datad(!\masterLevel_Inst|ctr_block_1|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|ctr_block_1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ctr_block_1|Add0~49_sumout ),
	.cout(\masterLevel_Inst|ctr_block_1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|Add0~49 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|Add0~49 .lut_mask = 64'h0000FFFF000000CC;
defparam \masterLevel_Inst|ctr_block_1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N39
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|counter~12 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|counter~12_combout  = (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [1])

	.dataa(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\masterLevel_Inst|ctr_block_1|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ctr_block_1|counter~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter~12 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|counter~12 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \masterLevel_Inst|ctr_block_1|counter~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N5
dffeas \masterLevel_Inst|ctr_block_1|counter[1] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ctr_block_1|Add0~49_sumout ),
	.asdata(\masterLevel_Inst|ctr_block_1|counter~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\masterLevel_Inst|ctr_block_1|LessThan0~2_combout ),
	.ena(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ctr_block_1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter[1] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ctr_block_1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N6
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|Add0~45 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|Add0~45_sumout  = SUM(( GND ) + ( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [2]) ) + ( \masterLevel_Inst|ctr_block_1|Add0~50  ))
// \masterLevel_Inst|ctr_block_1|Add0~46  = CARRY(( GND ) + ( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [2]) ) + ( \masterLevel_Inst|ctr_block_1|Add0~50  ))

	.dataa(gnd),
	.datab(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|ctr_block_1|counter [2]),
	.datag(gnd),
	.cin(\masterLevel_Inst|ctr_block_1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ctr_block_1|Add0~45_sumout ),
	.cout(\masterLevel_Inst|ctr_block_1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|Add0~45 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|Add0~45 .lut_mask = 64'h0000FF3300000000;
defparam \masterLevel_Inst|ctr_block_1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N6
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|counter~11 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|counter~11_combout  = (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [2])

	.dataa(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datab(gnd),
	.datac(!\masterLevel_Inst|ctr_block_1|counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ctr_block_1|counter~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter~11 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|counter~11 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \masterLevel_Inst|ctr_block_1|counter~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N8
dffeas \masterLevel_Inst|ctr_block_1|counter[2] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ctr_block_1|Add0~45_sumout ),
	.asdata(\masterLevel_Inst|ctr_block_1|counter~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\masterLevel_Inst|ctr_block_1|LessThan0~2_combout ),
	.ena(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ctr_block_1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter[2] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ctr_block_1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N9
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|Add0~1 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|Add0~1_sumout  = SUM(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [3]) ) + ( GND ) + ( \masterLevel_Inst|ctr_block_1|Add0~46  ))
// \masterLevel_Inst|ctr_block_1|Add0~2  = CARRY(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [3]) ) + ( GND ) + ( \masterLevel_Inst|ctr_block_1|Add0~46  ))

	.dataa(gnd),
	.datab(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datac(!\masterLevel_Inst|ctr_block_1|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|ctr_block_1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ctr_block_1|Add0~1_sumout ),
	.cout(\masterLevel_Inst|ctr_block_1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|Add0~1 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|Add0~1 .lut_mask = 64'h0000FFFF00000C0C;
defparam \masterLevel_Inst|ctr_block_1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N27
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|counter~0 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|counter~0_combout  = ( \masterLevel_Inst|ctr_block_1|counter [3] & ( !\masterLevel_Inst|memCopyDetector_1|transfer_done~q  ) )

	.dataa(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\masterLevel_Inst|ctr_block_1|counter [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ctr_block_1|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter~0 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|counter~0 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \masterLevel_Inst|ctr_block_1|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N11
dffeas \masterLevel_Inst|ctr_block_1|counter[3] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ctr_block_1|Add0~1_sumout ),
	.asdata(\masterLevel_Inst|ctr_block_1|counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\masterLevel_Inst|ctr_block_1|LessThan0~2_combout ),
	.ena(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ctr_block_1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter[3] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ctr_block_1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N12
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|Add0~5 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|Add0~5_sumout  = SUM(( GND ) + ( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [4]) ) + ( \masterLevel_Inst|ctr_block_1|Add0~2  ))
// \masterLevel_Inst|ctr_block_1|Add0~6  = CARRY(( GND ) + ( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [4]) ) + ( \masterLevel_Inst|ctr_block_1|Add0~2  ))

	.dataa(gnd),
	.datab(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|ctr_block_1|counter [4]),
	.datag(gnd),
	.cin(\masterLevel_Inst|ctr_block_1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ctr_block_1|Add0~5_sumout ),
	.cout(\masterLevel_Inst|ctr_block_1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|Add0~5 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|Add0~5 .lut_mask = 64'h0000FF3300000000;
defparam \masterLevel_Inst|ctr_block_1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N30
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|counter~1 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|counter~1_combout  = ( !\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & ( \masterLevel_Inst|ctr_block_1|counter [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.dataf(!\masterLevel_Inst|ctr_block_1|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ctr_block_1|counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter~1 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|counter~1 .lut_mask = 64'h00000000FFFF0000;
defparam \masterLevel_Inst|ctr_block_1|counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N14
dffeas \masterLevel_Inst|ctr_block_1|counter[4] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ctr_block_1|Add0~5_sumout ),
	.asdata(\masterLevel_Inst|ctr_block_1|counter~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\masterLevel_Inst|ctr_block_1|LessThan0~2_combout ),
	.ena(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ctr_block_1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter[4] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ctr_block_1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N15
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|Add0~41 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|Add0~41_sumout  = SUM(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [5]) ) + ( GND ) + ( \masterLevel_Inst|ctr_block_1|Add0~6  ))
// \masterLevel_Inst|ctr_block_1|Add0~42  = CARRY(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [5]) ) + ( GND ) + ( \masterLevel_Inst|ctr_block_1|Add0~6  ))

	.dataa(gnd),
	.datab(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datac(!\masterLevel_Inst|ctr_block_1|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|ctr_block_1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ctr_block_1|Add0~41_sumout ),
	.cout(\masterLevel_Inst|ctr_block_1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|Add0~41 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|Add0~41 .lut_mask = 64'h0000FFFF00000C0C;
defparam \masterLevel_Inst|ctr_block_1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N36
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|counter~10 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|counter~10_combout  = (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [5])

	.dataa(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datab(gnd),
	.datac(!\masterLevel_Inst|ctr_block_1|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ctr_block_1|counter~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter~10 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|counter~10 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \masterLevel_Inst|ctr_block_1|counter~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N17
dffeas \masterLevel_Inst|ctr_block_1|counter[5] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ctr_block_1|Add0~41_sumout ),
	.asdata(\masterLevel_Inst|ctr_block_1|counter~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\masterLevel_Inst|ctr_block_1|LessThan0~2_combout ),
	.ena(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ctr_block_1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter[5] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ctr_block_1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N18
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|Add0~33 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|Add0~33_sumout  = SUM(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [6]) ) + ( GND ) + ( \masterLevel_Inst|ctr_block_1|Add0~42  ))
// \masterLevel_Inst|ctr_block_1|Add0~34  = CARRY(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [6]) ) + ( GND ) + ( \masterLevel_Inst|ctr_block_1|Add0~42  ))

	.dataa(gnd),
	.datab(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datac(!\masterLevel_Inst|ctr_block_1|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|ctr_block_1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ctr_block_1|Add0~33_sumout ),
	.cout(\masterLevel_Inst|ctr_block_1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|Add0~33 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|Add0~33 .lut_mask = 64'h0000FFFF00000C0C;
defparam \masterLevel_Inst|ctr_block_1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N45
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|counter~8 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|counter~8_combout  = ( \masterLevel_Inst|ctr_block_1|counter [6] & ( !\masterLevel_Inst|memCopyDetector_1|transfer_done~q  ) )

	.dataa(gnd),
	.datab(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|ctr_block_1|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ctr_block_1|counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter~8 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|counter~8 .lut_mask = 64'h00000000CCCCCCCC;
defparam \masterLevel_Inst|ctr_block_1|counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N20
dffeas \masterLevel_Inst|ctr_block_1|counter[6] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ctr_block_1|Add0~33_sumout ),
	.asdata(\masterLevel_Inst|ctr_block_1|counter~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\masterLevel_Inst|ctr_block_1|LessThan0~2_combout ),
	.ena(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ctr_block_1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter[6] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ctr_block_1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N21
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|Add0~37 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|Add0~37_sumout  = SUM(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [7]) ) + ( GND ) + ( \masterLevel_Inst|ctr_block_1|Add0~34  ))
// \masterLevel_Inst|ctr_block_1|Add0~38  = CARRY(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [7]) ) + ( GND ) + ( \masterLevel_Inst|ctr_block_1|Add0~34  ))

	.dataa(gnd),
	.datab(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datac(gnd),
	.datad(!\masterLevel_Inst|ctr_block_1|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|ctr_block_1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ctr_block_1|Add0~37_sumout ),
	.cout(\masterLevel_Inst|ctr_block_1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|Add0~37 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|Add0~37 .lut_mask = 64'h0000FFFF000000CC;
defparam \masterLevel_Inst|ctr_block_1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N45
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|counter~9 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|counter~9_combout  = ( \masterLevel_Inst|ctr_block_1|counter [7] & ( !\masterLevel_Inst|memCopyDetector_1|transfer_done~q  ) )

	.dataa(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\masterLevel_Inst|ctr_block_1|counter [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ctr_block_1|counter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter~9 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|counter~9 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \masterLevel_Inst|ctr_block_1|counter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N23
dffeas \masterLevel_Inst|ctr_block_1|counter[7] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ctr_block_1|Add0~37_sumout ),
	.asdata(\masterLevel_Inst|ctr_block_1|counter~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\masterLevel_Inst|ctr_block_1|LessThan0~2_combout ),
	.ena(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ctr_block_1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter[7] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ctr_block_1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N24
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|Add0~29 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|Add0~29_sumout  = SUM(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [8]) ) + ( GND ) + ( \masterLevel_Inst|ctr_block_1|Add0~38  ))
// \masterLevel_Inst|ctr_block_1|Add0~30  = CARRY(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [8]) ) + ( GND ) + ( \masterLevel_Inst|ctr_block_1|Add0~38  ))

	.dataa(gnd),
	.datab(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datac(!\masterLevel_Inst|ctr_block_1|counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|ctr_block_1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ctr_block_1|Add0~29_sumout ),
	.cout(\masterLevel_Inst|ctr_block_1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|Add0~29 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|Add0~29 .lut_mask = 64'h0000FFFF00000C0C;
defparam \masterLevel_Inst|ctr_block_1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N51
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|counter~7 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|counter~7_combout  = ( \masterLevel_Inst|ctr_block_1|counter [8] & ( !\masterLevel_Inst|memCopyDetector_1|transfer_done~q  ) )

	.dataa(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|ctr_block_1|counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ctr_block_1|counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter~7 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|counter~7 .lut_mask = 64'h00000000AAAAAAAA;
defparam \masterLevel_Inst|ctr_block_1|counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N26
dffeas \masterLevel_Inst|ctr_block_1|counter[8] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ctr_block_1|Add0~29_sumout ),
	.asdata(\masterLevel_Inst|ctr_block_1|counter~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\masterLevel_Inst|ctr_block_1|LessThan0~2_combout ),
	.ena(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ctr_block_1|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter[8] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ctr_block_1|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N27
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|Add0~9 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|Add0~9_sumout  = SUM(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [9]) ) + ( GND ) + ( \masterLevel_Inst|ctr_block_1|Add0~30  ))
// \masterLevel_Inst|ctr_block_1|Add0~10  = CARRY(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [9]) ) + ( GND ) + ( \masterLevel_Inst|ctr_block_1|Add0~30  ))

	.dataa(gnd),
	.datab(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datac(gnd),
	.datad(!\masterLevel_Inst|ctr_block_1|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|ctr_block_1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ctr_block_1|Add0~9_sumout ),
	.cout(\masterLevel_Inst|ctr_block_1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|Add0~9 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|Add0~9 .lut_mask = 64'h0000FFFF000000CC;
defparam \masterLevel_Inst|ctr_block_1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N42
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|counter~2 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|counter~2_combout  = (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [9])

	.dataa(gnd),
	.datab(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datac(!\masterLevel_Inst|ctr_block_1|counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ctr_block_1|counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter~2 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|counter~2 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \masterLevel_Inst|ctr_block_1|counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N29
dffeas \masterLevel_Inst|ctr_block_1|counter[9] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ctr_block_1|Add0~9_sumout ),
	.asdata(\masterLevel_Inst|ctr_block_1|counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\masterLevel_Inst|ctr_block_1|LessThan0~2_combout ),
	.ena(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ctr_block_1|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter[9] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ctr_block_1|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N30
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|Add0~21 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|Add0~21_sumout  = SUM(( GND ) + ( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [10]) ) + ( \masterLevel_Inst|ctr_block_1|Add0~10  ))
// \masterLevel_Inst|ctr_block_1|Add0~22  = CARRY(( GND ) + ( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [10]) ) + ( \masterLevel_Inst|ctr_block_1|Add0~10  ))

	.dataa(gnd),
	.datab(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|ctr_block_1|counter [10]),
	.datag(gnd),
	.cin(\masterLevel_Inst|ctr_block_1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ctr_block_1|Add0~21_sumout ),
	.cout(\masterLevel_Inst|ctr_block_1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|Add0~21 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|Add0~21 .lut_mask = 64'h0000FF3300000000;
defparam \masterLevel_Inst|ctr_block_1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N48
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|counter~5 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|counter~5_combout  = ( \masterLevel_Inst|ctr_block_1|counter [10] & ( !\masterLevel_Inst|memCopyDetector_1|transfer_done~q  ) )

	.dataa(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|ctr_block_1|counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ctr_block_1|counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter~5 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|counter~5 .lut_mask = 64'h00000000AAAAAAAA;
defparam \masterLevel_Inst|ctr_block_1|counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N32
dffeas \masterLevel_Inst|ctr_block_1|counter[10] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ctr_block_1|Add0~21_sumout ),
	.asdata(\masterLevel_Inst|ctr_block_1|counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\masterLevel_Inst|ctr_block_1|LessThan0~2_combout ),
	.ena(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ctr_block_1|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter[10] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ctr_block_1|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N33
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|Add0~25 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|Add0~25_sumout  = SUM(( GND ) + ( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [11]) ) + ( \masterLevel_Inst|ctr_block_1|Add0~22  ))
// \masterLevel_Inst|ctr_block_1|Add0~26  = CARRY(( GND ) + ( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [11]) ) + ( \masterLevel_Inst|ctr_block_1|Add0~22  ))

	.dataa(gnd),
	.datab(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|ctr_block_1|counter [11]),
	.datag(gnd),
	.cin(\masterLevel_Inst|ctr_block_1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ctr_block_1|Add0~25_sumout ),
	.cout(\masterLevel_Inst|ctr_block_1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|Add0~25 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|Add0~25 .lut_mask = 64'h0000FF3300000000;
defparam \masterLevel_Inst|ctr_block_1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N57
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|counter~6 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|counter~6_combout  = ( !\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & ( \masterLevel_Inst|ctr_block_1|counter [11] ) )

	.dataa(!\masterLevel_Inst|ctr_block_1|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ctr_block_1|counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter~6 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|counter~6 .lut_mask = 64'h5555555500000000;
defparam \masterLevel_Inst|ctr_block_1|counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N35
dffeas \masterLevel_Inst|ctr_block_1|counter[11] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ctr_block_1|Add0~25_sumout ),
	.asdata(\masterLevel_Inst|ctr_block_1|counter~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\masterLevel_Inst|ctr_block_1|LessThan0~2_combout ),
	.ena(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ctr_block_1|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter[11] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ctr_block_1|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N36
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|Add0~17 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|Add0~17_sumout  = SUM(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [12]) ) + ( GND ) + ( \masterLevel_Inst|ctr_block_1|Add0~26  ))
// \masterLevel_Inst|ctr_block_1|Add0~18  = CARRY(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [12]) ) + ( GND ) + ( \masterLevel_Inst|ctr_block_1|Add0~26  ))

	.dataa(gnd),
	.datab(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datac(!\masterLevel_Inst|ctr_block_1|counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|ctr_block_1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ctr_block_1|Add0~17_sumout ),
	.cout(\masterLevel_Inst|ctr_block_1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|Add0~17 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|Add0~17 .lut_mask = 64'h0000FFFF00000C0C;
defparam \masterLevel_Inst|ctr_block_1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N9
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|counter~4 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|counter~4_combout  = (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [12])

	.dataa(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datab(gnd),
	.datac(!\masterLevel_Inst|ctr_block_1|counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ctr_block_1|counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter~4 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|counter~4 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \masterLevel_Inst|ctr_block_1|counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N38
dffeas \masterLevel_Inst|ctr_block_1|counter[12] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ctr_block_1|Add0~17_sumout ),
	.asdata(\masterLevel_Inst|ctr_block_1|counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\masterLevel_Inst|ctr_block_1|LessThan0~2_combout ),
	.ena(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ctr_block_1|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter[12] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ctr_block_1|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N39
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|Add0~13 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|Add0~13_sumout  = SUM(( (!\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & \masterLevel_Inst|ctr_block_1|counter [13]) ) + ( GND ) + ( \masterLevel_Inst|ctr_block_1|Add0~18  ))

	.dataa(gnd),
	.datab(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datac(!\masterLevel_Inst|ctr_block_1|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\masterLevel_Inst|ctr_block_1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\masterLevel_Inst|ctr_block_1|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|Add0~13 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|Add0~13 .lut_mask = 64'h0000FFFF00000C0C;
defparam \masterLevel_Inst|ctr_block_1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N0
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|counter~3 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|counter~3_combout  = ( !\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & ( \masterLevel_Inst|ctr_block_1|counter [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.dataf(!\masterLevel_Inst|ctr_block_1|counter [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ctr_block_1|counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter~3 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|counter~3 .lut_mask = 64'h00000000FFFF0000;
defparam \masterLevel_Inst|ctr_block_1|counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N41
dffeas \masterLevel_Inst|ctr_block_1|counter[13] (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|ctr_block_1|Add0~13_sumout ),
	.asdata(\masterLevel_Inst|ctr_block_1|counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\masterLevel_Inst|ctr_block_1|LessThan0~2_combout ),
	.ena(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ctr_block_1|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|counter[13] .is_wysiwyg = "true";
defparam \masterLevel_Inst|ctr_block_1|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N54
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|LessThan0~0 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|LessThan0~0_combout  = ( !\masterLevel_Inst|ctr_block_1|counter [13] & ( (!\masterLevel_Inst|ctr_block_1|counter [11] & (!\masterLevel_Inst|ctr_block_1|counter [10] & !\masterLevel_Inst|ctr_block_1|counter [12])) ) )

	.dataa(!\masterLevel_Inst|ctr_block_1|counter [11]),
	.datab(!\masterLevel_Inst|ctr_block_1|counter [10]),
	.datac(!\masterLevel_Inst|ctr_block_1|counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\masterLevel_Inst|ctr_block_1|counter [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ctr_block_1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|LessThan0~0 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|LessThan0~0 .lut_mask = 64'h8080808000000000;
defparam \masterLevel_Inst|ctr_block_1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N54
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|LessThan0~1 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|LessThan0~1_combout  = ( \masterLevel_Inst|ctr_block_1|counter [1] & ( \masterLevel_Inst|ctr_block_1|counter [6] & ( (\masterLevel_Inst|ctr_block_1|counter [7] & (\masterLevel_Inst|ctr_block_1|counter [8] & 
// (\masterLevel_Inst|ctr_block_1|counter [2] & \masterLevel_Inst|ctr_block_1|counter [5]))) ) ) )

	.dataa(!\masterLevel_Inst|ctr_block_1|counter [7]),
	.datab(!\masterLevel_Inst|ctr_block_1|counter [8]),
	.datac(!\masterLevel_Inst|ctr_block_1|counter [2]),
	.datad(!\masterLevel_Inst|ctr_block_1|counter [5]),
	.datae(!\masterLevel_Inst|ctr_block_1|counter [1]),
	.dataf(!\masterLevel_Inst|ctr_block_1|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ctr_block_1|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|LessThan0~1 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|LessThan0~1 .lut_mask = 64'h0000000000000001;
defparam \masterLevel_Inst|ctr_block_1|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N48
cyclonev_lcell_comb \masterLevel_Inst|ctr_block_1|LessThan0~2 (
// Equation(s):
// \masterLevel_Inst|ctr_block_1|LessThan0~2_combout  = ( \masterLevel_Inst|ctr_block_1|counter [9] & ( \masterLevel_Inst|memCopyDetector_1|transfer_done~q  ) ) # ( !\masterLevel_Inst|ctr_block_1|counter [9] & ( 
// \masterLevel_Inst|memCopyDetector_1|transfer_done~q  ) ) # ( \masterLevel_Inst|ctr_block_1|counter [9] & ( !\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & ( (\masterLevel_Inst|ctr_block_1|LessThan0~0_combout  & 
// ((!\masterLevel_Inst|ctr_block_1|counter [4]) # ((!\masterLevel_Inst|ctr_block_1|LessThan0~1_combout ) # (!\masterLevel_Inst|ctr_block_1|counter [3])))) ) ) ) # ( !\masterLevel_Inst|ctr_block_1|counter [9] & ( 
// !\masterLevel_Inst|memCopyDetector_1|transfer_done~q  & ( \masterLevel_Inst|ctr_block_1|LessThan0~0_combout  ) ) )

	.dataa(!\masterLevel_Inst|ctr_block_1|LessThan0~0_combout ),
	.datab(!\masterLevel_Inst|ctr_block_1|counter [4]),
	.datac(!\masterLevel_Inst|ctr_block_1|LessThan0~1_combout ),
	.datad(!\masterLevel_Inst|ctr_block_1|counter [3]),
	.datae(!\masterLevel_Inst|ctr_block_1|counter [9]),
	.dataf(!\masterLevel_Inst|memCopyDetector_1|transfer_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|ctr_block_1|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|LessThan0~2 .extended_lut = "off";
defparam \masterLevel_Inst|ctr_block_1|LessThan0~2 .lut_mask = 64'h55555554FFFFFFFF;
defparam \masterLevel_Inst|ctr_block_1|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N41
dffeas \masterLevel_Inst|ctr_block_1|enable (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\masterLevel_Inst|ctr_block_1|LessThan0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\masterLevel_Inst|ctr_block_1|start_signal~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|ctr_block_1|enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|ctr_block_1|enable .is_wysiwyg = "true";
defparam \masterLevel_Inst|ctr_block_1|enable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N42
cyclonev_lcell_comb \masterLevel_Inst|UserLED3~0 (
// Equation(s):
// \masterLevel_Inst|UserLED3~0_combout  = ( \masterLevel_Inst|UserLED3~q  & ( \masterLevel_Inst|ctr_block_1|enable~q  ) ) # ( !\masterLevel_Inst|UserLED3~q  & ( \masterLevel_Inst|ctr_block_1|enable~q  ) ) # ( \masterLevel_Inst|UserLED3~q  & ( 
// !\masterLevel_Inst|ctr_block_1|enable~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\masterLevel_Inst|UserLED3~q ),
	.dataf(!\masterLevel_Inst|ctr_block_1|enable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\masterLevel_Inst|UserLED3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \masterLevel_Inst|UserLED3~0 .extended_lut = "off";
defparam \masterLevel_Inst|UserLED3~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \masterLevel_Inst|UserLED3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N43
dffeas \masterLevel_Inst|UserLED3 (
	.clk(\pll_2|pll3_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\masterLevel_Inst|UserLED3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterLevel_Inst|UserLED3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \masterLevel_Inst|UserLED3 .is_wysiwyg = "true";
defparam \masterLevel_Inst|UserLED3 .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y42_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
