/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [19:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [22:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [18:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [14:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [17:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [8:0] celloutsig_0_47z;
  wire [8:0] celloutsig_0_4z;
  reg [14:0] celloutsig_0_52z;
  wire [4:0] celloutsig_0_54z;
  wire [4:0] celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire [15:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_60z;
  wire [7:0] celloutsig_0_61z;
  wire [3:0] celloutsig_0_63z;
  wire celloutsig_0_66z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_97z;
  wire [6:0] celloutsig_0_98z;
  wire celloutsig_0_9z;
  reg [6:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = ~(celloutsig_0_34z[3] & celloutsig_0_16z[2]);
  assign celloutsig_0_26z = ~(in_data[27] & celloutsig_0_14z);
  assign celloutsig_0_45z = ~(celloutsig_0_16z[2] | celloutsig_0_24z);
  assign celloutsig_0_32z = ~(celloutsig_0_7z | celloutsig_0_16z[2]);
  assign celloutsig_1_5z = ~((celloutsig_1_1z | celloutsig_1_1z) & (in_data[155] | celloutsig_1_0z[0]));
  assign celloutsig_0_10z = ~((celloutsig_0_1z[0] | celloutsig_0_6z[0]) & (celloutsig_0_9z | celloutsig_0_4z[2]));
  always_ff @(negedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 10'h000;
    else _00_ <= { celloutsig_1_13z[6:4], celloutsig_1_13z[8:7], celloutsig_1_9z };
  assign celloutsig_0_6z = celloutsig_0_4z[8:6] & { celloutsig_0_1z[14:13], celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_2z[5:3] & celloutsig_1_9z[3:1];
  assign celloutsig_0_98z = { celloutsig_0_63z, celloutsig_0_66z, celloutsig_0_3z, celloutsig_0_97z } / { 1'h1, celloutsig_0_47z[5:0] };
  assign celloutsig_0_23z = celloutsig_0_5z[6:0] / { 1'h1, celloutsig_0_4z[7:3], celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_1z[16:6], celloutsig_0_14z, celloutsig_0_6z } / { 1'h1, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_22z };
  assign celloutsig_0_12z = { celloutsig_0_1z[5:4], celloutsig_0_10z, celloutsig_0_6z } / { 1'h1, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_13z[8:4], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_12z } / { 1'h1, in_data[67:46] };
  assign celloutsig_0_58z = celloutsig_0_12z == { celloutsig_0_54z, celloutsig_0_35z };
  assign celloutsig_1_4z = celloutsig_1_0z[5:0] == celloutsig_1_2z;
  assign celloutsig_0_19z = in_data[83:77] == celloutsig_0_18z[6:0];
  assign celloutsig_0_44z = celloutsig_0_23z[2:0] > celloutsig_0_42z[2:0];
  assign celloutsig_0_7z = { celloutsig_0_5z[6:5], celloutsig_0_2z } > { celloutsig_0_4z[5:4], celloutsig_0_3z };
  assign celloutsig_0_97z = { celloutsig_0_21z[1:0], celloutsig_0_26z } > celloutsig_0_55z[3:1];
  assign celloutsig_0_66z = celloutsig_0_61z[7:1] <= { celloutsig_0_15z, celloutsig_0_60z };
  assign celloutsig_0_8z = celloutsig_0_5z[12:7] <= { celloutsig_0_4z[8:4], celloutsig_0_2z };
  assign celloutsig_0_24z = celloutsig_0_20z <= { celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_25z = ! { in_data[61:55], celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_42z = { celloutsig_0_4z[6:4], celloutsig_0_28z } * { celloutsig_0_32z, celloutsig_0_15z };
  assign celloutsig_0_54z = celloutsig_0_47z[8:4] * { celloutsig_0_34z[14:11], celloutsig_0_45z };
  assign celloutsig_0_5z = celloutsig_0_1z[17:2] * { celloutsig_0_4z[6:1], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_5z[4], celloutsig_0_9z, celloutsig_0_10z } * celloutsig_0_11z[19:17];
  assign celloutsig_1_1z = in_data[154:152] != celloutsig_1_0z[3:1];
  assign celloutsig_1_19z = { in_data[112:100], celloutsig_1_4z } != { celloutsig_1_18z, celloutsig_1_6z, _00_ };
  assign celloutsig_0_14z = { celloutsig_0_12z[1:0], celloutsig_0_3z, celloutsig_0_2z } != { celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[32:23] != { celloutsig_0_1z[7:0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_60z = - { celloutsig_0_44z, celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_2z };
  assign celloutsig_0_61z = - celloutsig_0_5z[11:4];
  assign celloutsig_1_2z = - in_data[186:181];
  assign celloutsig_0_11z = - { in_data[16:8], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_17z = - { celloutsig_0_13z[11:10], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_22z = - celloutsig_0_13z[11:3];
  assign celloutsig_0_63z = ~ { celloutsig_0_52z[4], celloutsig_0_58z, celloutsig_0_19z, celloutsig_0_14z };
  assign celloutsig_0_16z = ~ { in_data[14:10], celloutsig_0_14z };
  assign celloutsig_0_55z = { celloutsig_0_18z[12:9], celloutsig_0_41z } | { celloutsig_0_22z[4:2], celloutsig_0_44z, celloutsig_0_24z };
  assign celloutsig_0_1z = in_data[87:69] | { in_data[86:69], celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_0z } | celloutsig_0_20z[2:0];
  assign celloutsig_0_3z = ^ { in_data[23:21], celloutsig_0_2z };
  assign celloutsig_0_27z = ^ { celloutsig_0_23z[3], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_21z };
  assign celloutsig_0_34z = { celloutsig_0_1z[18:16], celloutsig_0_30z } - { celloutsig_0_18z[21:20], celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[39:33], celloutsig_0_3z, celloutsig_0_2z } - { celloutsig_0_1z[18:11], celloutsig_0_3z };
  assign celloutsig_0_47z = { celloutsig_0_30z[8:2], celloutsig_0_19z, celloutsig_0_27z } - { in_data[38:31], celloutsig_0_35z };
  assign celloutsig_0_20z = { in_data[51:49], celloutsig_0_14z } - { celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_9z = ~((celloutsig_0_3z & celloutsig_0_0z) | in_data[14]);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_52z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_52z = { celloutsig_0_34z[17:4], celloutsig_0_44z };
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 7'h00;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[174:168];
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_9z = { celloutsig_1_2z[4:2], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_0z = ~((in_data[47] & in_data[19]) | (in_data[84] & in_data[30]));
  assign celloutsig_0_35z = ~((celloutsig_0_25z & in_data[95]) | (celloutsig_0_28z & celloutsig_0_19z));
  assign celloutsig_1_6z = ~((celloutsig_1_4z & celloutsig_1_4z) | (celloutsig_1_1z & celloutsig_1_2z[4]));
  assign celloutsig_0_28z = ~((celloutsig_0_27z & celloutsig_0_24z) | (in_data[67] & celloutsig_0_23z[1]));
  assign celloutsig_0_13z[11:1] = ~ { celloutsig_0_11z[3], celloutsig_0_4z, celloutsig_0_3z };
  assign { celloutsig_1_13z[6:4], celloutsig_1_13z[8:7], celloutsig_1_13z[1:0] } = ~ celloutsig_1_0z;
  assign celloutsig_0_13z[0] = celloutsig_0_13z[1];
  assign celloutsig_1_13z[3:2] = celloutsig_1_13z[8:7];
  assign { out_data[130:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
