vendor_name = ModelSim
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/DUT.vhd
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/RS.vhd
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/Framework.vhdl
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/alu.vhdl
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/adder.vhdl
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/RF_Wren.vhd
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/bit_16reg.vhd
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/extend6to16.vhd
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/exten9.vhd
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/mux21.vhd
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/mux31.vhd
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/mx41.vhd
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/ir.vhd
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/memory.vhd
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/lsi.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/db/DUT.cbx.xml
design_name = DUT
instance = comp, \input_vector_dut[1]~I\, input_vector_dut[1], DUT, 1
instance = comp, \input_vector_dut[0]~I\, input_vector_dut[0], DUT, 1
