# SCP Firmware ä¿®æ”¹æŒ‡å—

## æ¦‚è¿°

ç•¶ä½ éœ€è¦åœ¨ SCP firmware ä¸­æ–°å¢æˆ–ä¿®æ”¹æ™‚é˜æ”¯æ´æ™‚ï¼Œé€šå¸¸éœ€è¦ä¿®æ”¹ä»¥ä¸‹å¹¾å€‹éƒ¨åˆ†ï¼š

1. **æ™‚é˜å®šç¾©å’Œé…ç½®**
2. **SCMI å”è­°é…ç½®**
3. **ç¡¬é«”æŠ½è±¡å±¤ (HAL)**
4. **æ¨¡çµ„é…ç½®**
5. **å»ºæ§‹ç³»çµ±é…ç½®**

## ğŸ“ éœ€è¦ä¿®æ”¹çš„æª”æ¡ˆçµæ§‹

```
product/your_platform/
â”œâ”€â”€ include/
â”‚   â”œâ”€â”€ your_platform_clock.h          # æ™‚é˜å®šç¾©
â”‚   â”œâ”€â”€ your_platform_scmi.h           # SCMI ä»£ç†å®šç¾©
â”‚   â””â”€â”€ your_platform_mmap.h           # è¨˜æ†¶é«”æ˜ å°„
â”œâ”€â”€ scp_ramfw/
â”‚   â”œâ”€â”€ config_clock.c                 # æ™‚é˜æ¨¡çµ„é…ç½®
â”‚   â”œâ”€â”€ config_scmi_clock.c            # SCMI æ™‚é˜å”è­°é…ç½®
â”‚   â”œâ”€â”€ config_scmi.c                  # SCMI æœå‹™é…ç½®
â”‚   â””â”€â”€ CMakeLists.txt                 # å»ºæ§‹é…ç½®
â”œâ”€â”€ module/
â”‚   â””â”€â”€ your_platform_clock/           # å¹³å°ç‰¹å®šæ™‚é˜é©…å‹•
â”‚       â”œâ”€â”€ src/
â”‚       â”‚   â””â”€â”€ mod_your_platform_clock.c
â”‚       â”œâ”€â”€ include/
â”‚       â”‚   â””â”€â”€ mod_your_platform_clock.h
â”‚       â””â”€â”€ CMakeLists.txt
â””â”€â”€ src/
    â””â”€â”€ your_platform_core_clock.c     # æ ¸å¿ƒæ™‚é˜å¯¦ä½œ
```

## ğŸ”§ ä¿®æ”¹æ­¥é©Ÿ

### 1. å®šç¾©æ™‚é˜ç´¢å¼• (include/your_platform_clock.h)

```c
/*
 * Your Platform Clock Definitions
 */

#ifndef YOUR_PLATFORM_CLOCK_H
#define YOUR_PLATFORM_CLOCK_H

#include <fwk_macros.h>
#include <stdint.h>

/* æ™‚é˜ç´¢å¼•å®šç¾© */
enum your_platform_clock_idx {
    /* CPU æ™‚é˜ */
    YOUR_PLATFORM_CLOCK_IDX_CPU0,
    YOUR_PLATFORM_CLOCK_IDX_CPU1,
    YOUR_PLATFORM_CLOCK_IDX_CPU2,
    YOUR_PLATFORM_CLOCK_IDX_CPU3,
    
    /* ç³»çµ±æ™‚é˜ */
    YOUR_PLATFORM_CLOCK_IDX_SYS_CLK,
    YOUR_PLATFORM_CLOCK_IDX_AHB_CLK,
    YOUR_PLATFORM_CLOCK_IDX_APB_CLK,
    
    /* å‘¨é‚Šæ™‚é˜ */
    YOUR_PLATFORM_CLOCK_IDX_UART0,
    YOUR_PLATFORM_CLOCK_IDX_UART1,
    YOUR_PLATFORM_CLOCK_IDX_I2C0,
    YOUR_PLATFORM_CLOCK_IDX_I2C1,
    YOUR_PLATFORM_CLOCK_IDX_SPI0,
    YOUR_PLATFORM_CLOCK_IDX_SPI1,
    
    /* GPU æ™‚é˜ */
    YOUR_PLATFORM_CLOCK_IDX_GPU_CORE,
    YOUR_PLATFORM_CLOCK_IDX_GPU_MEM,
    
    /* é¡¯ç¤ºæ™‚é˜ */
    YOUR_PLATFORM_CLOCK_IDX_DISPLAY_PIXEL,
    YOUR_PLATFORM_CLOCK_IDX_DISPLAY_AXI,
    
    /* ç¸½æ•¸ */
    YOUR_PLATFORM_CLOCK_IDX_COUNT
};

/* æ™‚é˜é »ç‡å®šç¾© */
#define YOUR_PLATFORM_CLOCK_RATE_CPU_MIN        (200UL * FWK_MHZ)
#define YOUR_PLATFORM_CLOCK_RATE_CPU_MAX        (2000UL * FWK_MHZ)
#define YOUR_PLATFORM_CLOCK_RATE_SYS_DEFAULT    (100UL * FWK_MHZ)
#define YOUR_PLATFORM_CLOCK_RATE_AHB_DEFAULT    (50UL * FWK_MHZ)
#define YOUR_PLATFORM_CLOCK_RATE_APB_DEFAULT    (25UL * FWK_MHZ)

/* PLL é…ç½®çµæ§‹ */
struct your_platform_pll_config {
    uint32_t ref_freq;      /* åƒè€ƒé »ç‡ */
    uint32_t multiplier;    /* å€é »å™¨ */
    uint32_t divider;       /* åˆ†é »å™¨ */
    uint32_t post_div;      /* å¾Œåˆ†é »å™¨ */
};

/* æ™‚é˜é…ç½®çµæ§‹ */
struct your_platform_clock_config {
    uint32_t base_address;              /* æ™‚é˜æ§åˆ¶å™¨åŸºå€ */
    struct your_platform_pll_config pll_config;
    uint64_t min_rate;                  /* æœ€å°é »ç‡ */
    uint64_t max_rate;                  /* æœ€å¤§é »ç‡ */
    uint64_t step_size;                 /* é »ç‡æ­¥é€² */
    bool supports_rate_change;          /* æ˜¯å¦æ”¯æ´å‹•æ…‹èª¿é » */
};

#endif /* YOUR_PLATFORM_CLOCK_H */
```

### 2. é…ç½®æ™‚é˜æ¨¡çµ„ (scp_ramfw/config_clock.c)

```c
/*
 * Clock Module Configuration
 */

#include "your_platform_clock.h"
#include "your_platform_mmap.h"

#include <mod_clock.h>
#include <mod_your_platform_clock.h>

#include <fwk_element.h>
#include <fwk_id.h>
#include <fwk_module.h>
#include <fwk_module_idx.h>

/* æ™‚é˜è¨­å‚™æè¿°è¡¨ */
static struct fwk_element clock_dev_desc_table[] = {
    /* CPU æ™‚é˜ */
    [YOUR_PLATFORM_CLOCK_IDX_CPU0] = {
        .name = "CPU0_CLK",
        .data = &((struct mod_clock_dev_config) {
            .driver_id = FWK_ID_ELEMENT_INIT(
                FWK_MODULE_IDX_YOUR_PLATFORM_CLOCK,
                YOUR_PLATFORM_CLOCK_IDX_CPU0),
            .api_id = FWK_ID_API_INIT(
                FWK_MODULE_IDX_YOUR_PLATFORM_CLOCK,
                MOD_YOUR_PLATFORM_CLOCK_API_IDX_DRIVER),
            .pd_source_id = FWK_ID_ELEMENT_INIT(
                FWK_MODULE_IDX_POWER_DOMAIN,
                YOUR_PLATFORM_PD_IDX_CPU0),
        }),
    },
    
    [YOUR_PLATFORM_CLOCK_IDX_CPU1] = {
        .name = "CPU1_CLK",
        .data = &((struct mod_clock_dev_config) {
            .driver_id = FWK_ID_ELEMENT_INIT(
                FWK_MODULE_IDX_YOUR_PLATFORM_CLOCK,
                YOUR_PLATFORM_CLOCK_IDX_CPU1),
            .api_id = FWK_ID_API_INIT(
                FWK_MODULE_IDX_YOUR_PLATFORM_CLOCK,
                MOD_YOUR_PLATFORM_CLOCK_API_IDX_DRIVER),
            .pd_source_id = FWK_ID_ELEMENT_INIT(
                FWK_MODULE_IDX_POWER_DOMAIN,
                YOUR_PLATFORM_PD_IDX_CPU1),
        }),
    },
    
    /* ç³»çµ±æ™‚é˜ */
    [YOUR_PLATFORM_CLOCK_IDX_SYS_CLK] = {
        .name = "SYS_CLK",
        .data = &((struct mod_clock_dev_config) {
            .driver_id = FWK_ID_ELEMENT_INIT(
                FWK_MODULE_IDX_YOUR_PLATFORM_CLOCK,
                YOUR_PLATFORM_CLOCK_IDX_SYS_CLK),
            .api_id = FWK_ID_API_INIT(
                FWK_MODULE_IDX_YOUR_PLATFORM_CLOCK,
                MOD_YOUR_PLATFORM_CLOCK_API_IDX_DRIVER),
            .pd_source_id = FWK_ID_NONE_INIT,
        }),
    },
    
    /* GPU æ™‚é˜ */
    [YOUR_PLATFORM_CLOCK_IDX_GPU_CORE] = {
        .name = "GPU_CORE_CLK",
        .data = &((struct mod_clock_dev_config) {
            .driver_id = FWK_ID_ELEMENT_INIT(
                FWK_MODULE_IDX_YOUR_PLATFORM_CLOCK,
                YOUR_PLATFORM_CLOCK_IDX_GPU_CORE),
            .api_id = FWK_ID_API_INIT(
                FWK_MODULE_IDX_YOUR_PLATFORM_CLOCK,
                MOD_YOUR_PLATFORM_CLOCK_API_IDX_DRIVER),
            .pd_source_id = FWK_ID_ELEMENT_INIT(
                FWK_MODULE_IDX_POWER_DOMAIN,
                YOUR_PLATFORM_PD_IDX_GPU),
        }),
    },
    
    /* å‘¨é‚Šæ™‚é˜ */
    [YOUR_PLATFORM_CLOCK_IDX_UART0] = {
        .name = "UART0_CLK",
        .data = &((struct mod_clock_dev_config) {
            .driver_id = FWK_ID_ELEMENT_INIT(
                FWK_MODULE_IDX_YOUR_PLATFORM_CLOCK,
                YOUR_PLATFORM_CLOCK_IDX_UART0),
            .api_id = FWK_ID_API_INIT(
                FWK_MODULE_IDX_YOUR_PLATFORM_CLOCK,
                MOD_YOUR_PLATFORM_CLOCK_API_IDX_DRIVER),
            .pd_source_id = FWK_ID_NONE_INIT,
        }),
    },
    
    /* çµæŸæ¨™è¨˜ */
    [YOUR_PLATFORM_CLOCK_IDX_COUNT] = { 0 },
};

/* æ™‚é˜æ¨¡çµ„é…ç½® */
struct fwk_module_config config_clock = {
    .data = &(struct mod_clock_config) {
        .pd_transition_notification_id = FWK_ID_NOTIFICATION_INIT(
            FWK_MODULE_IDX_POWER_DOMAIN,
            MOD_PD_NOTIFICATION_IDX_POWER_STATE_TRANSITION),
        .pd_pre_transition_notification_id = FWK_ID_NOTIFICATION_INIT(
            FWK_MODULE_IDX_POWER_DOMAIN,
            MOD_PD_NOTIFICATION_IDX_POWER_STATE_PRE_TRANSITION),
    },
    .elements = FWK_MODULE_STATIC_ELEMENTS_PTR(clock_dev_desc_table),
};
```

### 3. é…ç½® SCMI æ™‚é˜å”è­° (scp_ramfw/config_scmi_clock.c)

```c
/*
 * SCMI Clock Protocol Configuration
 */

#include "your_platform_clock.h"
#include "your_platform_scmi.h"

#include <mod_scmi_clock.h>

#include <fwk_id.h>
#include <fwk_macros.h>
#include <fwk_module.h>
#include <fwk_module_idx.h>

/* OSPM ä»£ç†çš„æ™‚é˜è¨­å‚™è¡¨ */
static const struct mod_scmi_clock_device agent_device_table_ospm[] = {
    /* CPU æ™‚é˜ - å…è¨± Linux æ§åˆ¶ */
    {
        .element_id = FWK_ID_ELEMENT_INIT(
            FWK_MODULE_IDX_CLOCK, 
            YOUR_PLATFORM_CLOCK_IDX_CPU0),
        .starts_enabled = true,
    },
    {
        .element_id = FWK_ID_ELEMENT_INIT(
            FWK_MODULE_IDX_CLOCK, 
            YOUR_PLATFORM_CLOCK_IDX_CPU1),
        .starts_enabled = true,
    },
    {
        .element_id = FWK_ID_ELEMENT_INIT(
            FWK_MODULE_IDX_CLOCK, 
            YOUR_PLATFORM_CLOCK_IDX_CPU2),
        .starts_enabled = true,
    },
    {
        .element_id = FWK_ID_ELEMENT_INIT(
            FWK_MODULE_IDX_CLOCK, 
            YOUR_PLATFORM_CLOCK_IDX_CPU3),
        .starts_enabled = true,
    },
    
    /* GPU æ™‚é˜ */
    {
        .element_id = FWK_ID_ELEMENT_INIT(
            FWK_MODULE_IDX_CLOCK, 
            YOUR_PLATFORM_CLOCK_IDX_GPU_CORE),
        .starts_enabled = true,
    },
    {
        .element_id = FWK_ID_ELEMENT_INIT(
            FWK_MODULE_IDX_CLOCK, 
            YOUR_PLATFORM_CLOCK_IDX_GPU_MEM),
        .starts_enabled = true,
    },
    
    /* é¡¯ç¤ºæ™‚é˜ */
    {
        .element_id = FWK_ID_ELEMENT_INIT(
            FWK_MODULE_IDX_CLOCK, 
            YOUR_PLATFORM_CLOCK_IDX_DISPLAY_PIXEL),
        .starts_enabled = false,  /* é è¨­é—œé–‰ */
    },
    
    /* å‘¨é‚Šæ™‚é˜ - é€šå¸¸ä¸å…è¨± Linux ç›´æ¥æ§åˆ¶ */
    /* UART, I2C, SPI ç­‰ç”± SCP å…§éƒ¨ç®¡ç† */
};

/* å—ä¿¡ä»»ä»£ç†çš„æ™‚é˜è¨­å‚™è¡¨ (å¦‚æœéœ€è¦) */
static const struct mod_scmi_clock_device agent_device_table_trusted[] = {
    /* ç³»çµ±é—œéµæ™‚é˜ */
    {
        .element_id = FWK_ID_ELEMENT_INIT(
            FWK_MODULE_IDX_CLOCK, 
            YOUR_PLATFORM_CLOCK_IDX_SYS_CLK),
        .starts_enabled = true,
    },
};

/* SCMI ä»£ç†è¡¨ */
static const struct mod_scmi_clock_agent 
    agent_table[YOUR_PLATFORM_SCMI_AGENT_IDX_COUNT] = {
    
    /* PSCI ä»£ç† - ç„¡æ™‚é˜å­˜å–æ¬Šé™ */
    [YOUR_PLATFORM_SCMI_AGENT_IDX_PSCI] = { 
        .device_table = NULL,
        .device_count = 0,
    },
    
    /* OSPM ä»£ç† - Linux kernel */
    [YOUR_PLATFORM_SCMI_AGENT_IDX_OSPM] = {
        .device_table = agent_device_table_ospm,
        .device_count = FWK_ARRAY_SIZE(agent_device_table_ospm),
    },
    
    /* å—ä¿¡ä»»ä»£ç† (å¯é¸) */
    [YOUR_PLATFORM_SCMI_AGENT_IDX_TRUSTED] = {
        .device_table = agent_device_table_trusted,
        .device_count = FWK_ARRAY_SIZE(agent_device_table_trusted),
    },
};

/* SCMI æ™‚é˜æ¨¡çµ„é…ç½® */
struct fwk_module_config config_scmi_clock = {
    .data = &((struct mod_scmi_clock_config) {
        .max_pending_transactions = 0,  /* ä½¿ç”¨é è¨­å€¼ */
        .agent_table = agent_table,
        .agent_count = FWK_ARRAY_SIZE(agent_table),
    }),
};
```

### 4. å¯¦ä½œå¹³å°ç‰¹å®šæ™‚é˜é©…å‹• (module/your_platform_clock/src/mod_your_platform_clock.c)

```c
/*
 * Your Platform Clock Driver
 */

#include "your_platform_clock.h"
#include "your_platform_mmap.h"

#include <mod_clock.h>
#include <mod_your_platform_clock.h>

#include <fwk_assert.h>
#include <fwk_id.h>
#include <fwk_log.h>
#include <fwk_macros.h>
#include <fwk_mm.h>
#include <fwk_module.h>
#include <fwk_module_idx.h>
#include <fwk_status.h>

#include <stddef.h>
#include <stdint.h>

/* æ™‚é˜æ§åˆ¶æš«å­˜å™¨çµæ§‹ */
struct clock_ctrl_reg {
    FWK_RW uint32_t PLL_CTRL;          /* PLL æ§åˆ¶æš«å­˜å™¨ */
    FWK_RW uint32_t PLL_STATUS;        /* PLL ç‹€æ…‹æš«å­˜å™¨ */
    FWK_RW uint32_t DIV_CTRL;          /* åˆ†é »æ§åˆ¶æš«å­˜å™¨ */
    FWK_RW uint32_t GATE_CTRL;         /* æ™‚é˜é–˜æ§åˆ¶æš«å­˜å™¨ */
};

/* PLL æ§åˆ¶æš«å­˜å™¨ä½å…ƒå®šç¾© */
#define PLL_CTRL_ENABLE         (1U << 0)
#define PLL_CTRL_BYPASS         (1U << 1)
#define PLL_CTRL_MULTIPLIER_POS (8)
#define PLL_CTRL_MULTIPLIER_MSK (0xFFF << PLL_CTRL_MULTIPLIER_POS)
#define PLL_CTRL_DIVIDER_POS    (20)
#define PLL_CTRL_DIVIDER_MSK    (0x1FF << PLL_CTRL_DIVIDER_POS)

/* PLL ç‹€æ…‹æš«å­˜å™¨ä½å…ƒå®šç¾© */
#define PLL_STATUS_LOCKED       (1U << 0)

/* æ™‚é˜è¨­å‚™ä¸Šä¸‹æ–‡ */
struct clock_dev_ctx {
    const struct your_platform_clock_config *config;
    struct clock_ctrl_reg *reg;
    uint64_t current_rate;
    bool enabled;
};

/* æ¨¡çµ„ä¸Šä¸‹æ–‡ */
struct your_platform_clock_ctx {
    struct clock_dev_ctx *dev_ctx_table;
    unsigned int dev_count;
};

static struct your_platform_clock_ctx module_ctx;

/*
 * è¨ˆç®— PLL åƒæ•¸
 */
static int calculate_pll_params(uint64_t target_rate, 
                               uint32_t ref_rate,
                               uint32_t *multiplier, 
                               uint32_t *divider)
{
    uint32_t m, d;
    uint64_t vco_freq;
    
    /* ç°¡å–®çš„ PLL åƒæ•¸è¨ˆç®— */
    for (d = 1; d <= 511; d++) {
        for (m = 1; m <= 4095; m++) {
            vco_freq = (uint64_t)ref_rate * m / d;
            
            if (vco_freq == target_rate) {
                *multiplier = m;
                *divider = d;
                return FWK_SUCCESS;
            }
        }
    }
    
    return FWK_E_RANGE;
}

/*
 * è¨­å®š PLL é »ç‡
 */
static int set_pll_rate(struct clock_dev_ctx *ctx, uint64_t rate)
{
    uint32_t multiplier, divider;
    uint32_t reg_val;
    int timeout = 1000;
    int status;
    
    /* è¨ˆç®— PLL åƒæ•¸ */
    status = calculate_pll_params(rate, 
                                 ctx->config->pll_config.ref_freq,
                                 &multiplier, 
                                 &divider);
    if (status != FWK_SUCCESS) {
        return status;
    }
    
    FWK_LOG_INFO("[Clock] Setting PLL rate to %llu Hz (M=%u, D=%u)", 
                 rate, multiplier, divider);
    
    /* åœç”¨ PLL */
    ctx->reg->PLL_CTRL &= ~PLL_CTRL_ENABLE;
    
    /* è¨­å®šæ–°çš„ PLL åƒæ•¸ */
    reg_val = ctx->reg->PLL_CTRL;
    reg_val &= ~(PLL_CTRL_MULTIPLIER_MSK | PLL_CTRL_DIVIDER_MSK);
    reg_val |= (multiplier << PLL_CTRL_MULTIPLIER_POS) & PLL_CTRL_MULTIPLIER_MSK;
    reg_val |= (divider << PLL_CTRL_DIVIDER_POS) & PLL_CTRL_DIVIDER_MSK;
    ctx->reg->PLL_CTRL = reg_val;
    
    /* å•Ÿç”¨ PLL */
    ctx->reg->PLL_CTRL |= PLL_CTRL_ENABLE;
    
    /* ç­‰å¾… PLL é–å®š */
    while (!(ctx->reg->PLL_STATUS & PLL_STATUS_LOCKED) && timeout > 0) {
        timeout--;
        /* ç°¡å–®å»¶é² */
        for (volatile int i = 0; i < 1000; i++);
    }
    
    if (timeout == 0) {
        FWK_LOG_ERROR("[Clock] PLL lock timeout");
        return FWK_E_TIMEOUT;
    }
    
    ctx->current_rate = rate;
    
    FWK_LOG_INFO("[Clock] PLL locked at %llu Hz", rate);
    
    return FWK_SUCCESS;
}

/*
 * Clock Driver API å¯¦ä½œ
 */

static int your_platform_clock_set_rate(fwk_id_t clock_id, 
                                       uint64_t rate, 
                                       enum mod_clock_round_mode round_mode)
{
    struct clock_dev_ctx *ctx;
    
    if (!fwk_id_is_type(clock_id, FWK_ID_TYPE_ELEMENT)) {
        return FWK_E_PARAM;
    }
    
    ctx = &module_ctx.dev_ctx_table[fwk_id_get_element_idx(clock_id)];
    
    /* æª¢æŸ¥é »ç‡ç¯„åœ */
    if (rate < ctx->config->min_rate || rate > ctx->config->max_rate) {
        FWK_LOG_ERROR("[Clock] Rate %llu out of range [%llu, %llu]", 
                      rate, ctx->config->min_rate, ctx->config->max_rate);
        return FWK_E_RANGE;
    }
    
    /* æ ¹æ“š round_mode èª¿æ•´é »ç‡ */
    switch (round_mode) {
    case MOD_CLOCK_ROUND_MODE_NEAREST:
        /* æ‰¾åˆ°æœ€æ¥è¿‘çš„æ”¯æ´é »ç‡ */
        break;
    case MOD_CLOCK_ROUND_MODE_UP:
        /* å‘ä¸Šå–æ•´åˆ°æ”¯æ´é »ç‡ */
        break;
    case MOD_CLOCK_ROUND_MODE_DOWN:
        /* å‘ä¸‹å–æ•´åˆ°æ”¯æ´é »ç‡ */
        break;
    default:
        return FWK_E_PARAM;
    }
    
    return set_pll_rate(ctx, rate);
}

static int your_platform_clock_get_rate(fwk_id_t clock_id, uint64_t *rate)
{
    struct clock_dev_ctx *ctx;
    
    if (!fwk_id_is_type(clock_id, FWK_ID_TYPE_ELEMENT)) {
        return FWK_E_PARAM;
    }
    
    if (rate == NULL) {
        return FWK_E_PARAM;
    }
    
    ctx = &module_ctx.dev_ctx_table[fwk_id_get_element_idx(clock_id)];
    *rate = ctx->current_rate;
    
    return FWK_SUCCESS;
}

static int your_platform_clock_set_state(fwk_id_t clock_id, 
                                        enum mod_clock_state state)
{
    struct clock_dev_ctx *ctx;
    
    if (!fwk_id_is_type(clock_id, FWK_ID_TYPE_ELEMENT)) {
        return FWK_E_PARAM;
    }
    
    ctx = &module_ctx.dev_ctx_table[fwk_id_get_element_idx(clock_id)];
    
    switch (state) {
    case MOD_CLOCK_STATE_RUNNING:
        ctx->reg->GATE_CTRL |= (1U << fwk_id_get_element_idx(clock_id));
        ctx->enabled = true;
        FWK_LOG_DEBUG("[Clock] Clock %u enabled", fwk_id_get_element_idx(clock_id));
        break;
        
    case MOD_CLOCK_STATE_STOPPED:
        ctx->reg->GATE_CTRL &= ~(1U << fwk_id_get_element_idx(clock_id));
        ctx->enabled = false;
        FWK_LOG_DEBUG("[Clock] Clock %u disabled", fwk_id_get_element_idx(clock_id));
        break;
        
    default:
        return FWK_E_PARAM;
    }
    
    return FWK_SUCCESS;
}

static int your_platform_clock_get_state(fwk_id_t clock_id, 
                                        enum mod_clock_state *state)
{
    struct clock_dev_ctx *ctx;
    
    if (!fwk_id_is_type(clock_id, FWK_ID_TYPE_ELEMENT)) {
        return FWK_E_PARAM;
    }
    
    if (state == NULL) {
        return FWK_E_PARAM;
    }
    
    ctx = &module_ctx.dev_ctx_table[fwk_id_get_element_idx(clock_id)];
    *state = ctx->enabled ? MOD_CLOCK_STATE_RUNNING : MOD_CLOCK_STATE_STOPPED;
    
    return FWK_SUCCESS;
}

static int your_platform_clock_get_range(fwk_id_t clock_id, 
                                        struct mod_clock_range *range)
{
    struct clock_dev_ctx *ctx;
    
    if (!fwk_id_is_type(clock_id, FWK_ID_TYPE_ELEMENT)) {
        return FWK_E_PARAM;
    }
    
    if (range == NULL) {
        return FWK_E_PARAM;
    }
    
    ctx = &module_ctx.dev_ctx_table[fwk_id_get_element_idx(clock_id)];
    
    range->min = ctx->config->min_rate;
    range->max = ctx->config->max_rate;
    range->step = ctx->config->step_size;
    range->rate_type = MOD_CLOCK_RATE_TYPE_CONTINUOUS;
    
    return FWK_SUCCESS;
}

/* Clock Driver API è¡¨ */
static const struct mod_clock_drv_api clock_driver_api = {
    .set_rate = your_platform_clock_set_rate,
    .get_rate = your_platform_clock_get_rate,
    .set_state = your_platform_clock_set_state,
    .get_state = your_platform_clock_get_state,
    .get_range = your_platform_clock_get_range,
};

/*
 * æ¨¡çµ„æ¡†æ¶ä»‹é¢
 */

static int your_platform_clock_init(fwk_id_t module_id, 
                                   unsigned int element_count,
                                   const void *data)
{
    if (element_count == 0) {
        return FWK_E_PARAM;
    }
    
    module_ctx.dev_count = element_count;
    module_ctx.dev_ctx_table = fwk_mm_calloc(element_count, 
                                            sizeof(struct clock_dev_ctx));
    
    return FWK_SUCCESS;
}

static int your_platform_clock_element_init(fwk_id_t element_id, 
                                           unsigned int unused,
                                           const void *data)
{
    struct clock_dev_ctx *ctx;
    const struct your_platform_clock_config *config = data;
    
    if (config == NULL) {
        return FWK_E_PARAM;
    }
    
    ctx = &module_ctx.dev_ctx_table[fwk_id_get_element_idx(element_id)];
    ctx->config = config;
    ctx->reg = (struct clock_ctrl_reg *)config->base_address;
    ctx->current_rate = 0;
    ctx->enabled = false;
    
    return FWK_SUCCESS;
}

static int your_platform_clock_process_bind_request(fwk_id_t source_id,
                                                   fwk_id_t target_id,
                                                   fwk_id_t api_id,
                                                   const void **api)
{
    *api = &clock_driver_api;
    return FWK_SUCCESS;
}

/* æ¨¡çµ„æè¿°ç¬¦ */
const struct fwk_module module_your_platform_clock = {
    .name = "Your Platform Clock Driver",
    .type = FWK_MODULE_TYPE_DRIVER,
    .api_count = MOD_YOUR_PLATFORM_CLOCK_API_IDX_COUNT,
    .init = your_platform_clock_init,
    .element_init = your_platform_clock_element_init,
    .process_bind_request = your_platform_clock_process_bind_request,
};
```

### 5. æ›´æ–°å»ºæ§‹é…ç½® (scp_ramfw/CMakeLists.txt)

```cmake
# æ–°å¢ä½ çš„å¹³å°æ™‚é˜æ¨¡çµ„
target_sources(scp_ramfw PRIVATE
    "${CMAKE_CURRENT_SOURCE_DIR}/../module/your_platform_clock/src/mod_your_platform_clock.c"
)

target_include_directories(scp_ramfw PRIVATE
    "${CMAKE_CURRENT_SOURCE_DIR}/../module/your_platform_clock/include"
)

# ç¢ºä¿åŒ…å«å¿…è¦çš„æ¨¡çµ„
list(APPEND SCP_MODULES "clock")
list(APPEND SCP_MODULES "scmi")
list(APPEND SCP_MODULES "scmi-clock")
list(APPEND SCP_MODULES "your-platform-clock")
```

## ğŸ” é©—è­‰å’Œæ¸¬è©¦

### 1. ç·¨è­¯é©—è­‰
```bash
cd SCP-firmware
make -f Makefile.cmake PRODUCT=your_platform MODE=debug
```

### 2. åŠŸèƒ½æ¸¬è©¦
åœ¨ Linux ç«¯æ¸¬è©¦ï¼š
```bash
# æª¢æŸ¥ SCMI æ™‚é˜
ls /sys/class/clk/
cat /sys/kernel/debug/clk/clk_summary

# æ¸¬è©¦æ™‚é˜è¨­å®š
echo 1000000000 > /sys/class/clk/cpu0_clk/clk_rate
```

### 3. é™¤éŒ¯æŠ€å·§
åœ¨ SCP firmware ä¸­åŠ å…¥æ—¥èªŒï¼š
```c
FWK_LOG_INFO("[Clock] Rate set request: Clock %u, Rate %llu Hz", 
             clock_id, rate);
```

## ğŸ“ å¸¸è¦‹å•é¡Œ

### 1. æ™‚é˜ ID ä¸åŒ¹é…
ç¢ºä¿ Linux DT ä¸­çš„æ™‚é˜ ID èˆ‡ SCP firmware ä¸­çš„ç´¢å¼•ä¸€è‡´ã€‚

### 2. æ¬Šé™å•é¡Œ
æª¢æŸ¥ SCMI ä»£ç†é…ç½®ï¼Œç¢ºä¿ OSPM ä»£ç†æœ‰æ­£ç¢ºçš„æ™‚é˜å­˜å–æ¬Šé™ã€‚

### 3. PLL é–å®šå¤±æ•—
æª¢æŸ¥ PLL åƒæ•¸è¨ˆç®—å’Œç¡¬é«”æš«å­˜å™¨é…ç½®ã€‚

### 4. é »ç‡ç¯„åœéŒ¯èª¤
ç¢ºèªæ™‚é˜é…ç½®ä¸­çš„ min_rate å’Œ max_rate è¨­å®šæ­£ç¢ºã€‚

é€™å€‹ä¿®æ”¹æŒ‡å—æ¶µè“‹äº†åœ¨ SCP firmware ä¸­æ–°å¢æ™‚é˜æ”¯æ´çš„æ‰€æœ‰å¿…è¦æ­¥é©Ÿã€‚æ ¹æ“šä½ çš„å…·é«”ç¡¬é«”å¹³å°ï¼Œå¯èƒ½éœ€è¦èª¿æ•´æš«å­˜å™¨å®šç¾©å’Œ PLL è¨ˆç®—é‚è¼¯ã€‚