// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_FM_DDR_BUFF1_AWVALID,
        m_axi_FM_DDR_BUFF1_AWREADY,
        m_axi_FM_DDR_BUFF1_AWADDR,
        m_axi_FM_DDR_BUFF1_AWID,
        m_axi_FM_DDR_BUFF1_AWLEN,
        m_axi_FM_DDR_BUFF1_AWSIZE,
        m_axi_FM_DDR_BUFF1_AWBURST,
        m_axi_FM_DDR_BUFF1_AWLOCK,
        m_axi_FM_DDR_BUFF1_AWCACHE,
        m_axi_FM_DDR_BUFF1_AWPROT,
        m_axi_FM_DDR_BUFF1_AWQOS,
        m_axi_FM_DDR_BUFF1_AWREGION,
        m_axi_FM_DDR_BUFF1_AWUSER,
        m_axi_FM_DDR_BUFF1_WVALID,
        m_axi_FM_DDR_BUFF1_WREADY,
        m_axi_FM_DDR_BUFF1_WDATA,
        m_axi_FM_DDR_BUFF1_WSTRB,
        m_axi_FM_DDR_BUFF1_WLAST,
        m_axi_FM_DDR_BUFF1_WID,
        m_axi_FM_DDR_BUFF1_WUSER,
        m_axi_FM_DDR_BUFF1_ARVALID,
        m_axi_FM_DDR_BUFF1_ARREADY,
        m_axi_FM_DDR_BUFF1_ARADDR,
        m_axi_FM_DDR_BUFF1_ARID,
        m_axi_FM_DDR_BUFF1_ARLEN,
        m_axi_FM_DDR_BUFF1_ARSIZE,
        m_axi_FM_DDR_BUFF1_ARBURST,
        m_axi_FM_DDR_BUFF1_ARLOCK,
        m_axi_FM_DDR_BUFF1_ARCACHE,
        m_axi_FM_DDR_BUFF1_ARPROT,
        m_axi_FM_DDR_BUFF1_ARQOS,
        m_axi_FM_DDR_BUFF1_ARREGION,
        m_axi_FM_DDR_BUFF1_ARUSER,
        m_axi_FM_DDR_BUFF1_RVALID,
        m_axi_FM_DDR_BUFF1_RREADY,
        m_axi_FM_DDR_BUFF1_RDATA,
        m_axi_FM_DDR_BUFF1_RLAST,
        m_axi_FM_DDR_BUFF1_RID,
        m_axi_FM_DDR_BUFF1_RUSER,
        m_axi_FM_DDR_BUFF1_RRESP,
        m_axi_FM_DDR_BUFF1_BVALID,
        m_axi_FM_DDR_BUFF1_BREADY,
        m_axi_FM_DDR_BUFF1_BRESP,
        m_axi_FM_DDR_BUFF1_BID,
        m_axi_FM_DDR_BUFF1_BUSER,
        m_axi_FM_DDR_BUFF2_AWVALID,
        m_axi_FM_DDR_BUFF2_AWREADY,
        m_axi_FM_DDR_BUFF2_AWADDR,
        m_axi_FM_DDR_BUFF2_AWID,
        m_axi_FM_DDR_BUFF2_AWLEN,
        m_axi_FM_DDR_BUFF2_AWSIZE,
        m_axi_FM_DDR_BUFF2_AWBURST,
        m_axi_FM_DDR_BUFF2_AWLOCK,
        m_axi_FM_DDR_BUFF2_AWCACHE,
        m_axi_FM_DDR_BUFF2_AWPROT,
        m_axi_FM_DDR_BUFF2_AWQOS,
        m_axi_FM_DDR_BUFF2_AWREGION,
        m_axi_FM_DDR_BUFF2_AWUSER,
        m_axi_FM_DDR_BUFF2_WVALID,
        m_axi_FM_DDR_BUFF2_WREADY,
        m_axi_FM_DDR_BUFF2_WDATA,
        m_axi_FM_DDR_BUFF2_WSTRB,
        m_axi_FM_DDR_BUFF2_WLAST,
        m_axi_FM_DDR_BUFF2_WID,
        m_axi_FM_DDR_BUFF2_WUSER,
        m_axi_FM_DDR_BUFF2_ARVALID,
        m_axi_FM_DDR_BUFF2_ARREADY,
        m_axi_FM_DDR_BUFF2_ARADDR,
        m_axi_FM_DDR_BUFF2_ARID,
        m_axi_FM_DDR_BUFF2_ARLEN,
        m_axi_FM_DDR_BUFF2_ARSIZE,
        m_axi_FM_DDR_BUFF2_ARBURST,
        m_axi_FM_DDR_BUFF2_ARLOCK,
        m_axi_FM_DDR_BUFF2_ARCACHE,
        m_axi_FM_DDR_BUFF2_ARPROT,
        m_axi_FM_DDR_BUFF2_ARQOS,
        m_axi_FM_DDR_BUFF2_ARREGION,
        m_axi_FM_DDR_BUFF2_ARUSER,
        m_axi_FM_DDR_BUFF2_RVALID,
        m_axi_FM_DDR_BUFF2_RREADY,
        m_axi_FM_DDR_BUFF2_RDATA,
        m_axi_FM_DDR_BUFF2_RLAST,
        m_axi_FM_DDR_BUFF2_RID,
        m_axi_FM_DDR_BUFF2_RUSER,
        m_axi_FM_DDR_BUFF2_RRESP,
        m_axi_FM_DDR_BUFF2_BVALID,
        m_axi_FM_DDR_BUFF2_BREADY,
        m_axi_FM_DDR_BUFF2_BRESP,
        m_axi_FM_DDR_BUFF2_BID,
        m_axi_FM_DDR_BUFF2_BUSER,
        m_axi_WEIGHT_AWVALID,
        m_axi_WEIGHT_AWREADY,
        m_axi_WEIGHT_AWADDR,
        m_axi_WEIGHT_AWID,
        m_axi_WEIGHT_AWLEN,
        m_axi_WEIGHT_AWSIZE,
        m_axi_WEIGHT_AWBURST,
        m_axi_WEIGHT_AWLOCK,
        m_axi_WEIGHT_AWCACHE,
        m_axi_WEIGHT_AWPROT,
        m_axi_WEIGHT_AWQOS,
        m_axi_WEIGHT_AWREGION,
        m_axi_WEIGHT_AWUSER,
        m_axi_WEIGHT_WVALID,
        m_axi_WEIGHT_WREADY,
        m_axi_WEIGHT_WDATA,
        m_axi_WEIGHT_WSTRB,
        m_axi_WEIGHT_WLAST,
        m_axi_WEIGHT_WID,
        m_axi_WEIGHT_WUSER,
        m_axi_WEIGHT_ARVALID,
        m_axi_WEIGHT_ARREADY,
        m_axi_WEIGHT_ARADDR,
        m_axi_WEIGHT_ARID,
        m_axi_WEIGHT_ARLEN,
        m_axi_WEIGHT_ARSIZE,
        m_axi_WEIGHT_ARBURST,
        m_axi_WEIGHT_ARLOCK,
        m_axi_WEIGHT_ARCACHE,
        m_axi_WEIGHT_ARPROT,
        m_axi_WEIGHT_ARQOS,
        m_axi_WEIGHT_ARREGION,
        m_axi_WEIGHT_ARUSER,
        m_axi_WEIGHT_RVALID,
        m_axi_WEIGHT_RREADY,
        m_axi_WEIGHT_RDATA,
        m_axi_WEIGHT_RLAST,
        m_axi_WEIGHT_RID,
        m_axi_WEIGHT_RUSER,
        m_axi_WEIGHT_RRESP,
        m_axi_WEIGHT_BVALID,
        m_axi_WEIGHT_BREADY,
        m_axi_WEIGHT_BRESP,
        m_axi_WEIGHT_BID,
        m_axi_WEIGHT_BUSER,
        m_axi_BIAS_AWVALID,
        m_axi_BIAS_AWREADY,
        m_axi_BIAS_AWADDR,
        m_axi_BIAS_AWID,
        m_axi_BIAS_AWLEN,
        m_axi_BIAS_AWSIZE,
        m_axi_BIAS_AWBURST,
        m_axi_BIAS_AWLOCK,
        m_axi_BIAS_AWCACHE,
        m_axi_BIAS_AWPROT,
        m_axi_BIAS_AWQOS,
        m_axi_BIAS_AWREGION,
        m_axi_BIAS_AWUSER,
        m_axi_BIAS_WVALID,
        m_axi_BIAS_WREADY,
        m_axi_BIAS_WDATA,
        m_axi_BIAS_WSTRB,
        m_axi_BIAS_WLAST,
        m_axi_BIAS_WID,
        m_axi_BIAS_WUSER,
        m_axi_BIAS_ARVALID,
        m_axi_BIAS_ARREADY,
        m_axi_BIAS_ARADDR,
        m_axi_BIAS_ARID,
        m_axi_BIAS_ARLEN,
        m_axi_BIAS_ARSIZE,
        m_axi_BIAS_ARBURST,
        m_axi_BIAS_ARLOCK,
        m_axi_BIAS_ARCACHE,
        m_axi_BIAS_ARPROT,
        m_axi_BIAS_ARQOS,
        m_axi_BIAS_ARREGION,
        m_axi_BIAS_ARUSER,
        m_axi_BIAS_RVALID,
        m_axi_BIAS_RREADY,
        m_axi_BIAS_RDATA,
        m_axi_BIAS_RLAST,
        m_axi_BIAS_RID,
        m_axi_BIAS_RUSER,
        m_axi_BIAS_RRESP,
        m_axi_BIAS_BVALID,
        m_axi_BIAS_BREADY,
        m_axi_BIAS_BRESP,
        m_axi_BIAS_BID,
        m_axi_BIAS_BUSER,
        conv_out1_0_address0,
        conv_out1_0_ce0,
        conv_out1_0_we0,
        conv_out1_0_d0,
        conv_out1_0_q0,
        conv_out1_1_address0,
        conv_out1_1_ce0,
        conv_out1_1_we0,
        conv_out1_1_d0,
        conv_out1_1_q0,
        conv_out1_2_address0,
        conv_out1_2_ce0,
        conv_out1_2_we0,
        conv_out1_2_d0,
        conv_out1_2_q0,
        conv_out1_3_address0,
        conv_out1_3_ce0,
        conv_out1_3_we0,
        conv_out1_3_d0,
        conv_out1_3_q0,
        conv_out1_4_address0,
        conv_out1_4_ce0,
        conv_out1_4_we0,
        conv_out1_4_d0,
        conv_out1_4_q0,
        conv_out1_5_address0,
        conv_out1_5_ce0,
        conv_out1_5_we0,
        conv_out1_5_d0,
        conv_out1_5_q0
);

parameter    ap_ST_fsm_state1 = 53'd1;
parameter    ap_ST_fsm_state2 = 53'd2;
parameter    ap_ST_fsm_state3 = 53'd4;
parameter    ap_ST_fsm_state4 = 53'd8;
parameter    ap_ST_fsm_state5 = 53'd16;
parameter    ap_ST_fsm_state6 = 53'd32;
parameter    ap_ST_fsm_state7 = 53'd64;
parameter    ap_ST_fsm_pp0_stage0 = 53'd128;
parameter    ap_ST_fsm_state10 = 53'd256;
parameter    ap_ST_fsm_state11 = 53'd512;
parameter    ap_ST_fsm_state12 = 53'd1024;
parameter    ap_ST_fsm_state13 = 53'd2048;
parameter    ap_ST_fsm_state14 = 53'd4096;
parameter    ap_ST_fsm_state15 = 53'd8192;
parameter    ap_ST_fsm_state16 = 53'd16384;
parameter    ap_ST_fsm_pp1_stage0 = 53'd32768;
parameter    ap_ST_fsm_state20 = 53'd65536;
parameter    ap_ST_fsm_state21 = 53'd131072;
parameter    ap_ST_fsm_state22 = 53'd262144;
parameter    ap_ST_fsm_state23 = 53'd524288;
parameter    ap_ST_fsm_state24 = 53'd1048576;
parameter    ap_ST_fsm_state25 = 53'd2097152;
parameter    ap_ST_fsm_state26 = 53'd4194304;
parameter    ap_ST_fsm_pp2_stage0 = 53'd8388608;
parameter    ap_ST_fsm_state39 = 53'd16777216;
parameter    ap_ST_fsm_pp3_stage0 = 53'd33554432;
parameter    ap_ST_fsm_pp3_stage1 = 53'd67108864;
parameter    ap_ST_fsm_pp3_stage2 = 53'd134217728;
parameter    ap_ST_fsm_pp3_stage3 = 53'd268435456;
parameter    ap_ST_fsm_pp3_stage4 = 53'd536870912;
parameter    ap_ST_fsm_pp3_stage5 = 53'd1073741824;
parameter    ap_ST_fsm_pp3_stage6 = 53'd2147483648;
parameter    ap_ST_fsm_pp3_stage7 = 53'd4294967296;
parameter    ap_ST_fsm_state54 = 53'd8589934592;
parameter    ap_ST_fsm_pp4_stage0 = 53'd17179869184;
parameter    ap_ST_fsm_pp4_stage1 = 53'd34359738368;
parameter    ap_ST_fsm_pp4_stage2 = 53'd68719476736;
parameter    ap_ST_fsm_pp4_stage3 = 53'd137438953472;
parameter    ap_ST_fsm_pp4_stage4 = 53'd274877906944;
parameter    ap_ST_fsm_pp4_stage5 = 53'd549755813888;
parameter    ap_ST_fsm_pp4_stage6 = 53'd1099511627776;
parameter    ap_ST_fsm_pp4_stage7 = 53'd2199023255552;
parameter    ap_ST_fsm_pp4_stage8 = 53'd4398046511104;
parameter    ap_ST_fsm_state65 = 53'd8796093022208;
parameter    ap_ST_fsm_pp5_stage0 = 53'd17592186044416;
parameter    ap_ST_fsm_pp5_stage1 = 53'd35184372088832;
parameter    ap_ST_fsm_state88 = 53'd70368744177664;
parameter    ap_ST_fsm_pp6_stage0 = 53'd140737488355328;
parameter    ap_ST_fsm_state92 = 53'd281474976710656;
parameter    ap_ST_fsm_state93 = 53'd562949953421312;
parameter    ap_ST_fsm_state94 = 53'd1125899906842624;
parameter    ap_ST_fsm_state95 = 53'd2251799813685248;
parameter    ap_ST_fsm_state96 = 53'd4503599627370496;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_FM_DDR_BUFF1_AWVALID;
input   m_axi_FM_DDR_BUFF1_AWREADY;
output  [31:0] m_axi_FM_DDR_BUFF1_AWADDR;
output  [0:0] m_axi_FM_DDR_BUFF1_AWID;
output  [31:0] m_axi_FM_DDR_BUFF1_AWLEN;
output  [2:0] m_axi_FM_DDR_BUFF1_AWSIZE;
output  [1:0] m_axi_FM_DDR_BUFF1_AWBURST;
output  [1:0] m_axi_FM_DDR_BUFF1_AWLOCK;
output  [3:0] m_axi_FM_DDR_BUFF1_AWCACHE;
output  [2:0] m_axi_FM_DDR_BUFF1_AWPROT;
output  [3:0] m_axi_FM_DDR_BUFF1_AWQOS;
output  [3:0] m_axi_FM_DDR_BUFF1_AWREGION;
output  [0:0] m_axi_FM_DDR_BUFF1_AWUSER;
output   m_axi_FM_DDR_BUFF1_WVALID;
input   m_axi_FM_DDR_BUFF1_WREADY;
output  [31:0] m_axi_FM_DDR_BUFF1_WDATA;
output  [3:0] m_axi_FM_DDR_BUFF1_WSTRB;
output   m_axi_FM_DDR_BUFF1_WLAST;
output  [0:0] m_axi_FM_DDR_BUFF1_WID;
output  [0:0] m_axi_FM_DDR_BUFF1_WUSER;
output   m_axi_FM_DDR_BUFF1_ARVALID;
input   m_axi_FM_DDR_BUFF1_ARREADY;
output  [31:0] m_axi_FM_DDR_BUFF1_ARADDR;
output  [0:0] m_axi_FM_DDR_BUFF1_ARID;
output  [31:0] m_axi_FM_DDR_BUFF1_ARLEN;
output  [2:0] m_axi_FM_DDR_BUFF1_ARSIZE;
output  [1:0] m_axi_FM_DDR_BUFF1_ARBURST;
output  [1:0] m_axi_FM_DDR_BUFF1_ARLOCK;
output  [3:0] m_axi_FM_DDR_BUFF1_ARCACHE;
output  [2:0] m_axi_FM_DDR_BUFF1_ARPROT;
output  [3:0] m_axi_FM_DDR_BUFF1_ARQOS;
output  [3:0] m_axi_FM_DDR_BUFF1_ARREGION;
output  [0:0] m_axi_FM_DDR_BUFF1_ARUSER;
input   m_axi_FM_DDR_BUFF1_RVALID;
output   m_axi_FM_DDR_BUFF1_RREADY;
input  [31:0] m_axi_FM_DDR_BUFF1_RDATA;
input   m_axi_FM_DDR_BUFF1_RLAST;
input  [0:0] m_axi_FM_DDR_BUFF1_RID;
input  [0:0] m_axi_FM_DDR_BUFF1_RUSER;
input  [1:0] m_axi_FM_DDR_BUFF1_RRESP;
input   m_axi_FM_DDR_BUFF1_BVALID;
output   m_axi_FM_DDR_BUFF1_BREADY;
input  [1:0] m_axi_FM_DDR_BUFF1_BRESP;
input  [0:0] m_axi_FM_DDR_BUFF1_BID;
input  [0:0] m_axi_FM_DDR_BUFF1_BUSER;
output   m_axi_FM_DDR_BUFF2_AWVALID;
input   m_axi_FM_DDR_BUFF2_AWREADY;
output  [31:0] m_axi_FM_DDR_BUFF2_AWADDR;
output  [0:0] m_axi_FM_DDR_BUFF2_AWID;
output  [31:0] m_axi_FM_DDR_BUFF2_AWLEN;
output  [2:0] m_axi_FM_DDR_BUFF2_AWSIZE;
output  [1:0] m_axi_FM_DDR_BUFF2_AWBURST;
output  [1:0] m_axi_FM_DDR_BUFF2_AWLOCK;
output  [3:0] m_axi_FM_DDR_BUFF2_AWCACHE;
output  [2:0] m_axi_FM_DDR_BUFF2_AWPROT;
output  [3:0] m_axi_FM_DDR_BUFF2_AWQOS;
output  [3:0] m_axi_FM_DDR_BUFF2_AWREGION;
output  [0:0] m_axi_FM_DDR_BUFF2_AWUSER;
output   m_axi_FM_DDR_BUFF2_WVALID;
input   m_axi_FM_DDR_BUFF2_WREADY;
output  [31:0] m_axi_FM_DDR_BUFF2_WDATA;
output  [3:0] m_axi_FM_DDR_BUFF2_WSTRB;
output   m_axi_FM_DDR_BUFF2_WLAST;
output  [0:0] m_axi_FM_DDR_BUFF2_WID;
output  [0:0] m_axi_FM_DDR_BUFF2_WUSER;
output   m_axi_FM_DDR_BUFF2_ARVALID;
input   m_axi_FM_DDR_BUFF2_ARREADY;
output  [31:0] m_axi_FM_DDR_BUFF2_ARADDR;
output  [0:0] m_axi_FM_DDR_BUFF2_ARID;
output  [31:0] m_axi_FM_DDR_BUFF2_ARLEN;
output  [2:0] m_axi_FM_DDR_BUFF2_ARSIZE;
output  [1:0] m_axi_FM_DDR_BUFF2_ARBURST;
output  [1:0] m_axi_FM_DDR_BUFF2_ARLOCK;
output  [3:0] m_axi_FM_DDR_BUFF2_ARCACHE;
output  [2:0] m_axi_FM_DDR_BUFF2_ARPROT;
output  [3:0] m_axi_FM_DDR_BUFF2_ARQOS;
output  [3:0] m_axi_FM_DDR_BUFF2_ARREGION;
output  [0:0] m_axi_FM_DDR_BUFF2_ARUSER;
input   m_axi_FM_DDR_BUFF2_RVALID;
output   m_axi_FM_DDR_BUFF2_RREADY;
input  [31:0] m_axi_FM_DDR_BUFF2_RDATA;
input   m_axi_FM_DDR_BUFF2_RLAST;
input  [0:0] m_axi_FM_DDR_BUFF2_RID;
input  [0:0] m_axi_FM_DDR_BUFF2_RUSER;
input  [1:0] m_axi_FM_DDR_BUFF2_RRESP;
input   m_axi_FM_DDR_BUFF2_BVALID;
output   m_axi_FM_DDR_BUFF2_BREADY;
input  [1:0] m_axi_FM_DDR_BUFF2_BRESP;
input  [0:0] m_axi_FM_DDR_BUFF2_BID;
input  [0:0] m_axi_FM_DDR_BUFF2_BUSER;
output   m_axi_WEIGHT_AWVALID;
input   m_axi_WEIGHT_AWREADY;
output  [31:0] m_axi_WEIGHT_AWADDR;
output  [0:0] m_axi_WEIGHT_AWID;
output  [31:0] m_axi_WEIGHT_AWLEN;
output  [2:0] m_axi_WEIGHT_AWSIZE;
output  [1:0] m_axi_WEIGHT_AWBURST;
output  [1:0] m_axi_WEIGHT_AWLOCK;
output  [3:0] m_axi_WEIGHT_AWCACHE;
output  [2:0] m_axi_WEIGHT_AWPROT;
output  [3:0] m_axi_WEIGHT_AWQOS;
output  [3:0] m_axi_WEIGHT_AWREGION;
output  [0:0] m_axi_WEIGHT_AWUSER;
output   m_axi_WEIGHT_WVALID;
input   m_axi_WEIGHT_WREADY;
output  [31:0] m_axi_WEIGHT_WDATA;
output  [3:0] m_axi_WEIGHT_WSTRB;
output   m_axi_WEIGHT_WLAST;
output  [0:0] m_axi_WEIGHT_WID;
output  [0:0] m_axi_WEIGHT_WUSER;
output   m_axi_WEIGHT_ARVALID;
input   m_axi_WEIGHT_ARREADY;
output  [31:0] m_axi_WEIGHT_ARADDR;
output  [0:0] m_axi_WEIGHT_ARID;
output  [31:0] m_axi_WEIGHT_ARLEN;
output  [2:0] m_axi_WEIGHT_ARSIZE;
output  [1:0] m_axi_WEIGHT_ARBURST;
output  [1:0] m_axi_WEIGHT_ARLOCK;
output  [3:0] m_axi_WEIGHT_ARCACHE;
output  [2:0] m_axi_WEIGHT_ARPROT;
output  [3:0] m_axi_WEIGHT_ARQOS;
output  [3:0] m_axi_WEIGHT_ARREGION;
output  [0:0] m_axi_WEIGHT_ARUSER;
input   m_axi_WEIGHT_RVALID;
output   m_axi_WEIGHT_RREADY;
input  [31:0] m_axi_WEIGHT_RDATA;
input   m_axi_WEIGHT_RLAST;
input  [0:0] m_axi_WEIGHT_RID;
input  [0:0] m_axi_WEIGHT_RUSER;
input  [1:0] m_axi_WEIGHT_RRESP;
input   m_axi_WEIGHT_BVALID;
output   m_axi_WEIGHT_BREADY;
input  [1:0] m_axi_WEIGHT_BRESP;
input  [0:0] m_axi_WEIGHT_BID;
input  [0:0] m_axi_WEIGHT_BUSER;
output   m_axi_BIAS_AWVALID;
input   m_axi_BIAS_AWREADY;
output  [31:0] m_axi_BIAS_AWADDR;
output  [0:0] m_axi_BIAS_AWID;
output  [31:0] m_axi_BIAS_AWLEN;
output  [2:0] m_axi_BIAS_AWSIZE;
output  [1:0] m_axi_BIAS_AWBURST;
output  [1:0] m_axi_BIAS_AWLOCK;
output  [3:0] m_axi_BIAS_AWCACHE;
output  [2:0] m_axi_BIAS_AWPROT;
output  [3:0] m_axi_BIAS_AWQOS;
output  [3:0] m_axi_BIAS_AWREGION;
output  [0:0] m_axi_BIAS_AWUSER;
output   m_axi_BIAS_WVALID;
input   m_axi_BIAS_WREADY;
output  [31:0] m_axi_BIAS_WDATA;
output  [3:0] m_axi_BIAS_WSTRB;
output   m_axi_BIAS_WLAST;
output  [0:0] m_axi_BIAS_WID;
output  [0:0] m_axi_BIAS_WUSER;
output   m_axi_BIAS_ARVALID;
input   m_axi_BIAS_ARREADY;
output  [31:0] m_axi_BIAS_ARADDR;
output  [0:0] m_axi_BIAS_ARID;
output  [31:0] m_axi_BIAS_ARLEN;
output  [2:0] m_axi_BIAS_ARSIZE;
output  [1:0] m_axi_BIAS_ARBURST;
output  [1:0] m_axi_BIAS_ARLOCK;
output  [3:0] m_axi_BIAS_ARCACHE;
output  [2:0] m_axi_BIAS_ARPROT;
output  [3:0] m_axi_BIAS_ARQOS;
output  [3:0] m_axi_BIAS_ARREGION;
output  [0:0] m_axi_BIAS_ARUSER;
input   m_axi_BIAS_RVALID;
output   m_axi_BIAS_RREADY;
input  [31:0] m_axi_BIAS_RDATA;
input   m_axi_BIAS_RLAST;
input  [0:0] m_axi_BIAS_RID;
input  [0:0] m_axi_BIAS_RUSER;
input  [1:0] m_axi_BIAS_RRESP;
input   m_axi_BIAS_BVALID;
output   m_axi_BIAS_BREADY;
input  [1:0] m_axi_BIAS_BRESP;
input  [0:0] m_axi_BIAS_BID;
input  [0:0] m_axi_BIAS_BUSER;
output  [7:0] conv_out1_0_address0;
output   conv_out1_0_ce0;
output   conv_out1_0_we0;
output  [31:0] conv_out1_0_d0;
input  [31:0] conv_out1_0_q0;
output  [7:0] conv_out1_1_address0;
output   conv_out1_1_ce0;
output   conv_out1_1_we0;
output  [31:0] conv_out1_1_d0;
input  [31:0] conv_out1_1_q0;
output  [7:0] conv_out1_2_address0;
output   conv_out1_2_ce0;
output   conv_out1_2_we0;
output  [31:0] conv_out1_2_d0;
input  [31:0] conv_out1_2_q0;
output  [7:0] conv_out1_3_address0;
output   conv_out1_3_ce0;
output   conv_out1_3_we0;
output  [31:0] conv_out1_3_d0;
input  [31:0] conv_out1_3_q0;
output  [7:0] conv_out1_4_address0;
output   conv_out1_4_ce0;
output   conv_out1_4_we0;
output  [31:0] conv_out1_4_d0;
input  [31:0] conv_out1_4_q0;
output  [7:0] conv_out1_5_address0;
output   conv_out1_5_ce0;
output   conv_out1_5_we0;
output  [31:0] conv_out1_5_d0;
input  [31:0] conv_out1_5_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_FM_DDR_BUFF1_AWVALID;
reg m_axi_FM_DDR_BUFF1_WVALID;
reg m_axi_FM_DDR_BUFF1_BREADY;
reg m_axi_FM_DDR_BUFF2_ARVALID;
reg m_axi_FM_DDR_BUFF2_RREADY;
reg m_axi_WEIGHT_ARVALID;
reg m_axi_WEIGHT_RREADY;
reg m_axi_BIAS_ARVALID;
reg m_axi_BIAS_RREADY;
reg[7:0] conv_out1_0_address0;
reg conv_out1_0_ce0;
reg conv_out1_0_we0;
reg[7:0] conv_out1_1_address0;
reg conv_out1_1_ce0;
reg conv_out1_1_we0;
reg[7:0] conv_out1_2_address0;
reg conv_out1_2_ce0;
reg conv_out1_2_we0;
reg[7:0] conv_out1_3_address0;
reg conv_out1_3_ce0;
reg conv_out1_3_we0;
reg[7:0] conv_out1_4_address0;
reg conv_out1_4_ce0;
reg conv_out1_4_we0;
reg[7:0] conv_out1_5_address0;
reg conv_out1_5_ce0;
reg conv_out1_5_we0;

(* fsm_encoding = "none" *) reg   [52:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [4:0] W_CONV2_0_0_address0;
reg    W_CONV2_0_0_ce0;
reg    W_CONV2_0_0_we0;
wire   [31:0] W_CONV2_0_0_q0;
reg   [4:0] W_CONV2_0_1_address0;
reg    W_CONV2_0_1_ce0;
reg    W_CONV2_0_1_we0;
wire   [31:0] W_CONV2_0_1_q0;
reg   [4:0] W_CONV2_0_2_address0;
reg    W_CONV2_0_2_ce0;
reg    W_CONV2_0_2_we0;
wire   [31:0] W_CONV2_0_2_q0;
reg   [4:0] W_CONV2_0_3_address0;
reg    W_CONV2_0_3_ce0;
reg    W_CONV2_0_3_we0;
wire   [31:0] W_CONV2_0_3_q0;
reg   [4:0] W_CONV2_0_4_address0;
reg    W_CONV2_0_4_ce0;
reg    W_CONV2_0_4_we0;
wire   [31:0] W_CONV2_0_4_q0;
reg   [4:0] W_CONV2_0_5_address0;
reg    W_CONV2_0_5_ce0;
reg    W_CONV2_0_5_we0;
wire   [31:0] W_CONV2_0_5_q0;
reg   [4:0] W_CONV2_1_0_address0;
reg    W_CONV2_1_0_ce0;
reg    W_CONV2_1_0_we0;
wire   [31:0] W_CONV2_1_0_q0;
reg   [4:0] W_CONV2_1_1_address0;
reg    W_CONV2_1_1_ce0;
reg    W_CONV2_1_1_we0;
wire   [31:0] W_CONV2_1_1_q0;
reg   [4:0] W_CONV2_1_2_address0;
reg    W_CONV2_1_2_ce0;
reg    W_CONV2_1_2_we0;
wire   [31:0] W_CONV2_1_2_q0;
reg   [4:0] W_CONV2_1_3_address0;
reg    W_CONV2_1_3_ce0;
reg    W_CONV2_1_3_we0;
wire   [31:0] W_CONV2_1_3_q0;
reg   [4:0] W_CONV2_1_4_address0;
reg    W_CONV2_1_4_ce0;
reg    W_CONV2_1_4_we0;
wire   [31:0] W_CONV2_1_4_q0;
reg   [4:0] W_CONV2_1_5_address0;
reg    W_CONV2_1_5_ce0;
reg    W_CONV2_1_5_we0;
wire   [31:0] W_CONV2_1_5_q0;
reg   [4:0] W_CONV2_2_0_address0;
reg    W_CONV2_2_0_ce0;
reg    W_CONV2_2_0_we0;
wire   [31:0] W_CONV2_2_0_q0;
reg   [4:0] W_CONV2_2_1_address0;
reg    W_CONV2_2_1_ce0;
reg    W_CONV2_2_1_we0;
wire   [31:0] W_CONV2_2_1_q0;
reg   [4:0] W_CONV2_2_2_address0;
reg    W_CONV2_2_2_ce0;
reg    W_CONV2_2_2_we0;
wire   [31:0] W_CONV2_2_2_q0;
reg   [4:0] W_CONV2_2_3_address0;
reg    W_CONV2_2_3_ce0;
reg    W_CONV2_2_3_we0;
wire   [31:0] W_CONV2_2_3_q0;
reg   [4:0] W_CONV2_2_4_address0;
reg    W_CONV2_2_4_ce0;
reg    W_CONV2_2_4_we0;
wire   [31:0] W_CONV2_2_4_q0;
reg   [4:0] W_CONV2_2_5_address0;
reg    W_CONV2_2_5_ce0;
reg    W_CONV2_2_5_we0;
wire   [31:0] W_CONV2_2_5_q0;
reg   [4:0] W_CONV2_3_0_address0;
reg    W_CONV2_3_0_ce0;
reg    W_CONV2_3_0_we0;
wire   [31:0] W_CONV2_3_0_q0;
reg   [4:0] W_CONV2_3_1_address0;
reg    W_CONV2_3_1_ce0;
reg    W_CONV2_3_1_we0;
wire   [31:0] W_CONV2_3_1_q0;
reg   [4:0] W_CONV2_3_2_address0;
reg    W_CONV2_3_2_ce0;
reg    W_CONV2_3_2_we0;
wire   [31:0] W_CONV2_3_2_q0;
reg   [4:0] W_CONV2_3_3_address0;
reg    W_CONV2_3_3_ce0;
reg    W_CONV2_3_3_we0;
wire   [31:0] W_CONV2_3_3_q0;
reg   [4:0] W_CONV2_3_4_address0;
reg    W_CONV2_3_4_ce0;
reg    W_CONV2_3_4_we0;
wire   [31:0] W_CONV2_3_4_q0;
reg   [4:0] W_CONV2_3_5_address0;
reg    W_CONV2_3_5_ce0;
reg    W_CONV2_3_5_we0;
wire   [31:0] W_CONV2_3_5_q0;
reg   [4:0] W_CONV2_4_0_address0;
reg    W_CONV2_4_0_ce0;
reg    W_CONV2_4_0_we0;
wire   [31:0] W_CONV2_4_0_q0;
reg   [4:0] W_CONV2_4_1_address0;
reg    W_CONV2_4_1_ce0;
reg    W_CONV2_4_1_we0;
wire   [31:0] W_CONV2_4_1_q0;
reg   [4:0] W_CONV2_4_2_address0;
reg    W_CONV2_4_2_ce0;
reg    W_CONV2_4_2_we0;
wire   [31:0] W_CONV2_4_2_q0;
reg   [4:0] W_CONV2_4_3_address0;
reg    W_CONV2_4_3_ce0;
reg    W_CONV2_4_3_we0;
wire   [31:0] W_CONV2_4_3_q0;
reg   [4:0] W_CONV2_4_4_address0;
reg    W_CONV2_4_4_ce0;
reg    W_CONV2_4_4_we0;
wire   [31:0] W_CONV2_4_4_q0;
reg   [4:0] W_CONV2_4_5_address0;
reg    W_CONV2_4_5_ce0;
reg    W_CONV2_4_5_we0;
wire   [31:0] W_CONV2_4_5_q0;
reg   [4:0] W_CONV2_5_0_address0;
reg    W_CONV2_5_0_ce0;
reg    W_CONV2_5_0_we0;
wire   [31:0] W_CONV2_5_0_q0;
reg   [4:0] W_CONV2_5_1_address0;
reg    W_CONV2_5_1_ce0;
reg    W_CONV2_5_1_we0;
wire   [31:0] W_CONV2_5_1_q0;
reg   [4:0] W_CONV2_5_2_address0;
reg    W_CONV2_5_2_ce0;
reg    W_CONV2_5_2_we0;
wire   [31:0] W_CONV2_5_2_q0;
reg   [4:0] W_CONV2_5_3_address0;
reg    W_CONV2_5_3_ce0;
reg    W_CONV2_5_3_we0;
wire   [31:0] W_CONV2_5_3_q0;
reg   [4:0] W_CONV2_5_4_address0;
reg    W_CONV2_5_4_ce0;
reg    W_CONV2_5_4_we0;
wire   [31:0] W_CONV2_5_4_q0;
reg   [4:0] W_CONV2_5_5_address0;
reg    W_CONV2_5_5_ce0;
reg    W_CONV2_5_5_we0;
wire   [31:0] W_CONV2_5_5_q0;
reg   [4:0] W_CONV2_6_0_address0;
reg    W_CONV2_6_0_ce0;
reg    W_CONV2_6_0_we0;
wire   [31:0] W_CONV2_6_0_q0;
reg   [4:0] W_CONV2_6_1_address0;
reg    W_CONV2_6_1_ce0;
reg    W_CONV2_6_1_we0;
wire   [31:0] W_CONV2_6_1_q0;
reg   [4:0] W_CONV2_6_2_address0;
reg    W_CONV2_6_2_ce0;
reg    W_CONV2_6_2_we0;
wire   [31:0] W_CONV2_6_2_q0;
reg   [4:0] W_CONV2_6_3_address0;
reg    W_CONV2_6_3_ce0;
reg    W_CONV2_6_3_we0;
wire   [31:0] W_CONV2_6_3_q0;
reg   [4:0] W_CONV2_6_4_address0;
reg    W_CONV2_6_4_ce0;
reg    W_CONV2_6_4_we0;
wire   [31:0] W_CONV2_6_4_q0;
reg   [4:0] W_CONV2_6_5_address0;
reg    W_CONV2_6_5_ce0;
reg    W_CONV2_6_5_we0;
wire   [31:0] W_CONV2_6_5_q0;
reg   [4:0] W_CONV2_7_0_address0;
reg    W_CONV2_7_0_ce0;
reg    W_CONV2_7_0_we0;
wire   [31:0] W_CONV2_7_0_q0;
reg   [4:0] W_CONV2_7_1_address0;
reg    W_CONV2_7_1_ce0;
reg    W_CONV2_7_1_we0;
wire   [31:0] W_CONV2_7_1_q0;
reg   [4:0] W_CONV2_7_2_address0;
reg    W_CONV2_7_2_ce0;
reg    W_CONV2_7_2_we0;
wire   [31:0] W_CONV2_7_2_q0;
reg   [4:0] W_CONV2_7_3_address0;
reg    W_CONV2_7_3_ce0;
reg    W_CONV2_7_3_we0;
wire   [31:0] W_CONV2_7_3_q0;
reg   [4:0] W_CONV2_7_4_address0;
reg    W_CONV2_7_4_ce0;
reg    W_CONV2_7_4_we0;
wire   [31:0] W_CONV2_7_4_q0;
reg   [4:0] W_CONV2_7_5_address0;
reg    W_CONV2_7_5_ce0;
reg    W_CONV2_7_5_we0;
wire   [31:0] W_CONV2_7_5_q0;
reg   [4:0] W_CONV2_8_0_address0;
reg    W_CONV2_8_0_ce0;
reg    W_CONV2_8_0_we0;
wire   [31:0] W_CONV2_8_0_q0;
reg   [4:0] W_CONV2_8_1_address0;
reg    W_CONV2_8_1_ce0;
reg    W_CONV2_8_1_we0;
wire   [31:0] W_CONV2_8_1_q0;
reg   [4:0] W_CONV2_8_2_address0;
reg    W_CONV2_8_2_ce0;
reg    W_CONV2_8_2_we0;
wire   [31:0] W_CONV2_8_2_q0;
reg   [4:0] W_CONV2_8_3_address0;
reg    W_CONV2_8_3_ce0;
reg    W_CONV2_8_3_we0;
wire   [31:0] W_CONV2_8_3_q0;
reg   [4:0] W_CONV2_8_4_address0;
reg    W_CONV2_8_4_ce0;
reg    W_CONV2_8_4_we0;
wire   [31:0] W_CONV2_8_4_q0;
reg   [4:0] W_CONV2_8_5_address0;
reg    W_CONV2_8_5_ce0;
reg    W_CONV2_8_5_we0;
wire   [31:0] W_CONV2_8_5_q0;
reg   [4:0] W_CONV2_9_0_address0;
reg    W_CONV2_9_0_ce0;
reg    W_CONV2_9_0_we0;
wire   [31:0] W_CONV2_9_0_q0;
reg   [4:0] W_CONV2_9_1_address0;
reg    W_CONV2_9_1_ce0;
reg    W_CONV2_9_1_we0;
wire   [31:0] W_CONV2_9_1_q0;
reg   [4:0] W_CONV2_9_2_address0;
reg    W_CONV2_9_2_ce0;
reg    W_CONV2_9_2_we0;
wire   [31:0] W_CONV2_9_2_q0;
reg   [4:0] W_CONV2_9_3_address0;
reg    W_CONV2_9_3_ce0;
reg    W_CONV2_9_3_we0;
wire   [31:0] W_CONV2_9_3_q0;
reg   [4:0] W_CONV2_9_4_address0;
reg    W_CONV2_9_4_ce0;
reg    W_CONV2_9_4_we0;
wire   [31:0] W_CONV2_9_4_q0;
reg   [4:0] W_CONV2_9_5_address0;
reg    W_CONV2_9_5_ce0;
reg    W_CONV2_9_5_we0;
wire   [31:0] W_CONV2_9_5_q0;
reg   [4:0] W_CONV2_10_0_address0;
reg    W_CONV2_10_0_ce0;
reg    W_CONV2_10_0_we0;
wire   [31:0] W_CONV2_10_0_q0;
reg   [4:0] W_CONV2_10_1_address0;
reg    W_CONV2_10_1_ce0;
reg    W_CONV2_10_1_we0;
wire   [31:0] W_CONV2_10_1_q0;
reg   [4:0] W_CONV2_10_2_address0;
reg    W_CONV2_10_2_ce0;
reg    W_CONV2_10_2_we0;
wire   [31:0] W_CONV2_10_2_q0;
reg   [4:0] W_CONV2_10_3_address0;
reg    W_CONV2_10_3_ce0;
reg    W_CONV2_10_3_we0;
wire   [31:0] W_CONV2_10_3_q0;
reg   [4:0] W_CONV2_10_4_address0;
reg    W_CONV2_10_4_ce0;
reg    W_CONV2_10_4_we0;
wire   [31:0] W_CONV2_10_4_q0;
reg   [4:0] W_CONV2_10_5_address0;
reg    W_CONV2_10_5_ce0;
reg    W_CONV2_10_5_we0;
wire   [31:0] W_CONV2_10_5_q0;
reg   [4:0] W_CONV2_11_0_address0;
reg    W_CONV2_11_0_ce0;
reg    W_CONV2_11_0_we0;
wire   [31:0] W_CONV2_11_0_q0;
reg   [4:0] W_CONV2_11_1_address0;
reg    W_CONV2_11_1_ce0;
reg    W_CONV2_11_1_we0;
wire   [31:0] W_CONV2_11_1_q0;
reg   [4:0] W_CONV2_11_2_address0;
reg    W_CONV2_11_2_ce0;
reg    W_CONV2_11_2_we0;
wire   [31:0] W_CONV2_11_2_q0;
reg   [4:0] W_CONV2_11_3_address0;
reg    W_CONV2_11_3_ce0;
reg    W_CONV2_11_3_we0;
wire   [31:0] W_CONV2_11_3_q0;
reg   [4:0] W_CONV2_11_4_address0;
reg    W_CONV2_11_4_ce0;
reg    W_CONV2_11_4_we0;
wire   [31:0] W_CONV2_11_4_q0;
reg   [4:0] W_CONV2_11_5_address0;
reg    W_CONV2_11_5_ce0;
reg    W_CONV2_11_5_we0;
wire   [31:0] W_CONV2_11_5_q0;
reg   [4:0] W_CONV2_12_0_address0;
reg    W_CONV2_12_0_ce0;
reg    W_CONV2_12_0_we0;
wire   [31:0] W_CONV2_12_0_q0;
reg   [4:0] W_CONV2_12_1_address0;
reg    W_CONV2_12_1_ce0;
reg    W_CONV2_12_1_we0;
wire   [31:0] W_CONV2_12_1_q0;
reg   [4:0] W_CONV2_12_2_address0;
reg    W_CONV2_12_2_ce0;
reg    W_CONV2_12_2_we0;
wire   [31:0] W_CONV2_12_2_q0;
reg   [4:0] W_CONV2_12_3_address0;
reg    W_CONV2_12_3_ce0;
reg    W_CONV2_12_3_we0;
wire   [31:0] W_CONV2_12_3_q0;
reg   [4:0] W_CONV2_12_4_address0;
reg    W_CONV2_12_4_ce0;
reg    W_CONV2_12_4_we0;
wire   [31:0] W_CONV2_12_4_q0;
reg   [4:0] W_CONV2_12_5_address0;
reg    W_CONV2_12_5_ce0;
reg    W_CONV2_12_5_we0;
wire   [31:0] W_CONV2_12_5_q0;
reg   [4:0] W_CONV2_13_0_address0;
reg    W_CONV2_13_0_ce0;
reg    W_CONV2_13_0_we0;
wire   [31:0] W_CONV2_13_0_q0;
reg   [4:0] W_CONV2_13_1_address0;
reg    W_CONV2_13_1_ce0;
reg    W_CONV2_13_1_we0;
wire   [31:0] W_CONV2_13_1_q0;
reg   [4:0] W_CONV2_13_2_address0;
reg    W_CONV2_13_2_ce0;
reg    W_CONV2_13_2_we0;
wire   [31:0] W_CONV2_13_2_q0;
reg   [4:0] W_CONV2_13_3_address0;
reg    W_CONV2_13_3_ce0;
reg    W_CONV2_13_3_we0;
wire   [31:0] W_CONV2_13_3_q0;
reg   [4:0] W_CONV2_13_4_address0;
reg    W_CONV2_13_4_ce0;
reg    W_CONV2_13_4_we0;
wire   [31:0] W_CONV2_13_4_q0;
reg   [4:0] W_CONV2_13_5_address0;
reg    W_CONV2_13_5_ce0;
reg    W_CONV2_13_5_we0;
wire   [31:0] W_CONV2_13_5_q0;
reg   [4:0] W_CONV2_14_0_address0;
reg    W_CONV2_14_0_ce0;
reg    W_CONV2_14_0_we0;
wire   [31:0] W_CONV2_14_0_q0;
reg   [4:0] W_CONV2_14_1_address0;
reg    W_CONV2_14_1_ce0;
reg    W_CONV2_14_1_we0;
wire   [31:0] W_CONV2_14_1_q0;
reg   [4:0] W_CONV2_14_2_address0;
reg    W_CONV2_14_2_ce0;
reg    W_CONV2_14_2_we0;
wire   [31:0] W_CONV2_14_2_q0;
reg   [4:0] W_CONV2_14_3_address0;
reg    W_CONV2_14_3_ce0;
reg    W_CONV2_14_3_we0;
wire   [31:0] W_CONV2_14_3_q0;
reg   [4:0] W_CONV2_14_4_address0;
reg    W_CONV2_14_4_ce0;
reg    W_CONV2_14_4_we0;
wire   [31:0] W_CONV2_14_4_q0;
reg   [4:0] W_CONV2_14_5_address0;
reg    W_CONV2_14_5_ce0;
reg    W_CONV2_14_5_we0;
wire   [31:0] W_CONV2_14_5_q0;
reg   [4:0] W_CONV2_15_0_address0;
reg    W_CONV2_15_0_ce0;
reg    W_CONV2_15_0_we0;
wire   [31:0] W_CONV2_15_0_q0;
reg   [4:0] W_CONV2_15_1_address0;
reg    W_CONV2_15_1_ce0;
reg    W_CONV2_15_1_we0;
wire   [31:0] W_CONV2_15_1_q0;
reg   [4:0] W_CONV2_15_2_address0;
reg    W_CONV2_15_2_ce0;
reg    W_CONV2_15_2_we0;
wire   [31:0] W_CONV2_15_2_q0;
reg   [4:0] W_CONV2_15_3_address0;
reg    W_CONV2_15_3_ce0;
reg    W_CONV2_15_3_we0;
wire   [31:0] W_CONV2_15_3_q0;
reg   [4:0] W_CONV2_15_4_address0;
reg    W_CONV2_15_4_ce0;
reg    W_CONV2_15_4_we0;
wire   [31:0] W_CONV2_15_4_q0;
reg   [4:0] W_CONV2_15_5_address0;
reg    W_CONV2_15_5_ce0;
reg    W_CONV2_15_5_we0;
wire   [31:0] W_CONV2_15_5_q0;
reg   [6:0] conv2_buff_0_address0;
reg    conv2_buff_0_ce0;
reg    conv2_buff_0_we0;
reg   [31:0] conv2_buff_0_d0;
wire   [31:0] conv2_buff_0_q0;
reg   [6:0] conv2_buff_0_address1;
reg    conv2_buff_0_ce1;
wire   [31:0] conv2_buff_0_q1;
reg   [6:0] conv2_buff_1_address0;
reg    conv2_buff_1_ce0;
reg    conv2_buff_1_we0;
reg   [31:0] conv2_buff_1_d0;
wire   [31:0] conv2_buff_1_q0;
reg   [6:0] conv2_buff_1_address1;
reg    conv2_buff_1_ce1;
wire   [31:0] conv2_buff_1_q1;
reg   [6:0] conv2_buff_2_address0;
reg    conv2_buff_2_ce0;
reg    conv2_buff_2_we0;
reg   [31:0] conv2_buff_2_d0;
wire   [31:0] conv2_buff_2_q0;
reg   [6:0] conv2_buff_2_address1;
reg    conv2_buff_2_ce1;
wire   [31:0] conv2_buff_2_q1;
reg   [6:0] conv2_buff_3_address0;
reg    conv2_buff_3_ce0;
reg    conv2_buff_3_we0;
reg   [31:0] conv2_buff_3_d0;
wire   [31:0] conv2_buff_3_q0;
reg   [6:0] conv2_buff_3_address1;
reg    conv2_buff_3_ce1;
wire   [31:0] conv2_buff_3_q1;
reg   [6:0] conv2_buff_4_address0;
reg    conv2_buff_4_ce0;
reg    conv2_buff_4_we0;
reg   [31:0] conv2_buff_4_d0;
wire   [31:0] conv2_buff_4_q0;
reg   [6:0] conv2_buff_4_address1;
reg    conv2_buff_4_ce1;
wire   [31:0] conv2_buff_4_q1;
reg   [6:0] conv2_buff_5_address0;
reg    conv2_buff_5_ce0;
reg    conv2_buff_5_we0;
reg   [31:0] conv2_buff_5_d0;
wire   [31:0] conv2_buff_5_q0;
reg   [6:0] conv2_buff_5_address1;
reg    conv2_buff_5_ce1;
wire   [31:0] conv2_buff_5_q1;
reg   [6:0] conv2_buff_6_address0;
reg    conv2_buff_6_ce0;
reg    conv2_buff_6_we0;
reg   [31:0] conv2_buff_6_d0;
wire   [31:0] conv2_buff_6_q0;
reg   [6:0] conv2_buff_6_address1;
reg    conv2_buff_6_ce1;
wire   [31:0] conv2_buff_6_q1;
reg   [6:0] conv2_buff_7_address0;
reg    conv2_buff_7_ce0;
reg    conv2_buff_7_we0;
reg   [31:0] conv2_buff_7_d0;
wire   [31:0] conv2_buff_7_q0;
reg   [6:0] conv2_buff_7_address1;
reg    conv2_buff_7_ce1;
wire   [31:0] conv2_buff_7_q1;
reg   [6:0] conv2_buff_8_address0;
reg    conv2_buff_8_ce0;
reg    conv2_buff_8_we0;
reg   [31:0] conv2_buff_8_d0;
wire   [31:0] conv2_buff_8_q0;
reg   [6:0] conv2_buff_8_address1;
reg    conv2_buff_8_ce1;
wire   [31:0] conv2_buff_8_q1;
reg   [6:0] conv2_buff_9_address0;
reg    conv2_buff_9_ce0;
reg    conv2_buff_9_we0;
reg   [31:0] conv2_buff_9_d0;
wire   [31:0] conv2_buff_9_q0;
reg   [6:0] conv2_buff_9_address1;
reg    conv2_buff_9_ce1;
wire   [31:0] conv2_buff_9_q1;
reg   [6:0] conv2_buff_10_address0;
reg    conv2_buff_10_ce0;
reg    conv2_buff_10_we0;
reg   [31:0] conv2_buff_10_d0;
wire   [31:0] conv2_buff_10_q0;
reg   [6:0] conv2_buff_10_address1;
reg    conv2_buff_10_ce1;
wire   [31:0] conv2_buff_10_q1;
reg   [6:0] conv2_buff_11_address0;
reg    conv2_buff_11_ce0;
reg    conv2_buff_11_we0;
reg   [31:0] conv2_buff_11_d0;
wire   [31:0] conv2_buff_11_q0;
reg   [6:0] conv2_buff_11_address1;
reg    conv2_buff_11_ce1;
wire   [31:0] conv2_buff_11_q1;
reg   [6:0] conv2_buff_12_address0;
reg    conv2_buff_12_ce0;
reg    conv2_buff_12_we0;
reg   [31:0] conv2_buff_12_d0;
wire   [31:0] conv2_buff_12_q0;
reg   [6:0] conv2_buff_12_address1;
reg    conv2_buff_12_ce1;
wire   [31:0] conv2_buff_12_q1;
reg   [6:0] conv2_buff_13_address0;
reg    conv2_buff_13_ce0;
reg    conv2_buff_13_we0;
reg   [31:0] conv2_buff_13_d0;
wire   [31:0] conv2_buff_13_q0;
reg   [6:0] conv2_buff_13_address1;
reg    conv2_buff_13_ce1;
wire   [31:0] conv2_buff_13_q1;
reg   [6:0] conv2_buff_14_address0;
reg    conv2_buff_14_ce0;
reg    conv2_buff_14_we0;
reg   [31:0] conv2_buff_14_d0;
wire   [31:0] conv2_buff_14_q0;
reg   [6:0] conv2_buff_14_address1;
reg    conv2_buff_14_ce1;
wire   [31:0] conv2_buff_14_q1;
reg   [6:0] conv2_buff_15_address0;
reg    conv2_buff_15_ce0;
reg    conv2_buff_15_we0;
reg   [31:0] conv2_buff_15_d0;
wire   [31:0] conv2_buff_15_q0;
reg   [6:0] conv2_buff_15_address1;
reg    conv2_buff_15_ce1;
wire   [31:0] conv2_buff_15_q1;
reg   [31:0] B_CONV2_0;
reg   [31:0] B_CONV2_1;
reg   [31:0] B_CONV2_2;
reg   [31:0] B_CONV2_3;
reg   [31:0] B_CONV2_4;
reg   [31:0] B_CONV2_5;
reg   [31:0] B_CONV2_6;
reg   [31:0] B_CONV2_7;
reg   [31:0] B_CONV2_8;
reg   [31:0] B_CONV2_9;
reg   [31:0] B_CONV2_10;
reg   [31:0] B_CONV2_11;
reg   [31:0] B_CONV2_12;
reg   [31:0] B_CONV2_13;
reg   [31:0] B_CONV2_14;
reg   [31:0] B_CONV2_15;
reg   [4:0] conv_out2_0_address0;
reg    conv_out2_0_ce0;
reg    conv_out2_0_we0;
wire   [31:0] conv_out2_0_q0;
reg   [4:0] conv_out2_1_address0;
reg    conv_out2_1_ce0;
reg    conv_out2_1_we0;
wire   [31:0] conv_out2_1_q0;
reg   [4:0] conv_out2_2_address0;
reg    conv_out2_2_ce0;
reg    conv_out2_2_we0;
wire   [31:0] conv_out2_2_q0;
reg   [4:0] conv_out2_3_address0;
reg    conv_out2_3_ce0;
reg    conv_out2_3_we0;
wire   [31:0] conv_out2_3_q0;
reg   [4:0] conv_out2_4_address0;
reg    conv_out2_4_ce0;
reg    conv_out2_4_we0;
wire   [31:0] conv_out2_4_q0;
reg   [4:0] conv_out2_5_address0;
reg    conv_out2_5_ce0;
reg    conv_out2_5_we0;
wire   [31:0] conv_out2_5_q0;
reg   [4:0] conv_out2_6_address0;
reg    conv_out2_6_ce0;
reg    conv_out2_6_we0;
wire   [31:0] conv_out2_6_q0;
reg   [4:0] conv_out2_7_address0;
reg    conv_out2_7_ce0;
reg    conv_out2_7_we0;
wire   [31:0] conv_out2_7_q0;
reg   [4:0] conv_out2_8_address0;
reg    conv_out2_8_ce0;
reg    conv_out2_8_we0;
wire   [31:0] conv_out2_8_q0;
reg   [4:0] conv_out2_9_address0;
reg    conv_out2_9_ce0;
reg    conv_out2_9_we0;
wire   [31:0] conv_out2_9_q0;
reg   [4:0] conv_out2_10_address0;
reg    conv_out2_10_ce0;
reg    conv_out2_10_we0;
wire   [31:0] conv_out2_10_q0;
reg   [4:0] conv_out2_11_address0;
reg    conv_out2_11_ce0;
reg    conv_out2_11_we0;
wire   [31:0] conv_out2_11_q0;
reg   [4:0] conv_out2_12_address0;
reg    conv_out2_12_ce0;
reg    conv_out2_12_we0;
wire   [31:0] conv_out2_12_q0;
reg   [4:0] conv_out2_13_address0;
reg    conv_out2_13_ce0;
reg    conv_out2_13_we0;
wire   [31:0] conv_out2_13_q0;
reg   [4:0] conv_out2_14_address0;
reg    conv_out2_14_ce0;
reg    conv_out2_14_we0;
wire   [31:0] conv_out2_14_q0;
reg   [4:0] conv_out2_15_address0;
reg    conv_out2_15_ce0;
reg    conv_out2_15_we0;
wire   [31:0] conv_out2_15_q0;
reg    FM_DDR_BUFF1_blk_n_AW;
wire    ap_CS_fsm_state88;
reg    FM_DDR_BUFF1_blk_n_W;
reg    ap_enable_reg_pp6_iter2;
wire    ap_block_pp6_stage0;
reg   [0:0] exitcond6_reg_8488;
reg   [0:0] exitcond6_reg_8488_pp6_iter1_reg;
reg    FM_DDR_BUFF1_blk_n_B;
wire    ap_CS_fsm_state96;
reg    FM_DDR_BUFF2_blk_n_AR;
wire    ap_CS_fsm_state10;
reg    FM_DDR_BUFF2_blk_n_R;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond3_reg_6762;
reg    WEIGHT_blk_n_AR;
wire    ap_CS_fsm_state20;
reg    WEIGHT_blk_n_R;
reg    ap_enable_reg_pp2_iter10;
wire    ap_block_pp2_stage0;
reg   [0:0] exitcond5_reg_6806;
reg   [0:0] exitcond5_reg_6806_pp2_iter9_reg;
reg    BIAS_blk_n_AR;
reg    BIAS_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [4:0] indvar_reg_4036;
reg   [10:0] indvar1_reg_4047;
reg   [21:0] phi_mul_reg_4058;
reg   [10:0] phi_urem_reg_4069;
reg   [11:0] indvar4_reg_4080;
reg   [24:0] phi_mul1_reg_4091;
reg   [11:0] phi_urem1_reg_4102;
reg   [17:0] indvar_flatten1_reg_4113;
reg   [2:0] kr_reg_4124;
reg   [16:0] indvar_flatten2_reg_4136;
reg   [2:0] kc_reg_4148;
reg   [13:0] indvar_flatten3_reg_4159;
reg   [3:0] r_reg_4171;
reg   [10:0] indvar_flatten4_reg_4182;
reg   [3:0] c_reg_4194;
reg   [7:0] indvar_flatten_reg_4205;
reg   [4:0] chl_out_reg_4217;
reg   [2:0] chl_in_reg_4229;
reg   [10:0] indvar_flatten5_reg_4241;
reg   [3:0] r1_reg_4252;
reg   [8:0] indvar_flatten6_reg_4263;
reg   [3:0] c2_reg_4275;
reg   [4:0] chl_reg_4286;
reg   [8:0] indvar_flatten7_reg_4335;
reg   [3:0] r3_reg_4346;
reg   [7:0] indvar_flatten8_reg_4357;
reg   [3:0] c4_reg_4369;
reg   [4:0] chl5_reg_4380;
reg   [8:0] indvar6_reg_4391;
reg   [18:0] phi_mul2_reg_4402;
reg   [8:0] phi_urem2_reg_4413;
wire   [31:0] grp_fu_4424_p2;
reg   [31:0] reg_4533;
wire    ap_CS_fsm_pp3_stage4;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_state44_pp3_stage4_iter0;
wire    ap_block_state52_pp3_stage4_iter1;
wire    ap_block_pp3_stage4_11001;
reg   [0:0] exitcond_flatten4_reg_6958;
reg   [0:0] exitcond_flatten4_reg_6958_pp3_iter1_reg;
wire    ap_CS_fsm_pp5_stage1;
wire    ap_block_state67_pp5_stage1_iter0;
wire    ap_block_state69_pp5_stage1_iter1;
wire    ap_block_state71_pp5_stage1_iter2;
wire    ap_block_state73_pp5_stage1_iter3;
wire    ap_block_state75_pp5_stage1_iter4;
wire    ap_block_state77_pp5_stage1_iter5;
wire    ap_block_state79_pp5_stage1_iter6;
wire    ap_block_state81_pp5_stage1_iter7;
wire    ap_block_state83_pp5_stage1_iter8;
wire    ap_block_state85_pp5_stage1_iter9;
wire    ap_block_state87_pp5_stage1_iter10;
wire    ap_block_pp5_stage1_11001;
wire    ap_CS_fsm_pp4_stage7;
reg    ap_enable_reg_pp4_iter0;
wire    ap_block_state62_pp4_stage7_iter0;
wire    ap_block_pp4_stage7_11001;
reg   [0:0] exitcond_flatten6_reg_7797;
reg    ap_enable_reg_pp5_iter3;
reg   [0:0] exitcond_flatten8_reg_8044;
reg   [0:0] exitcond_flatten8_reg_8044_pp5_iter3_reg;
reg    ap_sig_ioackin_m_axi_BIAS_ARREADY;
wire   [0:0] exitcond2_fu_4562_p2;
wire    ap_block_state8_pp0_stage0_iter0;
reg    ap_block_state9_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [4:0] indvar_next_fu_4568_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] tmp_fu_4574_p1;
reg   [3:0] tmp_reg_6758;
wire   [0:0] exitcond3_fu_4674_p2;
wire    ap_block_state17_pp1_stage0_iter0;
reg    ap_block_state18_pp1_stage0_iter1;
wire    ap_block_state19_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
wire   [10:0] indvar_next1_fu_4680_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [21:0] next_mul_fu_4686_p2;
wire   [7:0] tmp_5_fu_4692_p1;
reg   [7:0] tmp_5_reg_6776;
reg   [7:0] tmp_5_reg_6776_pp1_iter1_reg;
reg   [2:0] div_t_reg_6781;
reg   [2:0] div_t_reg_6781_pp1_iter1_reg;
wire   [10:0] idx_urem_fu_4718_p3;
reg   [31:0] FM_DDR_BUFF2_read_reg_6790;
reg    ap_sig_ioackin_m_axi_WEIGHT_ARREADY;
wire   [0:0] exitcond5_fu_4742_p2;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state27_pp2_stage0_iter0;
wire    ap_block_state28_pp2_stage0_iter1;
wire    ap_block_state29_pp2_stage0_iter2;
wire    ap_block_state30_pp2_stage0_iter3;
wire    ap_block_state31_pp2_stage0_iter4;
wire    ap_block_state32_pp2_stage0_iter5;
wire    ap_block_state33_pp2_stage0_iter6;
wire    ap_block_state34_pp2_stage0_iter7;
wire    ap_block_state35_pp2_stage0_iter8;
wire    ap_block_state36_pp2_stage0_iter9;
reg    ap_block_state37_pp2_stage0_iter10;
wire    ap_block_state38_pp2_stage0_iter11;
reg    ap_block_pp2_stage0_11001;
reg   [0:0] exitcond5_reg_6806_pp2_iter1_reg;
reg   [0:0] exitcond5_reg_6806_pp2_iter2_reg;
reg   [0:0] exitcond5_reg_6806_pp2_iter3_reg;
reg   [0:0] exitcond5_reg_6806_pp2_iter4_reg;
reg   [0:0] exitcond5_reg_6806_pp2_iter5_reg;
reg   [0:0] exitcond5_reg_6806_pp2_iter6_reg;
reg   [0:0] exitcond5_reg_6806_pp2_iter7_reg;
reg   [0:0] exitcond5_reg_6806_pp2_iter8_reg;
wire   [11:0] indvar_next2_fu_4748_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [24:0] next_mul1_fu_4754_p2;
wire   [7:0] tmp_6_fu_4760_p1;
reg   [3:0] div57_t_reg_6825;
reg   [3:0] div57_t_reg_6825_pp2_iter1_reg;
reg   [3:0] div57_t_reg_6825_pp2_iter2_reg;
reg   [3:0] div57_t_reg_6825_pp2_iter3_reg;
reg   [3:0] div57_t_reg_6825_pp2_iter4_reg;
reg   [3:0] div57_t_reg_6825_pp2_iter5_reg;
reg   [3:0] div57_t_reg_6825_pp2_iter6_reg;
reg   [3:0] div57_t_reg_6825_pp2_iter7_reg;
reg   [3:0] div57_t_reg_6825_pp2_iter8_reg;
reg   [3:0] div57_t_reg_6825_pp2_iter9_reg;
reg   [3:0] div57_t_reg_6825_pp2_iter10_reg;
reg   [2:0] div58_t_reg_6829;
reg   [2:0] div58_t_reg_6829_pp2_iter1_reg;
reg   [2:0] div58_t_reg_6829_pp2_iter2_reg;
reg   [2:0] div58_t_reg_6829_pp2_iter3_reg;
reg   [2:0] div58_t_reg_6829_pp2_iter4_reg;
reg   [2:0] div58_t_reg_6829_pp2_iter5_reg;
reg   [2:0] div58_t_reg_6829_pp2_iter6_reg;
reg   [2:0] div58_t_reg_6829_pp2_iter7_reg;
reg   [2:0] div58_t_reg_6829_pp2_iter8_reg;
reg   [2:0] div58_t_reg_6829_pp2_iter9_reg;
reg   [2:0] div58_t_reg_6829_pp2_iter10_reg;
wire   [11:0] idx_urem1_fu_4812_p3;
reg   [31:0] WEIGHT_addr_read_reg_6838;
wire   [3:0] tmp_4_fu_4932_p2;
reg   [3:0] tmp_4_reg_6938;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state40_pp3_stage0_iter0;
wire    ap_block_state48_pp3_stage0_iter1;
wire    ap_block_pp3_stage0_11001;
wire   [3:0] tmp_8_fu_4938_p2;
reg   [3:0] tmp_8_reg_6943;
wire   [3:0] tmp_10_fu_4944_p1;
reg   [3:0] tmp_10_reg_6948;
wire   [6:0] tmp_s_fu_4966_p2;
reg   [6:0] tmp_s_reg_6953;
wire   [0:0] exitcond_flatten4_fu_4972_p2;
wire   [17:0] indvar_flatten_next4_fu_4978_p2;
reg   [17:0] indvar_flatten_next4_reg_6962;
reg    ap_enable_reg_pp3_iter0;
wire   [2:0] kr_1_fu_4984_p2;
reg   [2:0] kr_1_reg_6967;
wire   [0:0] exitcond_flatten_fu_4990_p2;
reg   [0:0] exitcond_flatten_reg_6973;
wire   [2:0] kc_mid_fu_4996_p3;
reg   [2:0] kc_mid_reg_6982;
wire   [0:0] not_exitcond_flatten_fu_5004_p2;
reg   [0:0] not_exitcond_flatten_reg_6987;
wire   [0:0] exitcond_flatten105_s_fu_5040_p2;
reg   [0:0] exitcond_flatten105_s_reg_6992;
wire   [2:0] kc_1_fu_5046_p2;
reg   [2:0] kc_1_reg_6999;
wire   [0:0] tmp_14_fu_5052_p2;
reg   [0:0] tmp_14_reg_7005;
wire   [3:0] r_mid_fu_5058_p3;
reg   [3:0] r_mid_reg_7011;
wire   [0:0] not_exitcond_flatten_3_fu_5072_p2;
reg   [0:0] not_exitcond_flatten_3_reg_7017;
wire   [0:0] exitcond_flatten_mid_3_fu_5078_p2;
reg   [0:0] exitcond_flatten_mid_3_reg_7022;
wire   [0:0] exitcond_flatten65_m_1_fu_5084_p2;
reg   [0:0] exitcond_flatten65_m_1_reg_7028;
wire   [0:0] tmp_16_fu_5090_p2;
reg   [0:0] tmp_16_reg_7037;
wire   [0:0] tmp_17_fu_5096_p2;
reg   [0:0] tmp_17_reg_7042;
wire   [3:0] c_mid1_fu_5102_p3;
reg   [3:0] c_mid1_reg_7047;
wire   [0:0] not_exitcond_flatten_4_fu_5110_p2;
reg   [0:0] not_exitcond_flatten_4_reg_7053;
wire   [2:0] kr_cast_mid2_fu_5116_p3;
reg   [2:0] kr_cast_mid2_reg_7059;
wire    ap_CS_fsm_pp3_stage1;
wire    ap_block_state41_pp3_stage1_iter0;
wire    ap_block_state49_pp3_stage1_iter1;
wire    ap_block_pp3_stage1_11001;
wire   [2:0] kc_cast_mid2_fu_5174_p3;
reg   [2:0] kc_cast_mid2_reg_7064;
wire   [3:0] r_3_fu_5315_p2;
reg   [3:0] r_3_reg_7549;
wire   [0:0] exitcond_flatten_mid_4_fu_5375_p2;
reg   [0:0] exitcond_flatten_mid_4_reg_7554;
wire   [3:0] c_3_fu_5379_p2;
reg   [3:0] c_3_reg_7559;
wire   [0:0] tmp_27_fu_5389_p2;
reg   [0:0] tmp_27_reg_7564;
wire   [4:0] chl_out_mid1_fu_5394_p3;
reg   [4:0] chl_out_mid1_reg_7569;
wire   [8:0] tmp_29_fu_5420_p2;
reg   [8:0] tmp_29_reg_7574;
wire   [0:0] exitcond4_mid3_fu_5450_p2;
reg   [0:0] exitcond4_mid3_reg_7579;
wire   [4:0] chl_out_1_fu_5456_p2;
reg   [4:0] chl_out_1_reg_7584;
wire   [2:0] chl_in_mid2_fu_5478_p3;
reg   [2:0] chl_in_mid2_reg_7589;
wire   [3:0] chl_out_t_mid2_fu_5490_p3;
reg   [3:0] chl_out_t_mid2_reg_7595;
reg   [3:0] chl_out_t_mid2_reg_7595_pp3_iter1_reg;
wire   [6:0] tmp_58_fu_5534_p2;
reg   [6:0] tmp_58_reg_7600;
wire    ap_CS_fsm_pp3_stage2;
wire    ap_block_state42_pp3_stage2_iter0;
wire    ap_block_state50_pp3_stage2_iter1;
wire    ap_block_pp3_stage2_11001;
wire   [31:0] tmp_59_fu_5549_p98;
reg   [31:0] tmp_59_reg_7635;
wire   [7:0] indvar_flatten_op_fu_5746_p2;
reg   [7:0] indvar_flatten_op_reg_7640;
wire   [10:0] indvar_flatten63_op_fu_5752_p2;
reg   [10:0] indvar_flatten63_op_reg_7645;
wire   [13:0] indvar_flatten103_op_fu_5758_p2;
reg   [13:0] indvar_flatten103_op_reg_7650;
wire   [16:0] indvar_flatten253_op_fu_5764_p2;
reg   [16:0] indvar_flatten253_op_reg_7655;
wire   [3:0] tmp_15_mid2_fu_5770_p3;
reg   [3:0] tmp_15_mid2_reg_7660;
wire    ap_CS_fsm_pp3_stage3;
wire    ap_block_state43_pp3_stage3_iter0;
wire    ap_block_state51_pp3_stage3_iter1;
wire    ap_block_pp3_stage3_11001;
wire   [31:0] tmp_56_fu_5775_p8;
reg   [31:0] tmp_56_reg_7667;
wire   [7:0] indvar_flatten_next_fu_5792_p3;
reg   [7:0] indvar_flatten_next_reg_7672;
wire   [10:0] indvar_flatten_next1_fu_5798_p3;
reg   [10:0] indvar_flatten_next1_reg_7677;
wire   [3:0] tmp_27_mid2_fu_5832_p3;
reg   [3:0] tmp_27_mid2_reg_7682;
wire    ap_CS_fsm_pp3_stage6;
wire    ap_block_state46_pp3_stage6_iter0;
wire    ap_block_pp3_stage6_11001;
reg   [6:0] conv2_buff_0_addr_reg_7687;
reg   [6:0] conv2_buff_1_addr_reg_7692;
reg   [6:0] conv2_buff_10_addr_reg_7697;
reg   [6:0] conv2_buff_11_addr_reg_7702;
reg   [6:0] conv2_buff_12_addr_reg_7707;
reg   [6:0] conv2_buff_13_addr_reg_7712;
reg   [6:0] conv2_buff_14_addr_reg_7717;
reg   [6:0] conv2_buff_15_addr_reg_7722;
reg   [6:0] conv2_buff_2_addr_reg_7727;
reg   [6:0] conv2_buff_3_addr_reg_7732;
reg   [6:0] conv2_buff_4_addr_reg_7737;
reg   [6:0] conv2_buff_5_addr_reg_7742;
reg   [6:0] conv2_buff_6_addr_reg_7747;
reg   [6:0] conv2_buff_7_addr_reg_7752;
reg   [6:0] conv2_buff_8_addr_reg_7757;
reg   [6:0] conv2_buff_9_addr_reg_7762;
wire   [4:0] chl_out_mid2_fu_5867_p3;
reg   [4:0] chl_out_mid2_reg_7767;
wire   [13:0] indvar_flatten_next2_fu_5872_p3;
reg   [13:0] indvar_flatten_next2_reg_7772;
wire   [31:0] grp_fu_4433_p2;
reg   [31:0] tmp_36_reg_7777;
wire    ap_CS_fsm_pp3_stage7;
wire    ap_block_state47_pp3_stage7_iter0;
wire    ap_block_pp3_stage7_11001;
wire   [31:0] tmp_60_fu_5878_p18;
reg   [31:0] tmp_60_reg_7782;
wire   [2:0] chl_in_1_fu_5915_p2;
reg   [2:0] chl_in_1_reg_7787;
wire   [16:0] indvar_flatten_next3_fu_5920_p3;
reg   [16:0] indvar_flatten_next3_reg_7792;
wire   [0:0] exitcond_flatten6_fu_5926_p2;
wire    ap_CS_fsm_pp4_stage0;
wire    ap_block_state55_pp4_stage0_iter0;
wire    ap_block_state64_pp4_stage0_iter1;
wire    ap_block_pp4_stage0_11001;
wire   [10:0] indvar_flatten_next8_fu_5932_p2;
reg   [10:0] indvar_flatten_next8_reg_7801;
wire   [0:0] exitcond_flatten5_fu_5944_p2;
reg   [0:0] exitcond_flatten5_reg_7806;
wire   [3:0] tmp_4_mid2_v_fu_5958_p3;
reg   [3:0] tmp_4_mid2_v_reg_7811;
wire   [4:0] chl_mid2_fu_5996_p3;
reg   [4:0] chl_mid2_reg_7818;
wire   [3:0] tmp_12_mid2_fu_6004_p3;
reg   [3:0] tmp_12_mid2_reg_7823;
wire   [3:0] tmp_66_fu_6012_p1;
reg   [3:0] tmp_66_reg_7829;
reg   [6:0] conv2_buff_0_addr_1_reg_7834;
wire    ap_CS_fsm_pp4_stage1;
wire    ap_block_state56_pp4_stage1_iter0;
wire    ap_block_pp4_stage1_11001;
reg   [6:0] conv2_buff_1_addr_1_reg_7839;
reg   [6:0] conv2_buff_10_addr_1_reg_7844;
reg   [6:0] conv2_buff_11_addr_1_reg_7849;
reg   [6:0] conv2_buff_12_addr_1_reg_7854;
reg   [6:0] conv2_buff_13_addr_1_reg_7859;
reg   [6:0] conv2_buff_14_addr_1_reg_7864;
reg   [6:0] conv2_buff_15_addr_1_reg_7869;
reg   [6:0] conv2_buff_2_addr_1_reg_7874;
reg   [6:0] conv2_buff_3_addr_1_reg_7879;
reg   [6:0] conv2_buff_4_addr_1_reg_7884;
reg   [6:0] conv2_buff_5_addr_1_reg_7889;
reg   [6:0] conv2_buff_6_addr_1_reg_7894;
reg   [6:0] conv2_buff_7_addr_1_reg_7899;
reg   [6:0] conv2_buff_8_addr_1_reg_7904;
reg   [6:0] conv2_buff_9_addr_1_reg_7909;
wire   [4:0] chl_1_fu_6073_p2;
reg   [4:0] chl_1_reg_7914;
wire   [8:0] indvar_flatten358_op_fu_6078_p2;
reg   [8:0] indvar_flatten358_op_reg_7919;
wire   [31:0] tmp_44_fu_6084_p18;
reg   [31:0] tmp_44_reg_7924;
wire    ap_CS_fsm_pp4_stage2;
wire    ap_block_state57_pp4_stage2_iter0;
wire    ap_block_pp4_stage2_11001;
wire   [31:0] tmp_28_fu_6227_p3;
reg   [31:0] tmp_28_reg_8009;
wire    ap_CS_fsm_pp4_stage8;
wire    ap_block_state63_pp4_stage8_iter0;
wire    ap_block_pp4_stage8_11001;
wire   [8:0] indvar_flatten_next7_fu_6235_p3;
reg   [8:0] indvar_flatten_next7_reg_8029;
wire   [3:0] tmp_18_fu_6241_p2;
reg   [3:0] tmp_18_reg_8034;
wire    ap_CS_fsm_pp5_stage0;
wire    ap_block_state66_pp5_stage0_iter0;
wire    ap_block_state68_pp5_stage0_iter1;
wire    ap_block_state70_pp5_stage0_iter2;
wire    ap_block_state72_pp5_stage0_iter3;
wire    ap_block_state74_pp5_stage0_iter4;
wire    ap_block_state76_pp5_stage0_iter5;
wire    ap_block_state78_pp5_stage0_iter6;
wire    ap_block_state80_pp5_stage0_iter7;
wire    ap_block_state82_pp5_stage0_iter8;
wire    ap_block_state84_pp5_stage0_iter9;
wire    ap_block_state86_pp5_stage0_iter10;
wire    ap_block_pp5_stage0_11001;
reg   [2:0] tmp_35_reg_8039;
wire   [0:0] exitcond_flatten8_fu_6257_p2;
reg   [0:0] exitcond_flatten8_reg_8044_pp5_iter1_reg;
reg   [0:0] exitcond_flatten8_reg_8044_pp5_iter2_reg;
reg   [0:0] exitcond_flatten8_reg_8044_pp5_iter4_reg;
reg   [0:0] exitcond_flatten8_reg_8044_pp5_iter5_reg;
reg   [0:0] exitcond_flatten8_reg_8044_pp5_iter6_reg;
reg   [0:0] exitcond_flatten8_reg_8044_pp5_iter7_reg;
reg   [0:0] exitcond_flatten8_reg_8044_pp5_iter8_reg;
wire   [8:0] indvar_flatten_next6_fu_6263_p2;
reg   [8:0] indvar_flatten_next6_reg_8048;
reg    ap_enable_reg_pp5_iter0;
wire   [0:0] exitcond_flatten7_fu_6275_p2;
reg   [0:0] exitcond_flatten7_reg_8053;
wire   [3:0] c4_mid_fu_6281_p3;
reg   [3:0] c4_mid_reg_8060;
wire   [3:0] tmp_8_mid2_v_fu_6289_p3;
reg   [3:0] tmp_8_mid2_v_reg_8066;
reg   [2:0] tmp_10_mid2_v_reg_8074;
reg   [2:0] tmp_10_mid2_v_reg_8074_pp5_iter1_reg;
reg   [2:0] tmp_10_mid2_v_reg_8074_pp5_iter2_reg;
reg   [2:0] tmp_10_mid2_v_reg_8074_pp5_iter3_reg;
reg   [2:0] tmp_10_mid2_v_reg_8074_pp5_iter4_reg;
reg   [2:0] tmp_10_mid2_v_reg_8074_pp5_iter5_reg;
reg   [2:0] tmp_10_mid2_v_reg_8074_pp5_iter6_reg;
reg   [2:0] tmp_10_mid2_v_reg_8074_pp5_iter7_reg;
reg   [2:0] tmp_10_mid2_v_reg_8074_pp5_iter8_reg;
reg   [2:0] tmp_10_mid2_v_reg_8074_pp5_iter9_reg;
reg   [2:0] tmp_10_mid2_v_reg_8074_pp5_iter10_reg;
wire   [0:0] exitcond_mid_fu_6319_p2;
reg   [0:0] exitcond_mid_reg_8080;
wire   [4:0] chl5_mid2_fu_6331_p3;
reg   [4:0] chl5_mid2_reg_8087;
wire   [3:0] tmp_82_fu_6339_p1;
reg   [3:0] tmp_82_reg_8092;
reg   [3:0] tmp_82_reg_8092_pp5_iter1_reg;
reg   [3:0] tmp_82_reg_8092_pp5_iter2_reg;
reg   [3:0] tmp_82_reg_8092_pp5_iter3_reg;
reg   [3:0] tmp_82_reg_8092_pp5_iter4_reg;
reg   [3:0] tmp_82_reg_8092_pp5_iter5_reg;
reg   [3:0] tmp_82_reg_8092_pp5_iter6_reg;
reg   [3:0] tmp_82_reg_8092_pp5_iter7_reg;
reg   [3:0] tmp_82_reg_8092_pp5_iter8_reg;
reg   [3:0] tmp_82_reg_8092_pp5_iter9_reg;
reg   [3:0] tmp_82_reg_8092_pp5_iter10_reg;
wire   [3:0] tmp_17_mid2_fu_6388_p3;
reg   [3:0] tmp_17_mid2_reg_8098;
wire   [7:0] tmp_17_mid2_cast_fu_6394_p1;
reg   [7:0] tmp_17_mid2_cast_reg_8103;
wire   [7:0] tmp_19_mid2_cast_fu_6437_p1;
reg   [7:0] tmp_19_mid2_cast_reg_8188;
wire   [2:0] tmp_21_mid2_fu_6477_p3;
reg   [2:0] tmp_21_mid2_reg_8273;
reg   [2:0] tmp_21_mid2_reg_8273_pp5_iter1_reg;
reg   [2:0] tmp_21_mid2_reg_8273_pp5_iter2_reg;
reg   [2:0] tmp_21_mid2_reg_8273_pp5_iter3_reg;
reg   [2:0] tmp_21_mid2_reg_8273_pp5_iter4_reg;
reg   [2:0] tmp_21_mid2_reg_8273_pp5_iter5_reg;
reg   [2:0] tmp_21_mid2_reg_8273_pp5_iter6_reg;
reg   [2:0] tmp_21_mid2_reg_8273_pp5_iter7_reg;
reg   [2:0] tmp_21_mid2_reg_8273_pp5_iter8_reg;
reg   [2:0] tmp_21_mid2_reg_8273_pp5_iter9_reg;
wire   [4:0] chl_2_fu_6484_p2;
reg   [4:0] chl_2_reg_8278;
wire   [7:0] indvar_flatten_next5_fu_6495_p3;
reg   [7:0] indvar_flatten_next5_reg_8283;
wire   [7:0] tmp_78_fu_6537_p2;
reg   [7:0] tmp_78_reg_8288;
reg   [7:0] tmp_78_reg_8288_pp5_iter2_reg;
wire   [7:0] tmp_80_fu_6542_p2;
reg   [7:0] tmp_80_reg_8293;
reg   [7:0] tmp_80_reg_8293_pp5_iter2_reg;
reg   [7:0] tmp_80_reg_8293_pp5_iter3_reg;
reg   [7:0] tmp_80_reg_8293_pp5_iter4_reg;
wire   [31:0] grp_fu_4459_p18;
reg   [31:0] tmp_46_reg_8298;
reg    ap_enable_reg_pp5_iter1;
wire   [31:0] grp_fu_4496_p18;
reg   [31:0] tmp_47_reg_8303;
reg   [31:0] tmp_48_reg_8388;
reg   [31:0] tmp_49_reg_8473;
reg    ap_enable_reg_pp5_iter5;
reg   [31:0] tmp_31_reg_8478;
reg    ap_enable_reg_pp5_iter6;
wire   [31:0] grp_fu_4429_p2;
reg   [31:0] tmp_32_reg_8483;
wire   [0:0] exitcond6_fu_6634_p2;
wire    ap_CS_fsm_pp6_stage0;
wire    ap_block_state89_pp6_stage0_iter0;
wire    ap_block_state90_pp6_stage0_iter1;
wire    ap_block_state91_pp6_stage0_iter2;
reg    ap_sig_ioackin_m_axi_FM_DDR_BUFF1_WREADY;
reg    ap_block_state91_io;
reg    ap_block_pp6_stage0_11001;
wire   [8:0] indvar_next3_fu_6640_p2;
reg    ap_enable_reg_pp6_iter0;
wire   [8:0] idx_urem2_fu_6658_p3;
wire   [18:0] next_mul2_fu_6666_p2;
reg   [3:0] div60_t_reg_8587;
wire   [31:0] tmp_42_fu_6706_p18;
reg   [31:0] tmp_42_reg_8592;
wire    ap_CS_fsm_state7;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state8;
wire    ap_CS_fsm_state16;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state17;
reg    ap_enable_reg_pp1_iter2;
wire    ap_CS_fsm_state26;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state27;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter6;
reg    ap_enable_reg_pp2_iter7;
reg    ap_enable_reg_pp2_iter8;
reg    ap_enable_reg_pp2_iter9;
reg    ap_enable_reg_pp2_iter11;
wire    ap_CS_fsm_state39;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state40;
wire    ap_block_pp3_stage7_subdone;
wire    ap_block_state45_pp3_stage5_iter0;
wire    ap_block_state53_pp3_stage5_iter1;
wire    ap_block_pp3_stage5_subdone;
wire    ap_CS_fsm_pp3_stage5;
wire    ap_CS_fsm_state54;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state55;
reg    ap_enable_reg_pp4_iter1;
wire    ap_block_pp4_stage8_subdone;
wire    ap_CS_fsm_state65;
wire    ap_block_pp5_stage0_subdone;
reg    ap_condition_pp5_exit_iter0_state66;
wire    ap_block_pp5_stage1_subdone;
reg    ap_enable_reg_pp5_iter2;
reg    ap_enable_reg_pp5_iter4;
reg    ap_enable_reg_pp5_iter7;
reg    ap_enable_reg_pp5_iter8;
reg    ap_enable_reg_pp5_iter9;
reg    ap_enable_reg_pp5_iter10;
reg    ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY;
reg    ap_block_pp6_stage0_subdone;
reg    ap_condition_pp6_exit_iter0_state89;
reg    ap_enable_reg_pp6_iter1;
reg   [17:0] ap_phi_mux_indvar_flatten1_phi_fu_4117_p4;
wire    ap_block_pp3_stage0;
reg   [2:0] ap_phi_mux_kr_phi_fu_4128_p4;
reg   [16:0] ap_phi_mux_indvar_flatten2_phi_fu_4140_p4;
reg   [2:0] ap_phi_mux_kc_phi_fu_4152_p4;
reg   [13:0] ap_phi_mux_indvar_flatten3_phi_fu_4163_p4;
reg   [3:0] ap_phi_mux_r_phi_fu_4175_p4;
reg   [10:0] ap_phi_mux_indvar_flatten4_phi_fu_4186_p4;
reg   [3:0] ap_phi_mux_c_phi_fu_4198_p4;
reg   [7:0] ap_phi_mux_indvar_flatten_phi_fu_4209_p4;
reg   [4:0] ap_phi_mux_chl_out_phi_fu_4221_p4;
reg   [2:0] ap_phi_mux_chl_in_phi_fu_4233_p4;
wire    ap_block_pp3_stage1;
reg   [10:0] ap_phi_mux_indvar_flatten5_phi_fu_4245_p4;
wire    ap_block_pp4_stage0;
reg   [3:0] ap_phi_mux_r1_phi_fu_4256_p4;
reg   [8:0] ap_phi_mux_indvar_flatten6_phi_fu_4267_p4;
reg   [3:0] ap_phi_mux_c2_phi_fu_4279_p4;
reg   [4:0] ap_phi_mux_chl_phi_fu_4290_p4;
reg   [31:0] ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4297;
wire    ap_CS_fsm_pp4_stage3;
wire    ap_block_state58_pp4_stage3_iter0;
wire    ap_block_pp4_stage3_11001;
reg   [8:0] ap_phi_mux_indvar_flatten7_phi_fu_4339_p4;
wire    ap_block_pp5_stage0;
reg   [3:0] ap_phi_mux_r3_phi_fu_4350_p4;
reg   [7:0] ap_phi_mux_indvar_flatten8_phi_fu_4361_p4;
reg   [3:0] ap_phi_mux_c4_phi_fu_4373_p4;
reg   [4:0] ap_phi_mux_chl5_phi_fu_4384_p4;
wire   [63:0] tmp_1_fu_4726_p1;
wire   [63:0] tmp_3_fu_4824_p1;
wire   [63:0] tmp_24_cast_fu_5196_p1;
wire   [63:0] tmp_66_cast_fu_5540_p1;
wire    ap_block_pp3_stage2;
wire   [63:0] tmp_67_cast_fu_5847_p1;
wire    ap_block_pp3_stage6;
wire   [63:0] tmp_77_cast_fu_6053_p1;
wire    ap_block_pp4_stage1;
wire   [63:0] tmp_91_cast_fu_6404_p1;
wire    ap_block_pp5_stage1;
wire   [63:0] tmp_93_cast_fu_6447_p1;
wire   [63:0] tmp_92_cast_fu_6547_p1;
wire   [63:0] tmp_94_cast_fu_6566_p1;
wire   [63:0] tmp_95_cast_fu_6614_p1;
wire   [63:0] tmp_86_fu_6676_p1;
reg    ap_reg_ioackin_m_axi_BIAS_ARREADY;
reg    ap_reg_ioackin_m_axi_FM_DDR_BUFF2_ARREADY;
reg    ap_sig_ioackin_m_axi_FM_DDR_BUFF2_ARREADY;
reg    ap_reg_ioackin_m_axi_WEIGHT_ARREADY;
reg    ap_reg_ioackin_m_axi_FM_DDR_BUFF1_AWREADY;
reg    ap_reg_ioackin_m_axi_FM_DDR_BUFF1_WREADY;
wire    ap_block_pp6_stage0_01001;
wire    ap_block_pp4_stage2;
wire    ap_block_pp3_stage5_11001;
wire    ap_block_pp3_stage5;
reg   [31:0] grp_fu_4424_p0;
reg   [31:0] grp_fu_4424_p1;
wire    ap_block_pp4_stage3;
reg   [31:0] grp_fu_4433_p0;
reg   [31:0] grp_fu_4433_p1;
wire    ap_block_pp3_stage4;
wire    ap_block_pp4_stage8;
reg   [3:0] grp_fu_4459_p17;
reg   [3:0] grp_fu_4496_p17;
wire   [10:0] next_urem_fu_4706_p2;
wire   [0:0] tmp_9_fu_4712_p2;
wire   [7:0] mul2_fu_4768_p1;
wire   [5:0] grp_fu_4774_p1;
wire   [17:0] mul2_fu_4768_p2;
wire   [11:0] next_urem1_fu_4800_p2;
wire   [0:0] tmp_67_fu_4806_p2;
wire   [4:0] grp_fu_4774_p2;
wire   [4:0] tmp_7_fu_4820_p1;
wire   [3:0] kr_cast_fu_4924_p1;
wire   [3:0] kc_cast_fu_4928_p1;
wire   [4:0] tmp_11_fu_4956_p2;
wire   [6:0] p_shl_fu_4948_p3;
wire   [6:0] p_shl1_cast_fu_4962_p1;
wire   [0:0] exitcond_flatten1_fu_5010_p2;
wire   [0:0] exitcond_flatten2_fu_5022_p2;
wire   [0:0] exitcond_flatten3_fu_5034_p2;
wire   [0:0] exitcond_flatten105_1_fu_5066_p2;
wire   [0:0] exitcond_flatten_mid_fu_5016_p2;
wire   [0:0] exitcond_flatten65_m_fu_5028_p2;
wire   [4:0] tmp_12_fu_5130_p3;
wire   [5:0] p_shl2_cast_fu_5138_p1;
wire   [5:0] tmp_3_mid2_cast_fu_5126_p1;
wire   [3:0] tmp_14_mid_cast_fu_5148_p1;
wire   [0:0] exitcond_fu_5163_p2;
wire   [5:0] tmp_6_mid2_cast_fu_5186_p1;
wire   [5:0] tmp_13_fu_5142_p2;
wire   [5:0] tmp_15_fu_5190_p2;
wire   [3:0] kr_cast_mid2_cast_fu_5122_p1;
wire   [3:0] tmp_14_mid3_fu_5151_p3;
wire   [3:0] tmp_6_mid1_cast_fu_5183_p1;
wire   [3:0] tmp_26_mid_fu_5157_p3;
wire   [0:0] exitcond4_mid_fu_5169_p2;
wire   [3:0] tmp_13_mid1_fu_5320_p2;
wire   [3:0] tmp_14_mid5_fu_5296_p3;
wire   [3:0] tmp_14_mid2_fu_5326_p3;
wire   [7:0] tmp_19_fu_5333_p3;
wire   [4:0] tmp_20_fu_5345_p3;
wire   [8:0] p_shl3_cast_fu_5341_p1;
wire   [8:0] p_shl4_cast_fu_5353_p1;
wire   [3:0] kc_cast_mid2_cast_fu_5179_p1;
wire   [3:0] tmp_26_mid3_fu_5303_p3;
wire   [0:0] exitcond4_mid1_fu_5310_p2;
wire   [0:0] tmp_26_fu_5384_p2;
wire   [3:0] tmp_25_mid1_fu_5402_p2;
wire   [3:0] tmp_26_mid5_fu_5363_p3;
wire   [3:0] tmp_26_mid2_fu_5408_p3;
wire   [8:0] tmp_26_mid2_cast_fu_5416_p1;
wire   [8:0] tmp_21_fu_5357_p2;
wire   [0:0] exitcond_flatten_mid_5_fu_5440_p2;
wire   [0:0] exitcond4_mid2_fu_5370_p2;
wire   [0:0] not_exitcond_flatten_5_fu_5445_p2;
wire   [0:0] tmp_38_fu_5462_p2;
wire   [0:0] tmp_39_fu_5468_p2;
wire   [0:0] tmp_40_fu_5473_p2;
wire   [3:0] tmp_41_fu_5486_p1;
wire   [3:0] chl_out_t_mid3_fu_5426_p3;
wire   [4:0] tmp_51_fu_5506_p2;
wire   [6:0] p_shl_mid1_fu_5498_p3;
wire   [6:0] p_shl1_cast_mid1_fu_5512_p1;
wire   [6:0] tmp_57_mid1_fu_5516_p2;
wire   [6:0] tmp_57_mid3_fu_5433_p3;
wire   [6:0] tmp_57_mid2_fu_5522_p3;
wire   [6:0] tmp_57_fu_5530_p1;
wire    ap_block_pp3_stage3;
wire   [6:0] tmp_22_fu_5804_p3;
wire   [4:0] tmp_24_fu_5815_p3;
wire   [7:0] p_shl5_cast_fu_5811_p1;
wire   [7:0] p_shl6_cast_fu_5822_p1;
wire   [7:0] tmp_27_mid2_cast_fu_5837_p1;
wire   [7:0] tmp_25_fu_5826_p2;
wire   [7:0] tmp_34_fu_5841_p2;
wire    ap_block_pp3_stage7;
wire   [3:0] r_1_fu_5938_p2;
wire   [0:0] exitcond1_fu_5972_p2;
wire   [0:0] not_exitcond_flatten_6_fu_5966_p2;
wire   [3:0] c2_mid_fu_5950_p3;
wire   [0:0] exitcond1_mid_fu_5978_p2;
wire   [0:0] tmp_64_fu_5990_p2;
wire   [3:0] c_1_fu_5984_p2;
wire   [6:0] tmp_61_fu_6016_p3;
wire   [4:0] tmp_62_fu_6027_p3;
wire   [7:0] p_shl7_cast_fu_6023_p1;
wire   [7:0] p_shl8_cast_fu_6034_p1;
wire   [7:0] tmp_12_mid2_cast_fu_6044_p1;
wire   [7:0] tmp_63_fu_6038_p2;
wire   [7:0] tmp_65_fu_6047_p2;
wire   [31:0] tmp_23_to_int_fu_6185_p1;
wire   [7:0] tmp_50_fu_6189_p4;
wire   [22:0] tmp_83_fu_6199_p1;
wire   [0:0] notrhs_fu_6209_p2;
wire   [0:0] notlhs_fu_6203_p2;
wire   [0:0] tmp_52_fu_6215_p2;
wire   [0:0] tmp_53_fu_4454_p2;
wire   [0:0] tmp_55_fu_6221_p2;
wire   [3:0] r_2_fu_6269_p2;
wire   [0:0] exitcond4_fu_6313_p2;
wire   [0:0] not_exitcond_flatten_7_fu_6307_p2;
wire   [0:0] tmp_76_fu_6325_p2;
wire   [6:0] tmp_68_fu_6343_p3;
wire   [4:0] tmp_69_fu_6354_p3;
wire   [7:0] p_shl9_cast_fu_6350_p1;
wire   [7:0] p_shl10_cast_fu_6361_p1;
wire   [3:0] c_2_fu_6383_p2;
wire   [7:0] tmp_70_fu_6365_p2;
wire   [7:0] tmp_77_fu_6398_p2;
wire   [3:0] tmp_18_mid1_fu_6424_p2;
wire   [3:0] tmp_19_mid_fu_6371_p3;
wire   [3:0] tmp_19_mid2_fu_6430_p3;
wire   [7:0] tmp_79_fu_6441_p2;
wire   [2:0] tmp_35_mid1_fu_6467_p4;
wire   [2:0] tmp_21_mid_fu_6377_p3;
wire   [7:0] indvar_flatten459_op_fu_6489_p2;
wire   [3:0] tmp_mid2_v_fu_6502_p2;
wire   [6:0] tmp_71_fu_6507_p3;
wire   [4:0] tmp_72_fu_6519_p3;
wire   [7:0] p_shl11_cast_fu_6515_p1;
wire   [7:0] p_shl12_cast_fu_6527_p1;
wire   [7:0] tmp_73_fu_6531_p2;
wire   [4:0] tmp_74_fu_6588_p3;
wire   [5:0] p_shl13_cast_fu_6595_p1;
wire   [5:0] tmp_10_mid2_cast_fu_6585_p1;
wire   [5:0] tmp_21_mid2_cast_fu_6605_p1;
wire   [5:0] tmp_75_fu_6599_p2;
wire   [5:0] tmp_81_fu_6608_p2;
wire   [8:0] next_urem2_fu_6646_p2;
wire   [0:0] tmp_84_fu_6652_p2;
wire   [4:0] tmp_85_fu_6672_p1;
wire    ap_block_pp4_stage8_00001;
reg    grp_fu_4774_ce;
reg   [52:0] ap_NS_fsm;
wire    ap_block_pp3_stage1_subdone;
wire    ap_block_pp3_stage2_subdone;
wire    ap_block_pp3_stage3_subdone;
wire    ap_block_pp3_stage4_subdone;
wire    ap_block_pp3_stage6_subdone;
wire    ap_block_pp4_stage1_subdone;
wire    ap_block_pp4_stage2_subdone;
wire    ap_block_pp4_stage3_subdone;
wire    ap_block_state59_pp4_stage4_iter0;
wire    ap_block_pp4_stage4_subdone;
wire    ap_block_state60_pp4_stage5_iter0;
wire    ap_block_pp4_stage5_subdone;
wire    ap_block_state61_pp4_stage6_iter0;
wire    ap_block_pp4_stage6_subdone;
wire    ap_block_pp4_stage7_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_idle_pp5;
wire    ap_enable_pp5;
reg    ap_idle_pp6;
wire    ap_enable_pp6;
wire   [17:0] mul2_fu_4768_p10;
reg    ap_condition_5390;

// power-on initialization
initial begin
#0 ap_CS_fsm = 53'd1;
#0 B_CONV2_0 = 32'd0;
#0 B_CONV2_1 = 32'd0;
#0 B_CONV2_2 = 32'd0;
#0 B_CONV2_3 = 32'd0;
#0 B_CONV2_4 = 32'd0;
#0 B_CONV2_5 = 32'd0;
#0 B_CONV2_6 = 32'd0;
#0 B_CONV2_7 = 32'd0;
#0 B_CONV2_8 = 32'd0;
#0 B_CONV2_9 = 32'd0;
#0 B_CONV2_10 = 32'd0;
#0 B_CONV2_11 = 32'd0;
#0 B_CONV2_12 = 32'd0;
#0 B_CONV2_13 = 32'd0;
#0 B_CONV2_14 = 32'd0;
#0 B_CONV2_15 = 32'd0;
#0 ap_enable_reg_pp6_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter5 = 1'b0;
#0 ap_enable_reg_pp5_iter6 = 1'b0;
#0 ap_enable_reg_pp6_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp2_iter9 = 1'b0;
#0 ap_enable_reg_pp2_iter11 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter2 = 1'b0;
#0 ap_enable_reg_pp5_iter4 = 1'b0;
#0 ap_enable_reg_pp5_iter7 = 1'b0;
#0 ap_enable_reg_pp5_iter8 = 1'b0;
#0 ap_enable_reg_pp5_iter9 = 1'b0;
#0 ap_enable_reg_pp5_iter10 = 1'b0;
#0 ap_enable_reg_pp6_iter1 = 1'b0;
#0 ap_reg_ioackin_m_axi_BIAS_ARREADY = 1'b0;
#0 ap_reg_ioackin_m_axi_FM_DDR_BUFF2_ARREADY = 1'b0;
#0 ap_reg_ioackin_m_axi_WEIGHT_ARREADY = 1'b0;
#0 ap_reg_ioackin_m_axi_FM_DDR_BUFF1_AWREADY = 1'b0;
#0 ap_reg_ioackin_m_axi_FM_DDR_BUFF1_WREADY = 1'b0;
end

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_0_0_address0),
    .ce0(W_CONV2_0_0_ce0),
    .we0(W_CONV2_0_0_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_0_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_0_1_address0),
    .ce0(W_CONV2_0_1_ce0),
    .we0(W_CONV2_0_1_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_0_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_0_2_address0),
    .ce0(W_CONV2_0_2_ce0),
    .we0(W_CONV2_0_2_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_0_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_0_3_address0),
    .ce0(W_CONV2_0_3_ce0),
    .we0(W_CONV2_0_3_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_0_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_0_4_address0),
    .ce0(W_CONV2_0_4_ce0),
    .we0(W_CONV2_0_4_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_0_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_0_5_address0),
    .ce0(W_CONV2_0_5_ce0),
    .we0(W_CONV2_0_5_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_0_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_1_0_address0),
    .ce0(W_CONV2_1_0_ce0),
    .we0(W_CONV2_1_0_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_1_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_1_1_address0),
    .ce0(W_CONV2_1_1_ce0),
    .we0(W_CONV2_1_1_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_1_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_1_2_address0),
    .ce0(W_CONV2_1_2_ce0),
    .we0(W_CONV2_1_2_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_1_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_1_3_address0),
    .ce0(W_CONV2_1_3_ce0),
    .we0(W_CONV2_1_3_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_1_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_1_4_address0),
    .ce0(W_CONV2_1_4_ce0),
    .we0(W_CONV2_1_4_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_1_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_1_5_address0),
    .ce0(W_CONV2_1_5_ce0),
    .we0(W_CONV2_1_5_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_1_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_2_0_address0),
    .ce0(W_CONV2_2_0_ce0),
    .we0(W_CONV2_2_0_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_2_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_2_1_address0),
    .ce0(W_CONV2_2_1_ce0),
    .we0(W_CONV2_2_1_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_2_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_2_2_address0),
    .ce0(W_CONV2_2_2_ce0),
    .we0(W_CONV2_2_2_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_2_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_2_3_address0),
    .ce0(W_CONV2_2_3_ce0),
    .we0(W_CONV2_2_3_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_2_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_2_4_address0),
    .ce0(W_CONV2_2_4_ce0),
    .we0(W_CONV2_2_4_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_2_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_2_5_address0),
    .ce0(W_CONV2_2_5_ce0),
    .we0(W_CONV2_2_5_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_2_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_3_0_address0),
    .ce0(W_CONV2_3_0_ce0),
    .we0(W_CONV2_3_0_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_3_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_3_1_address0),
    .ce0(W_CONV2_3_1_ce0),
    .we0(W_CONV2_3_1_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_3_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_3_2_address0),
    .ce0(W_CONV2_3_2_ce0),
    .we0(W_CONV2_3_2_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_3_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_3_3_address0),
    .ce0(W_CONV2_3_3_ce0),
    .we0(W_CONV2_3_3_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_3_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_3_4_address0),
    .ce0(W_CONV2_3_4_ce0),
    .we0(W_CONV2_3_4_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_3_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_3_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_3_5_address0),
    .ce0(W_CONV2_3_5_ce0),
    .we0(W_CONV2_3_5_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_3_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_4_0_address0),
    .ce0(W_CONV2_4_0_ce0),
    .we0(W_CONV2_4_0_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_4_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_4_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_4_1_address0),
    .ce0(W_CONV2_4_1_ce0),
    .we0(W_CONV2_4_1_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_4_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_4_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_4_2_address0),
    .ce0(W_CONV2_4_2_ce0),
    .we0(W_CONV2_4_2_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_4_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_4_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_4_3_address0),
    .ce0(W_CONV2_4_3_ce0),
    .we0(W_CONV2_4_3_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_4_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_4_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_4_4_address0),
    .ce0(W_CONV2_4_4_ce0),
    .we0(W_CONV2_4_4_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_4_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_4_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_4_5_address0),
    .ce0(W_CONV2_4_5_ce0),
    .we0(W_CONV2_4_5_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_4_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_5_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_5_0_address0),
    .ce0(W_CONV2_5_0_ce0),
    .we0(W_CONV2_5_0_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_5_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_5_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_5_1_address0),
    .ce0(W_CONV2_5_1_ce0),
    .we0(W_CONV2_5_1_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_5_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_5_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_5_2_address0),
    .ce0(W_CONV2_5_2_ce0),
    .we0(W_CONV2_5_2_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_5_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_5_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_5_3_address0),
    .ce0(W_CONV2_5_3_ce0),
    .we0(W_CONV2_5_3_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_5_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_5_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_5_4_address0),
    .ce0(W_CONV2_5_4_ce0),
    .we0(W_CONV2_5_4_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_5_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_5_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_5_5_address0),
    .ce0(W_CONV2_5_5_ce0),
    .we0(W_CONV2_5_5_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_5_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_6_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_6_0_address0),
    .ce0(W_CONV2_6_0_ce0),
    .we0(W_CONV2_6_0_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_6_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_6_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_6_1_address0),
    .ce0(W_CONV2_6_1_ce0),
    .we0(W_CONV2_6_1_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_6_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_6_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_6_2_address0),
    .ce0(W_CONV2_6_2_ce0),
    .we0(W_CONV2_6_2_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_6_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_6_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_6_3_address0),
    .ce0(W_CONV2_6_3_ce0),
    .we0(W_CONV2_6_3_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_6_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_6_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_6_4_address0),
    .ce0(W_CONV2_6_4_ce0),
    .we0(W_CONV2_6_4_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_6_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_6_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_6_5_address0),
    .ce0(W_CONV2_6_5_ce0),
    .we0(W_CONV2_6_5_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_6_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_7_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_7_0_address0),
    .ce0(W_CONV2_7_0_ce0),
    .we0(W_CONV2_7_0_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_7_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_7_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_7_1_address0),
    .ce0(W_CONV2_7_1_ce0),
    .we0(W_CONV2_7_1_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_7_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_7_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_7_2_address0),
    .ce0(W_CONV2_7_2_ce0),
    .we0(W_CONV2_7_2_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_7_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_7_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_7_3_address0),
    .ce0(W_CONV2_7_3_ce0),
    .we0(W_CONV2_7_3_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_7_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_7_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_7_4_address0),
    .ce0(W_CONV2_7_4_ce0),
    .we0(W_CONV2_7_4_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_7_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_7_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_7_5_address0),
    .ce0(W_CONV2_7_5_ce0),
    .we0(W_CONV2_7_5_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_7_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_8_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_8_0_address0),
    .ce0(W_CONV2_8_0_ce0),
    .we0(W_CONV2_8_0_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_8_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_8_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_8_1_address0),
    .ce0(W_CONV2_8_1_ce0),
    .we0(W_CONV2_8_1_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_8_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_8_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_8_2_address0),
    .ce0(W_CONV2_8_2_ce0),
    .we0(W_CONV2_8_2_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_8_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_8_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_8_3_address0),
    .ce0(W_CONV2_8_3_ce0),
    .we0(W_CONV2_8_3_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_8_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_8_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_8_4_address0),
    .ce0(W_CONV2_8_4_ce0),
    .we0(W_CONV2_8_4_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_8_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_8_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_8_5_address0),
    .ce0(W_CONV2_8_5_ce0),
    .we0(W_CONV2_8_5_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_8_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_9_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_9_0_address0),
    .ce0(W_CONV2_9_0_ce0),
    .we0(W_CONV2_9_0_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_9_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_9_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_9_1_address0),
    .ce0(W_CONV2_9_1_ce0),
    .we0(W_CONV2_9_1_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_9_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_9_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_9_2_address0),
    .ce0(W_CONV2_9_2_ce0),
    .we0(W_CONV2_9_2_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_9_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_9_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_9_3_address0),
    .ce0(W_CONV2_9_3_ce0),
    .we0(W_CONV2_9_3_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_9_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_9_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_9_4_address0),
    .ce0(W_CONV2_9_4_ce0),
    .we0(W_CONV2_9_4_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_9_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_9_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_9_5_address0),
    .ce0(W_CONV2_9_5_ce0),
    .we0(W_CONV2_9_5_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_9_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_10_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_10_0_address0),
    .ce0(W_CONV2_10_0_ce0),
    .we0(W_CONV2_10_0_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_10_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_10_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_10_1_address0),
    .ce0(W_CONV2_10_1_ce0),
    .we0(W_CONV2_10_1_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_10_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_10_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_10_2_address0),
    .ce0(W_CONV2_10_2_ce0),
    .we0(W_CONV2_10_2_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_10_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_10_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_10_3_address0),
    .ce0(W_CONV2_10_3_ce0),
    .we0(W_CONV2_10_3_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_10_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_10_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_10_4_address0),
    .ce0(W_CONV2_10_4_ce0),
    .we0(W_CONV2_10_4_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_10_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_10_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_10_5_address0),
    .ce0(W_CONV2_10_5_ce0),
    .we0(W_CONV2_10_5_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_10_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_11_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_11_0_address0),
    .ce0(W_CONV2_11_0_ce0),
    .we0(W_CONV2_11_0_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_11_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_11_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_11_1_address0),
    .ce0(W_CONV2_11_1_ce0),
    .we0(W_CONV2_11_1_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_11_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_11_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_11_2_address0),
    .ce0(W_CONV2_11_2_ce0),
    .we0(W_CONV2_11_2_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_11_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_11_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_11_3_address0),
    .ce0(W_CONV2_11_3_ce0),
    .we0(W_CONV2_11_3_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_11_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_11_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_11_4_address0),
    .ce0(W_CONV2_11_4_ce0),
    .we0(W_CONV2_11_4_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_11_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_11_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_11_5_address0),
    .ce0(W_CONV2_11_5_ce0),
    .we0(W_CONV2_11_5_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_11_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_12_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_12_0_address0),
    .ce0(W_CONV2_12_0_ce0),
    .we0(W_CONV2_12_0_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_12_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_12_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_12_1_address0),
    .ce0(W_CONV2_12_1_ce0),
    .we0(W_CONV2_12_1_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_12_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_12_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_12_2_address0),
    .ce0(W_CONV2_12_2_ce0),
    .we0(W_CONV2_12_2_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_12_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_12_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_12_3_address0),
    .ce0(W_CONV2_12_3_ce0),
    .we0(W_CONV2_12_3_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_12_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_12_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_12_4_address0),
    .ce0(W_CONV2_12_4_ce0),
    .we0(W_CONV2_12_4_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_12_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_12_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_12_5_address0),
    .ce0(W_CONV2_12_5_ce0),
    .we0(W_CONV2_12_5_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_12_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_13_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_13_0_address0),
    .ce0(W_CONV2_13_0_ce0),
    .we0(W_CONV2_13_0_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_13_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_13_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_13_1_address0),
    .ce0(W_CONV2_13_1_ce0),
    .we0(W_CONV2_13_1_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_13_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_13_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_13_2_address0),
    .ce0(W_CONV2_13_2_ce0),
    .we0(W_CONV2_13_2_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_13_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_13_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_13_3_address0),
    .ce0(W_CONV2_13_3_ce0),
    .we0(W_CONV2_13_3_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_13_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_13_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_13_4_address0),
    .ce0(W_CONV2_13_4_ce0),
    .we0(W_CONV2_13_4_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_13_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_13_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_13_5_address0),
    .ce0(W_CONV2_13_5_ce0),
    .we0(W_CONV2_13_5_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_13_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_14_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_14_0_address0),
    .ce0(W_CONV2_14_0_ce0),
    .we0(W_CONV2_14_0_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_14_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_14_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_14_1_address0),
    .ce0(W_CONV2_14_1_ce0),
    .we0(W_CONV2_14_1_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_14_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_14_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_14_2_address0),
    .ce0(W_CONV2_14_2_ce0),
    .we0(W_CONV2_14_2_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_14_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_14_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_14_3_address0),
    .ce0(W_CONV2_14_3_ce0),
    .we0(W_CONV2_14_3_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_14_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_14_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_14_4_address0),
    .ce0(W_CONV2_14_4_ce0),
    .we0(W_CONV2_14_4_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_14_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_14_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_14_5_address0),
    .ce0(W_CONV2_14_5_ce0),
    .we0(W_CONV2_14_5_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_14_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_15_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_15_0_address0),
    .ce0(W_CONV2_15_0_ce0),
    .we0(W_CONV2_15_0_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_15_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_15_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_15_1_address0),
    .ce0(W_CONV2_15_1_ce0),
    .we0(W_CONV2_15_1_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_15_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_15_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_15_2_address0),
    .ce0(W_CONV2_15_2_ce0),
    .we0(W_CONV2_15_2_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_15_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_15_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_15_3_address0),
    .ce0(W_CONV2_15_3_ce0),
    .we0(W_CONV2_15_3_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_15_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_15_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_15_4_address0),
    .ce0(W_CONV2_15_4_ce0),
    .we0(W_CONV2_15_4_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_15_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_15_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_15_5_address0),
    .ce0(W_CONV2_15_5_ce0),
    .we0(W_CONV2_15_5_we0),
    .d0(WEIGHT_addr_read_reg_6838),
    .q0(W_CONV2_15_5_q0)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_0_address0),
    .ce0(conv2_buff_0_ce0),
    .we0(conv2_buff_0_we0),
    .d0(conv2_buff_0_d0),
    .q0(conv2_buff_0_q0),
    .address1(conv2_buff_0_address1),
    .ce1(conv2_buff_0_ce1),
    .q1(conv2_buff_0_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_1_address0),
    .ce0(conv2_buff_1_ce0),
    .we0(conv2_buff_1_we0),
    .d0(conv2_buff_1_d0),
    .q0(conv2_buff_1_q0),
    .address1(conv2_buff_1_address1),
    .ce1(conv2_buff_1_ce1),
    .q1(conv2_buff_1_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_2_address0),
    .ce0(conv2_buff_2_ce0),
    .we0(conv2_buff_2_we0),
    .d0(conv2_buff_2_d0),
    .q0(conv2_buff_2_q0),
    .address1(conv2_buff_2_address1),
    .ce1(conv2_buff_2_ce1),
    .q1(conv2_buff_2_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_3_address0),
    .ce0(conv2_buff_3_ce0),
    .we0(conv2_buff_3_we0),
    .d0(conv2_buff_3_d0),
    .q0(conv2_buff_3_q0),
    .address1(conv2_buff_3_address1),
    .ce1(conv2_buff_3_ce1),
    .q1(conv2_buff_3_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_4_address0),
    .ce0(conv2_buff_4_ce0),
    .we0(conv2_buff_4_we0),
    .d0(conv2_buff_4_d0),
    .q0(conv2_buff_4_q0),
    .address1(conv2_buff_4_address1),
    .ce1(conv2_buff_4_ce1),
    .q1(conv2_buff_4_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_5_address0),
    .ce0(conv2_buff_5_ce0),
    .we0(conv2_buff_5_we0),
    .d0(conv2_buff_5_d0),
    .q0(conv2_buff_5_q0),
    .address1(conv2_buff_5_address1),
    .ce1(conv2_buff_5_ce1),
    .q1(conv2_buff_5_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_6_address0),
    .ce0(conv2_buff_6_ce0),
    .we0(conv2_buff_6_we0),
    .d0(conv2_buff_6_d0),
    .q0(conv2_buff_6_q0),
    .address1(conv2_buff_6_address1),
    .ce1(conv2_buff_6_ce1),
    .q1(conv2_buff_6_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_7_address0),
    .ce0(conv2_buff_7_ce0),
    .we0(conv2_buff_7_we0),
    .d0(conv2_buff_7_d0),
    .q0(conv2_buff_7_q0),
    .address1(conv2_buff_7_address1),
    .ce1(conv2_buff_7_ce1),
    .q1(conv2_buff_7_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_8_address0),
    .ce0(conv2_buff_8_ce0),
    .we0(conv2_buff_8_we0),
    .d0(conv2_buff_8_d0),
    .q0(conv2_buff_8_q0),
    .address1(conv2_buff_8_address1),
    .ce1(conv2_buff_8_ce1),
    .q1(conv2_buff_8_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_9_address0),
    .ce0(conv2_buff_9_ce0),
    .we0(conv2_buff_9_we0),
    .d0(conv2_buff_9_d0),
    .q0(conv2_buff_9_q0),
    .address1(conv2_buff_9_address1),
    .ce1(conv2_buff_9_ce1),
    .q1(conv2_buff_9_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_10_address0),
    .ce0(conv2_buff_10_ce0),
    .we0(conv2_buff_10_we0),
    .d0(conv2_buff_10_d0),
    .q0(conv2_buff_10_q0),
    .address1(conv2_buff_10_address1),
    .ce1(conv2_buff_10_ce1),
    .q1(conv2_buff_10_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_11_address0),
    .ce0(conv2_buff_11_ce0),
    .we0(conv2_buff_11_we0),
    .d0(conv2_buff_11_d0),
    .q0(conv2_buff_11_q0),
    .address1(conv2_buff_11_address1),
    .ce1(conv2_buff_11_ce1),
    .q1(conv2_buff_11_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_12_address0),
    .ce0(conv2_buff_12_ce0),
    .we0(conv2_buff_12_we0),
    .d0(conv2_buff_12_d0),
    .q0(conv2_buff_12_q0),
    .address1(conv2_buff_12_address1),
    .ce1(conv2_buff_12_ce1),
    .q1(conv2_buff_12_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_13_address0),
    .ce0(conv2_buff_13_ce0),
    .we0(conv2_buff_13_we0),
    .d0(conv2_buff_13_d0),
    .q0(conv2_buff_13_q0),
    .address1(conv2_buff_13_address1),
    .ce1(conv2_buff_13_ce1),
    .q1(conv2_buff_13_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_14_address0),
    .ce0(conv2_buff_14_ce0),
    .we0(conv2_buff_14_we0),
    .d0(conv2_buff_14_d0),
    .q0(conv2_buff_14_q0),
    .address1(conv2_buff_14_address1),
    .ce1(conv2_buff_14_ce1),
    .q1(conv2_buff_14_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_15_address0),
    .ce0(conv2_buff_15_ce0),
    .we0(conv2_buff_15_we0),
    .d0(conv2_buff_15_d0),
    .q0(conv2_buff_15_q0),
    .address1(conv2_buff_15_address1),
    .ce1(conv2_buff_15_ce1),
    .q1(conv2_buff_15_q1)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_0_address0),
    .ce0(conv_out2_0_ce0),
    .we0(conv_out2_0_we0),
    .d0(grp_fu_4433_p2),
    .q0(conv_out2_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_1_address0),
    .ce0(conv_out2_1_ce0),
    .we0(conv_out2_1_we0),
    .d0(grp_fu_4433_p2),
    .q0(conv_out2_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_2_address0),
    .ce0(conv_out2_2_ce0),
    .we0(conv_out2_2_we0),
    .d0(grp_fu_4433_p2),
    .q0(conv_out2_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_3_address0),
    .ce0(conv_out2_3_ce0),
    .we0(conv_out2_3_we0),
    .d0(grp_fu_4433_p2),
    .q0(conv_out2_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_4_address0),
    .ce0(conv_out2_4_ce0),
    .we0(conv_out2_4_we0),
    .d0(grp_fu_4433_p2),
    .q0(conv_out2_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_5_address0),
    .ce0(conv_out2_5_ce0),
    .we0(conv_out2_5_we0),
    .d0(grp_fu_4433_p2),
    .q0(conv_out2_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_6_address0),
    .ce0(conv_out2_6_ce0),
    .we0(conv_out2_6_we0),
    .d0(grp_fu_4433_p2),
    .q0(conv_out2_6_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_7_address0),
    .ce0(conv_out2_7_ce0),
    .we0(conv_out2_7_we0),
    .d0(grp_fu_4433_p2),
    .q0(conv_out2_7_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_8_address0),
    .ce0(conv_out2_8_ce0),
    .we0(conv_out2_8_we0),
    .d0(grp_fu_4433_p2),
    .q0(conv_out2_8_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_9_address0),
    .ce0(conv_out2_9_ce0),
    .we0(conv_out2_9_we0),
    .d0(grp_fu_4433_p2),
    .q0(conv_out2_9_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_10_address0),
    .ce0(conv_out2_10_ce0),
    .we0(conv_out2_10_we0),
    .d0(grp_fu_4433_p2),
    .q0(conv_out2_10_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_11_address0),
    .ce0(conv_out2_11_ce0),
    .we0(conv_out2_11_we0),
    .d0(grp_fu_4433_p2),
    .q0(conv_out2_11_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_12_address0),
    .ce0(conv_out2_12_ce0),
    .we0(conv_out2_12_we0),
    .d0(grp_fu_4433_p2),
    .q0(conv_out2_12_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_13_address0),
    .ce0(conv_out2_13_ce0),
    .we0(conv_out2_13_we0),
    .d0(grp_fu_4433_p2),
    .q0(conv_out2_13_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_14_address0),
    .ce0(conv_out2_14_ce0),
    .we0(conv_out2_14_we0),
    .d0(grp_fu_4433_p2),
    .q0(conv_out2_14_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_15_address0),
    .ce0(conv_out2_15_ce0),
    .we0(conv_out2_15_we0),
    .d0(grp_fu_4433_p2),
    .q0(conv_out2_15_q0)
);

conv_top_fadd_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_top_fadd_32nbkb_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4424_p0),
    .din1(grp_fu_4424_p1),
    .ce(1'b1),
    .dout(grp_fu_4424_p2)
);

conv_top_fadd_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_top_fadd_32nbkb_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_31_reg_8478),
    .din1(tmp_49_reg_8473),
    .ce(1'b1),
    .dout(grp_fu_4429_p2)
);

conv_top_fmul_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_top_fmul_32ncud_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4433_p0),
    .din1(grp_fu_4433_p1),
    .ce(1'b1),
    .dout(grp_fu_4433_p2)
);

conv_top_fcmp_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
conv_top_fcmp_32ndEe_U31(
    .din0(reg_4533),
    .din1(32'd0),
    .opcode(5'd2),
    .dout(tmp_53_fu_4454_p2)
);

conv_top_mux_164_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
conv_top_mux_164_fYi_U32(
    .din0(conv2_buff_0_q1),
    .din1(conv2_buff_1_q1),
    .din2(conv2_buff_2_q1),
    .din3(conv2_buff_3_q1),
    .din4(conv2_buff_4_q1),
    .din5(conv2_buff_5_q1),
    .din6(conv2_buff_6_q1),
    .din7(conv2_buff_7_q1),
    .din8(conv2_buff_8_q1),
    .din9(conv2_buff_9_q1),
    .din10(conv2_buff_10_q1),
    .din11(conv2_buff_11_q1),
    .din12(conv2_buff_12_q1),
    .din13(conv2_buff_13_q1),
    .din14(conv2_buff_14_q1),
    .din15(conv2_buff_15_q1),
    .din16(grp_fu_4459_p17),
    .dout(grp_fu_4459_p18)
);

conv_top_mux_164_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
conv_top_mux_164_fYi_U33(
    .din0(conv2_buff_0_q0),
    .din1(conv2_buff_1_q0),
    .din2(conv2_buff_2_q0),
    .din3(conv2_buff_3_q0),
    .din4(conv2_buff_4_q0),
    .din5(conv2_buff_5_q0),
    .din6(conv2_buff_6_q0),
    .din7(conv2_buff_7_q0),
    .din8(conv2_buff_8_q0),
    .din9(conv2_buff_9_q0),
    .din10(conv2_buff_10_q0),
    .din11(conv2_buff_11_q0),
    .din12(conv2_buff_12_q0),
    .din13(conv2_buff_13_q0),
    .din14(conv2_buff_14_q0),
    .din15(conv2_buff_15_q0),
    .din16(grp_fu_4496_p17),
    .dout(grp_fu_4496_p18)
);

conv_top_urem_8nsg8j #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 5 ))
conv_top_urem_8nsg8j_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_6_fu_4760_p1),
    .din1(grp_fu_4774_p1),
    .ce(grp_fu_4774_ce),
    .dout(grp_fu_4774_p2)
);

conv_top_mux_967_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
conv_top_mux_967_hbi_U35(
    .din0(W_CONV2_0_0_q0),
    .din1(W_CONV2_0_1_q0),
    .din2(W_CONV2_0_2_q0),
    .din3(W_CONV2_0_3_q0),
    .din4(W_CONV2_0_4_q0),
    .din5(W_CONV2_0_5_q0),
    .din6(W_CONV2_1_0_q0),
    .din7(W_CONV2_1_1_q0),
    .din8(W_CONV2_1_2_q0),
    .din9(W_CONV2_1_3_q0),
    .din10(W_CONV2_1_4_q0),
    .din11(W_CONV2_1_5_q0),
    .din12(W_CONV2_2_0_q0),
    .din13(W_CONV2_2_1_q0),
    .din14(W_CONV2_2_2_q0),
    .din15(W_CONV2_2_3_q0),
    .din16(W_CONV2_2_4_q0),
    .din17(W_CONV2_2_5_q0),
    .din18(W_CONV2_3_0_q0),
    .din19(W_CONV2_3_1_q0),
    .din20(W_CONV2_3_2_q0),
    .din21(W_CONV2_3_3_q0),
    .din22(W_CONV2_3_4_q0),
    .din23(W_CONV2_3_5_q0),
    .din24(W_CONV2_4_0_q0),
    .din25(W_CONV2_4_1_q0),
    .din26(W_CONV2_4_2_q0),
    .din27(W_CONV2_4_3_q0),
    .din28(W_CONV2_4_4_q0),
    .din29(W_CONV2_4_5_q0),
    .din30(W_CONV2_5_0_q0),
    .din31(W_CONV2_5_1_q0),
    .din32(W_CONV2_5_2_q0),
    .din33(W_CONV2_5_3_q0),
    .din34(W_CONV2_5_4_q0),
    .din35(W_CONV2_5_5_q0),
    .din36(W_CONV2_6_0_q0),
    .din37(W_CONV2_6_1_q0),
    .din38(W_CONV2_6_2_q0),
    .din39(W_CONV2_6_3_q0),
    .din40(W_CONV2_6_4_q0),
    .din41(W_CONV2_6_5_q0),
    .din42(W_CONV2_7_0_q0),
    .din43(W_CONV2_7_1_q0),
    .din44(W_CONV2_7_2_q0),
    .din45(W_CONV2_7_3_q0),
    .din46(W_CONV2_7_4_q0),
    .din47(W_CONV2_7_5_q0),
    .din48(W_CONV2_8_0_q0),
    .din49(W_CONV2_8_1_q0),
    .din50(W_CONV2_8_2_q0),
    .din51(W_CONV2_8_3_q0),
    .din52(W_CONV2_8_4_q0),
    .din53(W_CONV2_8_5_q0),
    .din54(W_CONV2_9_0_q0),
    .din55(W_CONV2_9_1_q0),
    .din56(W_CONV2_9_2_q0),
    .din57(W_CONV2_9_3_q0),
    .din58(W_CONV2_9_4_q0),
    .din59(W_CONV2_9_5_q0),
    .din60(W_CONV2_10_0_q0),
    .din61(W_CONV2_10_1_q0),
    .din62(W_CONV2_10_2_q0),
    .din63(W_CONV2_10_3_q0),
    .din64(W_CONV2_10_4_q0),
    .din65(W_CONV2_10_5_q0),
    .din66(W_CONV2_11_0_q0),
    .din67(W_CONV2_11_1_q0),
    .din68(W_CONV2_11_2_q0),
    .din69(W_CONV2_11_3_q0),
    .din70(W_CONV2_11_4_q0),
    .din71(W_CONV2_11_5_q0),
    .din72(W_CONV2_12_0_q0),
    .din73(W_CONV2_12_1_q0),
    .din74(W_CONV2_12_2_q0),
    .din75(W_CONV2_12_3_q0),
    .din76(W_CONV2_12_4_q0),
    .din77(W_CONV2_12_5_q0),
    .din78(W_CONV2_13_0_q0),
    .din79(W_CONV2_13_1_q0),
    .din80(W_CONV2_13_2_q0),
    .din81(W_CONV2_13_3_q0),
    .din82(W_CONV2_13_4_q0),
    .din83(W_CONV2_13_5_q0),
    .din84(W_CONV2_14_0_q0),
    .din85(W_CONV2_14_1_q0),
    .din86(W_CONV2_14_2_q0),
    .din87(W_CONV2_14_3_q0),
    .din88(W_CONV2_14_4_q0),
    .din89(W_CONV2_14_5_q0),
    .din90(W_CONV2_15_0_q0),
    .din91(W_CONV2_15_1_q0),
    .din92(W_CONV2_15_2_q0),
    .din93(W_CONV2_15_3_q0),
    .din94(W_CONV2_15_4_q0),
    .din95(W_CONV2_15_5_q0),
    .din96(tmp_58_reg_7600),
    .dout(tmp_59_fu_5549_p98)
);

conv_top_mux_63_3eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
conv_top_mux_63_3eOg_U36(
    .din0(conv_out1_0_q0),
    .din1(conv_out1_1_q0),
    .din2(conv_out1_2_q0),
    .din3(conv_out1_3_q0),
    .din4(conv_out1_4_q0),
    .din5(conv_out1_5_q0),
    .din6(chl_in_mid2_reg_7589),
    .dout(tmp_56_fu_5775_p8)
);

conv_top_mux_164_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
conv_top_mux_164_fYi_U37(
    .din0(conv2_buff_0_q0),
    .din1(conv2_buff_1_q0),
    .din2(conv2_buff_2_q0),
    .din3(conv2_buff_3_q0),
    .din4(conv2_buff_4_q0),
    .din5(conv2_buff_5_q0),
    .din6(conv2_buff_6_q0),
    .din7(conv2_buff_7_q0),
    .din8(conv2_buff_8_q0),
    .din9(conv2_buff_9_q0),
    .din10(conv2_buff_10_q0),
    .din11(conv2_buff_11_q0),
    .din12(conv2_buff_12_q0),
    .din13(conv2_buff_13_q0),
    .din14(conv2_buff_14_q0),
    .din15(conv2_buff_15_q0),
    .din16(chl_out_t_mid2_reg_7595),
    .dout(tmp_60_fu_5878_p18)
);

conv_top_mux_164_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
conv_top_mux_164_fYi_U38(
    .din0(conv2_buff_0_q0),
    .din1(conv2_buff_1_q0),
    .din2(conv2_buff_2_q0),
    .din3(conv2_buff_3_q0),
    .din4(conv2_buff_4_q0),
    .din5(conv2_buff_5_q0),
    .din6(conv2_buff_6_q0),
    .din7(conv2_buff_7_q0),
    .din8(conv2_buff_8_q0),
    .din9(conv2_buff_9_q0),
    .din10(conv2_buff_10_q0),
    .din11(conv2_buff_11_q0),
    .din12(conv2_buff_12_q0),
    .din13(conv2_buff_13_q0),
    .din14(conv2_buff_14_q0),
    .din15(conv2_buff_15_q0),
    .din16(tmp_66_reg_7829),
    .dout(tmp_44_fu_6084_p18)
);

conv_top_mux_164_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
conv_top_mux_164_fYi_U39(
    .din0(conv_out2_0_q0),
    .din1(conv_out2_1_q0),
    .din2(conv_out2_2_q0),
    .din3(conv_out2_3_q0),
    .din4(conv_out2_4_q0),
    .din5(conv_out2_5_q0),
    .din6(conv_out2_6_q0),
    .din7(conv_out2_7_q0),
    .din8(conv_out2_8_q0),
    .din9(conv_out2_9_q0),
    .din10(conv_out2_10_q0),
    .din11(conv_out2_11_q0),
    .din12(conv_out2_12_q0),
    .din13(conv_out2_13_q0),
    .din14(conv_out2_14_q0),
    .din15(conv_out2_15_q0),
    .din16(div60_t_reg_8587),
    .dout(tmp_42_fu_6706_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state8) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state8))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state8);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state17) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state17)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state17);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state27) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state26)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state27)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state27);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
        end else if ((1'b1 == ap_CS_fsm_state26)) begin
            ap_enable_reg_pp2_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state40) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state39)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp3_stage5_subdone) & (1'b1 == ap_CS_fsm_pp3_stage5)) | ((1'b0 == ap_block_pp3_stage7_subdone) & (1'b1 == ap_CS_fsm_pp3_stage7)))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if ((1'b1 == ap_CS_fsm_state39)) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state55) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state54)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp4_stage8_subdone) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_CS_fsm_pp4_stage0)))) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end else if ((1'b1 == ap_CS_fsm_state54)) begin
            ap_enable_reg_pp4_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage0_subdone) & (1'b1 == ap_condition_pp5_exit_iter0_state66) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
            ap_enable_reg_pp5_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state65)) begin
            ap_enable_reg_pp5_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter10 <= ap_enable_reg_pp5_iter9;
        end else if ((1'b1 == ap_CS_fsm_state65)) begin
            ap_enable_reg_pp5_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter2 <= ap_enable_reg_pp5_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter3 <= ap_enable_reg_pp5_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter4 <= ap_enable_reg_pp5_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter5 <= ap_enable_reg_pp5_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter6 <= ap_enable_reg_pp5_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter7 <= ap_enable_reg_pp5_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter8 <= ap_enable_reg_pp5_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter9 <= ap_enable_reg_pp5_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp6_stage0_subdone) & (1'b1 == ap_condition_pp6_exit_iter0_state89) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
            ap_enable_reg_pp6_iter0 <= 1'b0;
        end else if (((ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state88))) begin
            ap_enable_reg_pp6_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp6_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp6_exit_iter0_state89)) begin
                ap_enable_reg_pp6_iter1 <= (1'b1 ^ ap_condition_pp6_exit_iter0_state89);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp6_iter1 <= ap_enable_reg_pp6_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp6_stage0_subdone)) begin
            ap_enable_reg_pp6_iter2 <= ap_enable_reg_pp6_iter1;
        end else if (((ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state88))) begin
            ap_enable_reg_pp6_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_BIAS_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            if (~((ap_start == 1'b0) | (ap_sig_ioackin_m_axi_BIAS_ARREADY == 1'b0))) begin
                ap_reg_ioackin_m_axi_BIAS_ARREADY <= 1'b0;
            end else if (((ap_start == 1'b1) & (m_axi_BIAS_ARREADY == 1'b1))) begin
                ap_reg_ioackin_m_axi_BIAS_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_FM_DDR_BUFF1_AWREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state88)) begin
            if ((ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_FM_DDR_BUFF1_AWREADY <= 1'b0;
            end else if ((m_axi_FM_DDR_BUFF1_AWREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_FM_DDR_BUFF1_AWREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_FM_DDR_BUFF1_WREADY <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp6_iter2 == 1'b1) & (exitcond6_reg_8488_pp6_iter1_reg == 1'd0))) begin
            if ((1'b0 == ap_block_pp6_stage0_11001)) begin
                ap_reg_ioackin_m_axi_FM_DDR_BUFF1_WREADY <= 1'b0;
            end else if (((1'b0 == ap_block_pp6_stage0_01001) & (m_axi_FM_DDR_BUFF1_WREADY == 1'b1))) begin
                ap_reg_ioackin_m_axi_FM_DDR_BUFF1_WREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_FM_DDR_BUFF2_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            if ((ap_sig_ioackin_m_axi_FM_DDR_BUFF2_ARREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_FM_DDR_BUFF2_ARREADY <= 1'b0;
            end else if ((m_axi_FM_DDR_BUFF2_ARREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_FM_DDR_BUFF2_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_WEIGHT_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            if ((ap_sig_ioackin_m_axi_WEIGHT_ARREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_WEIGHT_ARREADY <= 1'b0;
            end else if ((m_axi_WEIGHT_ARREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_WEIGHT_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_5390)) begin
        if ((tmp_66_reg_7829 == 4'd15)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4297 <= B_CONV2_15;
        end else if ((tmp_66_reg_7829 == 4'd14)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4297 <= B_CONV2_14;
        end else if ((tmp_66_reg_7829 == 4'd13)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4297 <= B_CONV2_13;
        end else if ((tmp_66_reg_7829 == 4'd12)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4297 <= B_CONV2_12;
        end else if ((tmp_66_reg_7829 == 4'd11)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4297 <= B_CONV2_11;
        end else if ((tmp_66_reg_7829 == 4'd10)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4297 <= B_CONV2_10;
        end else if ((tmp_66_reg_7829 == 4'd9)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4297 <= B_CONV2_9;
        end else if ((tmp_66_reg_7829 == 4'd8)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4297 <= B_CONV2_8;
        end else if ((tmp_66_reg_7829 == 4'd7)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4297 <= B_CONV2_7;
        end else if ((tmp_66_reg_7829 == 4'd6)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4297 <= B_CONV2_6;
        end else if ((tmp_66_reg_7829 == 4'd5)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4297 <= B_CONV2_5;
        end else if ((tmp_66_reg_7829 == 4'd4)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4297 <= B_CONV2_4;
        end else if ((tmp_66_reg_7829 == 4'd3)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4297 <= B_CONV2_3;
        end else if ((tmp_66_reg_7829 == 4'd2)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4297 <= B_CONV2_2;
        end else if ((tmp_66_reg_7829 == 4'd1)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4297 <= B_CONV2_1;
        end else if ((tmp_66_reg_7829 == 4'd0)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4297 <= B_CONV2_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        c2_reg_4275 <= 4'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7797 == 1'd0))) begin
        c2_reg_4275 <= tmp_12_mid2_reg_7823;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        c4_reg_4369 <= 4'd0;
    end else if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8044 == 1'd0))) begin
        c4_reg_4369 <= tmp_17_mid2_reg_8098;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        c_reg_4194 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        c_reg_4194 <= tmp_27_mid2_reg_7682;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        chl5_reg_4380 <= 5'd0;
    end else if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8044 == 1'd0))) begin
        chl5_reg_4380 <= chl_2_reg_8278;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        chl_in_reg_4229 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001) & (exitcond_flatten4_reg_6958_pp3_iter1_reg == 1'd0))) begin
        chl_in_reg_4229 <= chl_in_1_reg_7787;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        chl_out_reg_4217 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        chl_out_reg_4217 <= chl_out_mid2_reg_7767;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        chl_reg_4286 <= 5'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7797 == 1'd0))) begin
        chl_reg_4286 <= chl_1_reg_7914;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        indvar1_reg_4047 <= 11'd0;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (exitcond3_fu_4674_p2 == 1'd0))) begin
        indvar1_reg_4047 <= indvar_next1_fu_4680_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond5_fu_4742_p2 == 1'd0))) begin
        indvar4_reg_4080 <= indvar_next2_fu_4748_p2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        indvar4_reg_4080 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state88))) begin
        indvar6_reg_4391 <= 9'd0;
    end else if (((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (exitcond6_fu_6634_p2 == 1'd0))) begin
        indvar6_reg_4391 <= indvar_next3_fu_6640_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        indvar_flatten1_reg_4113 <= 18'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        indvar_flatten1_reg_4113 <= indvar_flatten_next4_reg_6962;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        indvar_flatten2_reg_4136 <= 17'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        indvar_flatten2_reg_4136 <= indvar_flatten_next3_reg_7792;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        indvar_flatten3_reg_4159 <= 14'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        indvar_flatten3_reg_4159 <= indvar_flatten_next2_reg_7772;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        indvar_flatten4_reg_4182 <= 11'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        indvar_flatten4_reg_4182 <= indvar_flatten_next1_reg_7677;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        indvar_flatten5_reg_4241 <= 11'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7797 == 1'd0))) begin
        indvar_flatten5_reg_4241 <= indvar_flatten_next8_reg_7801;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        indvar_flatten6_reg_4263 <= 9'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7797 == 1'd0))) begin
        indvar_flatten6_reg_4263 <= indvar_flatten_next7_reg_8029;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        indvar_flatten7_reg_4335 <= 9'd0;
    end else if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8044 == 1'd0))) begin
        indvar_flatten7_reg_4335 <= indvar_flatten_next6_reg_8048;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        indvar_flatten8_reg_4357 <= 8'd0;
    end else if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8044 == 1'd0))) begin
        indvar_flatten8_reg_4357 <= indvar_flatten_next5_reg_8283;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        indvar_flatten_reg_4205 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        indvar_flatten_reg_4205 <= indvar_flatten_next_reg_7672;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_fu_4562_p2 == 1'd0))) begin
        indvar_reg_4036 <= indvar_next_fu_4568_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        indvar_reg_4036 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        kc_reg_4148 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        kc_reg_4148 <= kc_cast_mid2_reg_7064;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        kr_reg_4124 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        kr_reg_4124 <= kr_cast_mid2_reg_7059;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond5_fu_4742_p2 == 1'd0))) begin
        phi_mul1_reg_4091 <= next_mul1_fu_4754_p2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        phi_mul1_reg_4091 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state88))) begin
        phi_mul2_reg_4402 <= 19'd0;
    end else if (((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (exitcond6_fu_6634_p2 == 1'd0))) begin
        phi_mul2_reg_4402 <= next_mul2_fu_6666_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        phi_mul_reg_4058 <= 22'd0;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (exitcond3_fu_4674_p2 == 1'd0))) begin
        phi_mul_reg_4058 <= next_mul_fu_4686_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond5_fu_4742_p2 == 1'd0))) begin
        phi_urem1_reg_4102 <= idx_urem1_fu_4812_p3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        phi_urem1_reg_4102 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state88))) begin
        phi_urem2_reg_4413 <= 9'd0;
    end else if (((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (exitcond6_fu_6634_p2 == 1'd0))) begin
        phi_urem2_reg_4413 <= idx_urem2_fu_6658_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        phi_urem_reg_4069 <= 11'd0;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (exitcond3_fu_4674_p2 == 1'd0))) begin
        phi_urem_reg_4069 <= idx_urem_fu_4718_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        r1_reg_4252 <= 4'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7797 == 1'd0))) begin
        r1_reg_4252 <= tmp_4_mid2_v_reg_7811;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        r3_reg_4346 <= 4'd0;
    end else if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8044 == 1'd0))) begin
        r3_reg_4346 <= tmp_8_mid2_v_reg_8066;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        r_reg_4171 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        r_reg_4171 <= tmp_15_mid2_reg_7660;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_6758 == 4'd0))) begin
        B_CONV2_0 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6758 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_1 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6758 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_10 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6758 == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_11 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6758 == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_12 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6758 == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_13 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6758 == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_14 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6758 == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_15 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6758 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_2 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6758 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_3 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6758 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_4 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6758 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_5 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6758 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_6 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6758 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_7 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6758 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_8 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6758 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_9 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (exitcond3_reg_6762 == 1'd0))) begin
        FM_DDR_BUFF2_read_reg_6790 <= m_axi_FM_DDR_BUFF2_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond5_reg_6806_pp2_iter9_reg == 1'd0))) begin
        WEIGHT_addr_read_reg_6838 <= m_axi_WEIGHT_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_fu_6257_p2 == 1'd0))) begin
        c4_mid_reg_8060 <= c4_mid_fu_6281_p3;
        chl5_mid2_reg_8087 <= chl5_mid2_fu_6331_p3;
        exitcond_flatten7_reg_8053 <= exitcond_flatten7_fu_6275_p2;
        exitcond_mid_reg_8080 <= exitcond_mid_fu_6319_p2;
        tmp_10_mid2_v_reg_8074 <= {{tmp_8_mid2_v_fu_6289_p3[3:1]}};
        tmp_82_reg_8092 <= tmp_82_fu_6339_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_11001) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        c_3_reg_7559 <= c_3_fu_5379_p2;
        chl_in_mid2_reg_7589 <= chl_in_mid2_fu_5478_p3;
        chl_out_1_reg_7584 <= chl_out_1_fu_5456_p2;
        chl_out_mid1_reg_7569 <= chl_out_mid1_fu_5394_p3;
        chl_out_t_mid2_reg_7595 <= chl_out_t_mid2_fu_5490_p3;
        exitcond4_mid3_reg_7579 <= exitcond4_mid3_fu_5450_p2;
        exitcond_flatten_mid_4_reg_7554 <= exitcond_flatten_mid_4_fu_5375_p2;
        r_3_reg_7549 <= r_3_fu_5315_p2;
        tmp_27_reg_7564 <= tmp_27_fu_5389_p2;
        tmp_29_reg_7574 <= tmp_29_fu_5420_p2;
        tmp_58_reg_7600 <= tmp_58_fu_5534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_fu_4972_p2 == 1'd0))) begin
        c_mid1_reg_7047 <= c_mid1_fu_5102_p3;
        exitcond_flatten105_s_reg_6992 <= exitcond_flatten105_s_fu_5040_p2;
        exitcond_flatten65_m_1_reg_7028 <= exitcond_flatten65_m_1_fu_5084_p2;
        exitcond_flatten_mid_3_reg_7022 <= exitcond_flatten_mid_3_fu_5078_p2;
        exitcond_flatten_reg_6973 <= exitcond_flatten_fu_4990_p2;
        kc_1_reg_6999 <= kc_1_fu_5046_p2;
        kc_mid_reg_6982 <= kc_mid_fu_4996_p3;
        kr_1_reg_6967 <= kr_1_fu_4984_p2;
        not_exitcond_flatten_3_reg_7017 <= not_exitcond_flatten_3_fu_5072_p2;
        not_exitcond_flatten_4_reg_7053 <= not_exitcond_flatten_4_fu_5110_p2;
        not_exitcond_flatten_reg_6987 <= not_exitcond_flatten_fu_5004_p2;
        r_mid_reg_7011 <= r_mid_fu_5058_p3;
        tmp_14_reg_7005 <= tmp_14_fu_5052_p2;
        tmp_16_reg_7037 <= tmp_16_fu_5090_p2;
        tmp_17_reg_7042 <= tmp_17_fu_5096_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond_flatten6_reg_7797 == 1'd0))) begin
        chl_1_reg_7914 <= chl_1_fu_6073_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001) & (exitcond_flatten8_reg_8044 == 1'd0))) begin
        chl_2_reg_8278 <= chl_2_fu_6484_p2;
        indvar_flatten_next5_reg_8283 <= indvar_flatten_next5_fu_6495_p3;
        tmp_17_mid2_reg_8098 <= tmp_17_mid2_fu_6388_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        chl_in_1_reg_7787 <= chl_in_1_fu_5915_p2;
        indvar_flatten_next3_reg_7792 <= indvar_flatten_next3_fu_5920_p3;
        tmp_36_reg_7777 <= grp_fu_4433_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_fu_5926_p2 == 1'd0))) begin
        chl_mid2_reg_7818 <= chl_mid2_fu_5996_p3;
        exitcond_flatten5_reg_7806 <= exitcond_flatten5_fu_5944_p2;
        tmp_66_reg_7829 <= tmp_66_fu_6012_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        chl_out_mid2_reg_7767 <= chl_out_mid2_fu_5867_p3;
        indvar_flatten_next2_reg_7772 <= indvar_flatten_next2_fu_5872_p3;
        tmp_27_mid2_reg_7682 <= tmp_27_mid2_fu_5832_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_11001))) begin
        chl_out_t_mid2_reg_7595_pp3_iter1_reg <= chl_out_t_mid2_reg_7595;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (exitcond_flatten6_reg_7797 == 1'd0))) begin
        conv2_buff_0_addr_1_reg_7834 <= tmp_77_cast_fu_6053_p1;
        conv2_buff_10_addr_1_reg_7844 <= tmp_77_cast_fu_6053_p1;
        conv2_buff_11_addr_1_reg_7849 <= tmp_77_cast_fu_6053_p1;
        conv2_buff_12_addr_1_reg_7854 <= tmp_77_cast_fu_6053_p1;
        conv2_buff_13_addr_1_reg_7859 <= tmp_77_cast_fu_6053_p1;
        conv2_buff_14_addr_1_reg_7864 <= tmp_77_cast_fu_6053_p1;
        conv2_buff_15_addr_1_reg_7869 <= tmp_77_cast_fu_6053_p1;
        conv2_buff_1_addr_1_reg_7839 <= tmp_77_cast_fu_6053_p1;
        conv2_buff_2_addr_1_reg_7874 <= tmp_77_cast_fu_6053_p1;
        conv2_buff_3_addr_1_reg_7879 <= tmp_77_cast_fu_6053_p1;
        conv2_buff_4_addr_1_reg_7884 <= tmp_77_cast_fu_6053_p1;
        conv2_buff_5_addr_1_reg_7889 <= tmp_77_cast_fu_6053_p1;
        conv2_buff_6_addr_1_reg_7894 <= tmp_77_cast_fu_6053_p1;
        conv2_buff_7_addr_1_reg_7899 <= tmp_77_cast_fu_6053_p1;
        conv2_buff_8_addr_1_reg_7904 <= tmp_77_cast_fu_6053_p1;
        conv2_buff_9_addr_1_reg_7909 <= tmp_77_cast_fu_6053_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        conv2_buff_0_addr_reg_7687 <= tmp_67_cast_fu_5847_p1;
        conv2_buff_10_addr_reg_7697 <= tmp_67_cast_fu_5847_p1;
        conv2_buff_11_addr_reg_7702 <= tmp_67_cast_fu_5847_p1;
        conv2_buff_12_addr_reg_7707 <= tmp_67_cast_fu_5847_p1;
        conv2_buff_13_addr_reg_7712 <= tmp_67_cast_fu_5847_p1;
        conv2_buff_14_addr_reg_7717 <= tmp_67_cast_fu_5847_p1;
        conv2_buff_15_addr_reg_7722 <= tmp_67_cast_fu_5847_p1;
        conv2_buff_1_addr_reg_7692 <= tmp_67_cast_fu_5847_p1;
        conv2_buff_2_addr_reg_7727 <= tmp_67_cast_fu_5847_p1;
        conv2_buff_3_addr_reg_7732 <= tmp_67_cast_fu_5847_p1;
        conv2_buff_4_addr_reg_7737 <= tmp_67_cast_fu_5847_p1;
        conv2_buff_5_addr_reg_7742 <= tmp_67_cast_fu_5847_p1;
        conv2_buff_6_addr_reg_7747 <= tmp_67_cast_fu_5847_p1;
        conv2_buff_7_addr_reg_7752 <= tmp_67_cast_fu_5847_p1;
        conv2_buff_8_addr_reg_7757 <= tmp_67_cast_fu_5847_p1;
        conv2_buff_9_addr_reg_7762 <= tmp_67_cast_fu_5847_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond5_fu_4742_p2 == 1'd0))) begin
        div57_t_reg_6825 <= {{phi_mul1_reg_4091[23:20]}};
        div58_t_reg_6829 <= {{mul2_fu_4768_p2[15:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        div57_t_reg_6825_pp2_iter10_reg <= div57_t_reg_6825_pp2_iter9_reg;
        div57_t_reg_6825_pp2_iter2_reg <= div57_t_reg_6825_pp2_iter1_reg;
        div57_t_reg_6825_pp2_iter3_reg <= div57_t_reg_6825_pp2_iter2_reg;
        div57_t_reg_6825_pp2_iter4_reg <= div57_t_reg_6825_pp2_iter3_reg;
        div57_t_reg_6825_pp2_iter5_reg <= div57_t_reg_6825_pp2_iter4_reg;
        div57_t_reg_6825_pp2_iter6_reg <= div57_t_reg_6825_pp2_iter5_reg;
        div57_t_reg_6825_pp2_iter7_reg <= div57_t_reg_6825_pp2_iter6_reg;
        div57_t_reg_6825_pp2_iter8_reg <= div57_t_reg_6825_pp2_iter7_reg;
        div57_t_reg_6825_pp2_iter9_reg <= div57_t_reg_6825_pp2_iter8_reg;
        div58_t_reg_6829_pp2_iter10_reg <= div58_t_reg_6829_pp2_iter9_reg;
        div58_t_reg_6829_pp2_iter2_reg <= div58_t_reg_6829_pp2_iter1_reg;
        div58_t_reg_6829_pp2_iter3_reg <= div58_t_reg_6829_pp2_iter2_reg;
        div58_t_reg_6829_pp2_iter4_reg <= div58_t_reg_6829_pp2_iter3_reg;
        div58_t_reg_6829_pp2_iter5_reg <= div58_t_reg_6829_pp2_iter4_reg;
        div58_t_reg_6829_pp2_iter6_reg <= div58_t_reg_6829_pp2_iter5_reg;
        div58_t_reg_6829_pp2_iter7_reg <= div58_t_reg_6829_pp2_iter6_reg;
        div58_t_reg_6829_pp2_iter8_reg <= div58_t_reg_6829_pp2_iter7_reg;
        div58_t_reg_6829_pp2_iter9_reg <= div58_t_reg_6829_pp2_iter8_reg;
        exitcond5_reg_6806_pp2_iter2_reg <= exitcond5_reg_6806_pp2_iter1_reg;
        exitcond5_reg_6806_pp2_iter3_reg <= exitcond5_reg_6806_pp2_iter2_reg;
        exitcond5_reg_6806_pp2_iter4_reg <= exitcond5_reg_6806_pp2_iter3_reg;
        exitcond5_reg_6806_pp2_iter5_reg <= exitcond5_reg_6806_pp2_iter4_reg;
        exitcond5_reg_6806_pp2_iter6_reg <= exitcond5_reg_6806_pp2_iter5_reg;
        exitcond5_reg_6806_pp2_iter7_reg <= exitcond5_reg_6806_pp2_iter6_reg;
        exitcond5_reg_6806_pp2_iter8_reg <= exitcond5_reg_6806_pp2_iter7_reg;
        exitcond5_reg_6806_pp2_iter9_reg <= exitcond5_reg_6806_pp2_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        div57_t_reg_6825_pp2_iter1_reg <= div57_t_reg_6825;
        div58_t_reg_6829_pp2_iter1_reg <= div58_t_reg_6829;
        exitcond5_reg_6806 <= exitcond5_fu_4742_p2;
        exitcond5_reg_6806_pp2_iter1_reg <= exitcond5_reg_6806;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (1'b1 == ap_CS_fsm_pp6_stage0) & (exitcond6_fu_6634_p2 == 1'd0))) begin
        div60_t_reg_8587 <= {{phi_mul2_reg_4402[17:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (exitcond3_fu_4674_p2 == 1'd0))) begin
        div_t_reg_6781 <= {{phi_mul_reg_4058[21:19]}};
        tmp_5_reg_6776 <= tmp_5_fu_4692_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        div_t_reg_6781_pp1_iter1_reg <= div_t_reg_6781;
        exitcond3_reg_6762 <= exitcond3_fu_4674_p2;
        tmp_5_reg_6776_pp1_iter1_reg <= tmp_5_reg_6776;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        exitcond6_reg_8488 <= exitcond6_fu_6634_p2;
        exitcond6_reg_8488_pp6_iter1_reg <= exitcond6_reg_8488;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        exitcond_flatten4_reg_6958 <= exitcond_flatten4_fu_4972_p2;
        exitcond_flatten4_reg_6958_pp3_iter1_reg <= exitcond_flatten4_reg_6958;
        tmp_10_reg_6948 <= tmp_10_fu_4944_p1;
        tmp_4_reg_6938 <= tmp_4_fu_4932_p2;
        tmp_8_reg_6943 <= tmp_8_fu_4938_p2;
        tmp_s_reg_6953[6 : 1] <= tmp_s_fu_4966_p2[6 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        exitcond_flatten6_reg_7797 <= exitcond_flatten6_fu_5926_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        exitcond_flatten8_reg_8044 <= exitcond_flatten8_fu_6257_p2;
        exitcond_flatten8_reg_8044_pp5_iter1_reg <= exitcond_flatten8_reg_8044;
        exitcond_flatten8_reg_8044_pp5_iter2_reg <= exitcond_flatten8_reg_8044_pp5_iter1_reg;
        exitcond_flatten8_reg_8044_pp5_iter3_reg <= exitcond_flatten8_reg_8044_pp5_iter2_reg;
        exitcond_flatten8_reg_8044_pp5_iter4_reg <= exitcond_flatten8_reg_8044_pp5_iter3_reg;
        exitcond_flatten8_reg_8044_pp5_iter5_reg <= exitcond_flatten8_reg_8044_pp5_iter4_reg;
        exitcond_flatten8_reg_8044_pp5_iter6_reg <= exitcond_flatten8_reg_8044_pp5_iter5_reg;
        exitcond_flatten8_reg_8044_pp5_iter7_reg <= exitcond_flatten8_reg_8044_pp5_iter6_reg;
        exitcond_flatten8_reg_8044_pp5_iter8_reg <= exitcond_flatten8_reg_8044_pp5_iter7_reg;
        tmp_10_mid2_v_reg_8074_pp5_iter10_reg <= tmp_10_mid2_v_reg_8074_pp5_iter9_reg;
        tmp_10_mid2_v_reg_8074_pp5_iter1_reg <= tmp_10_mid2_v_reg_8074;
        tmp_10_mid2_v_reg_8074_pp5_iter2_reg <= tmp_10_mid2_v_reg_8074_pp5_iter1_reg;
        tmp_10_mid2_v_reg_8074_pp5_iter3_reg <= tmp_10_mid2_v_reg_8074_pp5_iter2_reg;
        tmp_10_mid2_v_reg_8074_pp5_iter4_reg <= tmp_10_mid2_v_reg_8074_pp5_iter3_reg;
        tmp_10_mid2_v_reg_8074_pp5_iter5_reg <= tmp_10_mid2_v_reg_8074_pp5_iter4_reg;
        tmp_10_mid2_v_reg_8074_pp5_iter6_reg <= tmp_10_mid2_v_reg_8074_pp5_iter5_reg;
        tmp_10_mid2_v_reg_8074_pp5_iter7_reg <= tmp_10_mid2_v_reg_8074_pp5_iter6_reg;
        tmp_10_mid2_v_reg_8074_pp5_iter8_reg <= tmp_10_mid2_v_reg_8074_pp5_iter7_reg;
        tmp_10_mid2_v_reg_8074_pp5_iter9_reg <= tmp_10_mid2_v_reg_8074_pp5_iter8_reg;
        tmp_18_reg_8034[3 : 1] <= tmp_18_fu_6241_p2[3 : 1];
        tmp_35_reg_8039 <= {{ap_phi_mux_c4_phi_fu_4373_p4[3:1]}};
        tmp_78_reg_8288_pp5_iter2_reg <= tmp_78_reg_8288;
        tmp_80_reg_8293_pp5_iter2_reg[7 : 1] <= tmp_80_reg_8293[7 : 1];
        tmp_80_reg_8293_pp5_iter3_reg[7 : 1] <= tmp_80_reg_8293_pp5_iter2_reg[7 : 1];
        tmp_80_reg_8293_pp5_iter4_reg[7 : 1] <= tmp_80_reg_8293_pp5_iter3_reg[7 : 1];
        tmp_82_reg_8092_pp5_iter10_reg <= tmp_82_reg_8092_pp5_iter9_reg;
        tmp_82_reg_8092_pp5_iter1_reg <= tmp_82_reg_8092;
        tmp_82_reg_8092_pp5_iter2_reg <= tmp_82_reg_8092_pp5_iter1_reg;
        tmp_82_reg_8092_pp5_iter3_reg <= tmp_82_reg_8092_pp5_iter2_reg;
        tmp_82_reg_8092_pp5_iter4_reg <= tmp_82_reg_8092_pp5_iter3_reg;
        tmp_82_reg_8092_pp5_iter5_reg <= tmp_82_reg_8092_pp5_iter4_reg;
        tmp_82_reg_8092_pp5_iter6_reg <= tmp_82_reg_8092_pp5_iter5_reg;
        tmp_82_reg_8092_pp5_iter7_reg <= tmp_82_reg_8092_pp5_iter6_reg;
        tmp_82_reg_8092_pp5_iter8_reg <= tmp_82_reg_8092_pp5_iter7_reg;
        tmp_82_reg_8092_pp5_iter9_reg <= tmp_82_reg_8092_pp5_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (tmp_14_reg_7005 == 1'd0) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        indvar_flatten103_op_reg_7650 <= indvar_flatten103_op_fu_5758_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (exitcond_flatten_reg_6973 == 1'd0) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        indvar_flatten253_op_reg_7655 <= indvar_flatten253_op_fu_5764_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (exitcond_flatten5_reg_7806 == 1'd0) & (exitcond_flatten6_reg_7797 == 1'd0))) begin
        indvar_flatten358_op_reg_7919 <= indvar_flatten358_op_fu_6078_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (tmp_17_reg_7042 == 1'd0) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        indvar_flatten63_op_reg_7645 <= indvar_flatten63_op_fu_5752_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        indvar_flatten_next1_reg_7677 <= indvar_flatten_next1_fu_5798_p3;
        indvar_flatten_next_reg_7672 <= indvar_flatten_next_fu_5792_p3;
        tmp_15_mid2_reg_7660 <= tmp_15_mid2_fu_5770_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        indvar_flatten_next4_reg_6962 <= indvar_flatten_next4_fu_4978_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        indvar_flatten_next6_reg_8048 <= indvar_flatten_next6_fu_6263_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage8_11001) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond_flatten6_reg_7797 == 1'd0))) begin
        indvar_flatten_next7_reg_8029 <= indvar_flatten_next7_fu_6235_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        indvar_flatten_next8_reg_7801 <= indvar_flatten_next8_fu_5932_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (tmp_27_reg_7564 == 1'd0) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        indvar_flatten_op_reg_7640 <= indvar_flatten_op_fu_5746_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        kc_cast_mid2_reg_7064 <= kc_cast_mid2_fu_5174_p3;
        kr_cast_mid2_reg_7059 <= kr_cast_mid2_fu_5116_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001) & (exitcond_flatten6_reg_7797 == 1'd0)) | ((ap_enable_reg_pp5_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001) & (exitcond_flatten8_reg_8044_pp5_iter3_reg == 1'd0)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (1'b0 == ap_block_pp3_stage4_11001) & (exitcond_flatten4_reg_6958_pp3_iter1_reg == 1'd0)))) begin
        reg_4533 <= grp_fu_4424_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond_flatten6_fu_5926_p2 == 1'd0))) begin
        tmp_12_mid2_reg_7823 <= tmp_12_mid2_fu_6004_p3;
        tmp_4_mid2_v_reg_7811 <= tmp_4_mid2_v_fu_5958_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001) & (exitcond_flatten8_reg_8044 == 1'd0))) begin
        tmp_17_mid2_cast_reg_8103[3 : 0] <= tmp_17_mid2_cast_fu_6394_p1[3 : 0];
        tmp_19_mid2_cast_reg_8188[3 : 1] <= tmp_19_mid2_cast_fu_6437_p1[3 : 1];
        tmp_21_mid2_reg_8273 <= tmp_21_mid2_fu_6477_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        tmp_21_mid2_reg_8273_pp5_iter1_reg <= tmp_21_mid2_reg_8273;
        tmp_21_mid2_reg_8273_pp5_iter2_reg <= tmp_21_mid2_reg_8273_pp5_iter1_reg;
        tmp_21_mid2_reg_8273_pp5_iter3_reg <= tmp_21_mid2_reg_8273_pp5_iter2_reg;
        tmp_21_mid2_reg_8273_pp5_iter4_reg <= tmp_21_mid2_reg_8273_pp5_iter3_reg;
        tmp_21_mid2_reg_8273_pp5_iter5_reg <= tmp_21_mid2_reg_8273_pp5_iter4_reg;
        tmp_21_mid2_reg_8273_pp5_iter6_reg <= tmp_21_mid2_reg_8273_pp5_iter5_reg;
        tmp_21_mid2_reg_8273_pp5_iter7_reg <= tmp_21_mid2_reg_8273_pp5_iter6_reg;
        tmp_21_mid2_reg_8273_pp5_iter8_reg <= tmp_21_mid2_reg_8273_pp5_iter7_reg;
        tmp_21_mid2_reg_8273_pp5_iter9_reg <= tmp_21_mid2_reg_8273_pp5_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage8_11001) & (1'b1 == ap_CS_fsm_pp4_stage8) & (exitcond_flatten6_reg_7797 == 1'd0))) begin
        tmp_28_reg_8009 <= tmp_28_fu_6227_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8044_pp5_iter5_reg == 1'd0))) begin
        tmp_31_reg_8478 <= grp_fu_4424_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001) & (exitcond_flatten8_reg_8044_pp5_iter8_reg == 1'd0))) begin
        tmp_32_reg_8483 <= grp_fu_4429_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (1'b1 == ap_CS_fsm_pp6_stage0) & (exitcond6_reg_8488 == 1'd0))) begin
        tmp_42_reg_8592 <= tmp_42_fu_6706_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage2_11001) & (1'b1 == ap_CS_fsm_pp4_stage2) & (exitcond_flatten6_reg_7797 == 1'd0))) begin
        tmp_44_reg_7924 <= tmp_44_fu_6084_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8044 == 1'd0))) begin
        tmp_46_reg_8298 <= grp_fu_4459_p18;
        tmp_47_reg_8303 <= grp_fu_4496_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp5_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001) & (exitcond_flatten8_reg_8044_pp5_iter3_reg == 1'd0))) begin
        tmp_48_reg_8388 <= grp_fu_4496_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001) & (exitcond_flatten8_reg_8044_pp5_iter5_reg == 1'd0))) begin
        tmp_49_reg_8473 <= grp_fu_4459_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        tmp_56_reg_7667 <= tmp_56_fu_5775_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        tmp_59_reg_7635 <= tmp_59_fu_5549_p98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        tmp_60_reg_7782 <= tmp_60_fu_5878_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8044 == 1'd0))) begin
        tmp_78_reg_8288 <= tmp_78_fu_6537_p2;
        tmp_80_reg_8293[7 : 1] <= tmp_80_fu_6542_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_fu_6257_p2 == 1'd0))) begin
        tmp_8_mid2_v_reg_8066 <= tmp_8_mid2_v_fu_6289_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_fu_4562_p2 == 1'd0))) begin
        tmp_reg_6758 <= tmp_fu_4574_p1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        BIAS_blk_n_AR = m_axi_BIAS_ARREADY;
    end else begin
        BIAS_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        BIAS_blk_n_R = m_axi_BIAS_RVALID;
    end else begin
        BIAS_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        FM_DDR_BUFF1_blk_n_AW = m_axi_FM_DDR_BUFF1_AWREADY;
    end else begin
        FM_DDR_BUFF1_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        FM_DDR_BUFF1_blk_n_B = m_axi_FM_DDR_BUFF1_BVALID;
    end else begin
        FM_DDR_BUFF1_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter2 == 1'b1) & (1'b0 == ap_block_pp6_stage0) & (exitcond6_reg_8488_pp6_iter1_reg == 1'd0))) begin
        FM_DDR_BUFF1_blk_n_W = m_axi_FM_DDR_BUFF1_WREADY;
    end else begin
        FM_DDR_BUFF1_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        FM_DDR_BUFF2_blk_n_AR = m_axi_FM_DDR_BUFF2_ARREADY;
    end else begin
        FM_DDR_BUFF2_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (exitcond3_reg_6762 == 1'd0))) begin
        FM_DDR_BUFF2_blk_n_R = m_axi_FM_DDR_BUFF2_RVALID;
    end else begin
        FM_DDR_BUFF2_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        WEIGHT_blk_n_AR = m_axi_WEIGHT_ARREADY;
    end else begin
        WEIGHT_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter10 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (exitcond5_reg_6806_pp2_iter9_reg == 1'd0))) begin
        WEIGHT_blk_n_R = m_axi_WEIGHT_RVALID;
    end else begin
        WEIGHT_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_0_0_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_0_0_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_0_0_ce0 = 1'b1;
    end else begin
        W_CONV2_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (div57_t_reg_6825_pp2_iter10_reg == 4'd0) & (div58_t_reg_6829_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_0_0_we0 = 1'b1;
    end else begin
        W_CONV2_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_0_1_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_0_1_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_0_1_ce0 = 1'b1;
    end else begin
        W_CONV2_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (div57_t_reg_6825_pp2_iter10_reg == 4'd0))) begin
        W_CONV2_0_1_we0 = 1'b1;
    end else begin
        W_CONV2_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_0_2_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_0_2_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_0_2_ce0 = 1'b1;
    end else begin
        W_CONV2_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (div57_t_reg_6825_pp2_iter10_reg == 4'd0))) begin
        W_CONV2_0_2_we0 = 1'b1;
    end else begin
        W_CONV2_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_0_3_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_0_3_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_0_3_ce0 = 1'b1;
    end else begin
        W_CONV2_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (div57_t_reg_6825_pp2_iter10_reg == 4'd0))) begin
        W_CONV2_0_3_we0 = 1'b1;
    end else begin
        W_CONV2_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_0_4_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_0_4_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_0_4_ce0 = 1'b1;
    end else begin
        W_CONV2_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (div57_t_reg_6825_pp2_iter10_reg == 4'd0))) begin
        W_CONV2_0_4_we0 = 1'b1;
    end else begin
        W_CONV2_0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_0_5_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_0_5_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_0_5_ce0 = 1'b1;
    end else begin
        W_CONV2_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6829_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (div57_t_reg_6825_pp2_iter10_reg == 4'd0))) begin
        W_CONV2_0_5_we0 = 1'b1;
    end else begin
        W_CONV2_0_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_10_0_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_10_0_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_10_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_10_0_ce0 = 1'b1;
    end else begin
        W_CONV2_10_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6829_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_10_0_we0 = 1'b1;
    end else begin
        W_CONV2_10_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_10_1_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_10_1_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_10_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_10_1_ce0 = 1'b1;
    end else begin
        W_CONV2_10_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_10_1_we0 = 1'b1;
    end else begin
        W_CONV2_10_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_10_2_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_10_2_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_10_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_10_2_ce0 = 1'b1;
    end else begin
        W_CONV2_10_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd2) & (div57_t_reg_6825_pp2_iter10_reg == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_10_2_we0 = 1'b1;
    end else begin
        W_CONV2_10_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_10_3_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_10_3_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_10_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_10_3_ce0 = 1'b1;
    end else begin
        W_CONV2_10_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd3) & (div57_t_reg_6825_pp2_iter10_reg == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_10_3_we0 = 1'b1;
    end else begin
        W_CONV2_10_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_10_4_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_10_4_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_10_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_10_4_ce0 = 1'b1;
    end else begin
        W_CONV2_10_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (div57_t_reg_6825_pp2_iter10_reg == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_10_4_we0 = 1'b1;
    end else begin
        W_CONV2_10_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_10_5_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_10_5_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_10_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_10_5_ce0 = 1'b1;
    end else begin
        W_CONV2_10_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6829_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_10_5_we0 = 1'b1;
    end else begin
        W_CONV2_10_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_11_0_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_11_0_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_11_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_11_0_ce0 = 1'b1;
    end else begin
        W_CONV2_11_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6829_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_11_0_we0 = 1'b1;
    end else begin
        W_CONV2_11_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_11_1_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_11_1_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_11_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_11_1_ce0 = 1'b1;
    end else begin
        W_CONV2_11_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_11_1_we0 = 1'b1;
    end else begin
        W_CONV2_11_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_11_2_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_11_2_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_11_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_11_2_ce0 = 1'b1;
    end else begin
        W_CONV2_11_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd2) & (div57_t_reg_6825_pp2_iter10_reg == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_11_2_we0 = 1'b1;
    end else begin
        W_CONV2_11_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_11_3_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_11_3_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_11_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_11_3_ce0 = 1'b1;
    end else begin
        W_CONV2_11_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd3) & (div57_t_reg_6825_pp2_iter10_reg == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_11_3_we0 = 1'b1;
    end else begin
        W_CONV2_11_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_11_4_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_11_4_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_11_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_11_4_ce0 = 1'b1;
    end else begin
        W_CONV2_11_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (div57_t_reg_6825_pp2_iter10_reg == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_11_4_we0 = 1'b1;
    end else begin
        W_CONV2_11_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_11_5_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_11_5_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_11_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_11_5_ce0 = 1'b1;
    end else begin
        W_CONV2_11_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6829_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_11_5_we0 = 1'b1;
    end else begin
        W_CONV2_11_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_12_0_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_12_0_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_12_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_12_0_ce0 = 1'b1;
    end else begin
        W_CONV2_12_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6829_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_12_0_we0 = 1'b1;
    end else begin
        W_CONV2_12_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_12_1_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_12_1_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_12_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_12_1_ce0 = 1'b1;
    end else begin
        W_CONV2_12_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_12_1_we0 = 1'b1;
    end else begin
        W_CONV2_12_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_12_2_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_12_2_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_12_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_12_2_ce0 = 1'b1;
    end else begin
        W_CONV2_12_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd2) & (div57_t_reg_6825_pp2_iter10_reg == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_12_2_we0 = 1'b1;
    end else begin
        W_CONV2_12_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_12_3_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_12_3_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_12_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_12_3_ce0 = 1'b1;
    end else begin
        W_CONV2_12_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd3) & (div57_t_reg_6825_pp2_iter10_reg == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_12_3_we0 = 1'b1;
    end else begin
        W_CONV2_12_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_12_4_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_12_4_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_12_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_12_4_ce0 = 1'b1;
    end else begin
        W_CONV2_12_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (div57_t_reg_6825_pp2_iter10_reg == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_12_4_we0 = 1'b1;
    end else begin
        W_CONV2_12_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_12_5_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_12_5_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_12_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_12_5_ce0 = 1'b1;
    end else begin
        W_CONV2_12_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6829_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_12_5_we0 = 1'b1;
    end else begin
        W_CONV2_12_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_13_0_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_13_0_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_13_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_13_0_ce0 = 1'b1;
    end else begin
        W_CONV2_13_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6829_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_13_0_we0 = 1'b1;
    end else begin
        W_CONV2_13_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_13_1_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_13_1_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_13_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_13_1_ce0 = 1'b1;
    end else begin
        W_CONV2_13_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_13_1_we0 = 1'b1;
    end else begin
        W_CONV2_13_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_13_2_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_13_2_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_13_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_13_2_ce0 = 1'b1;
    end else begin
        W_CONV2_13_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd2) & (div57_t_reg_6825_pp2_iter10_reg == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_13_2_we0 = 1'b1;
    end else begin
        W_CONV2_13_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_13_3_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_13_3_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_13_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_13_3_ce0 = 1'b1;
    end else begin
        W_CONV2_13_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd3) & (div57_t_reg_6825_pp2_iter10_reg == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_13_3_we0 = 1'b1;
    end else begin
        W_CONV2_13_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_13_4_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_13_4_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_13_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_13_4_ce0 = 1'b1;
    end else begin
        W_CONV2_13_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (div57_t_reg_6825_pp2_iter10_reg == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_13_4_we0 = 1'b1;
    end else begin
        W_CONV2_13_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_13_5_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_13_5_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_13_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_13_5_ce0 = 1'b1;
    end else begin
        W_CONV2_13_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6829_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_13_5_we0 = 1'b1;
    end else begin
        W_CONV2_13_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_14_0_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_14_0_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_14_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_14_0_ce0 = 1'b1;
    end else begin
        W_CONV2_14_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6829_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_14_0_we0 = 1'b1;
    end else begin
        W_CONV2_14_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_14_1_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_14_1_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_14_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_14_1_ce0 = 1'b1;
    end else begin
        W_CONV2_14_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_14_1_we0 = 1'b1;
    end else begin
        W_CONV2_14_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_14_2_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_14_2_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_14_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_14_2_ce0 = 1'b1;
    end else begin
        W_CONV2_14_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd2) & (div57_t_reg_6825_pp2_iter10_reg == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_14_2_we0 = 1'b1;
    end else begin
        W_CONV2_14_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_14_3_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_14_3_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_14_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_14_3_ce0 = 1'b1;
    end else begin
        W_CONV2_14_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd3) & (div57_t_reg_6825_pp2_iter10_reg == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_14_3_we0 = 1'b1;
    end else begin
        W_CONV2_14_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_14_4_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_14_4_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_14_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_14_4_ce0 = 1'b1;
    end else begin
        W_CONV2_14_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (div57_t_reg_6825_pp2_iter10_reg == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_14_4_we0 = 1'b1;
    end else begin
        W_CONV2_14_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_14_5_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_14_5_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_14_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_14_5_ce0 = 1'b1;
    end else begin
        W_CONV2_14_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6829_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_14_5_we0 = 1'b1;
    end else begin
        W_CONV2_14_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_15_0_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_15_0_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_15_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_15_0_ce0 = 1'b1;
    end else begin
        W_CONV2_15_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6829_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_15_0_we0 = 1'b1;
    end else begin
        W_CONV2_15_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_15_1_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_15_1_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_15_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_15_1_ce0 = 1'b1;
    end else begin
        W_CONV2_15_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_15_1_we0 = 1'b1;
    end else begin
        W_CONV2_15_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_15_2_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_15_2_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_15_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_15_2_ce0 = 1'b1;
    end else begin
        W_CONV2_15_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd2) & (div57_t_reg_6825_pp2_iter10_reg == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_15_2_we0 = 1'b1;
    end else begin
        W_CONV2_15_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_15_3_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_15_3_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_15_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_15_3_ce0 = 1'b1;
    end else begin
        W_CONV2_15_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd3) & (div57_t_reg_6825_pp2_iter10_reg == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_15_3_we0 = 1'b1;
    end else begin
        W_CONV2_15_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_15_4_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_15_4_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_15_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_15_4_ce0 = 1'b1;
    end else begin
        W_CONV2_15_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (div57_t_reg_6825_pp2_iter10_reg == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_15_4_we0 = 1'b1;
    end else begin
        W_CONV2_15_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_15_5_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_15_5_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_15_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_15_5_ce0 = 1'b1;
    end else begin
        W_CONV2_15_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6829_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_15_5_we0 = 1'b1;
    end else begin
        W_CONV2_15_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_1_0_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_1_0_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_1_0_ce0 = 1'b1;
    end else begin
        W_CONV2_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6829_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_1_0_we0 = 1'b1;
    end else begin
        W_CONV2_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_1_1_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_1_1_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_1_1_ce0 = 1'b1;
    end else begin
        W_CONV2_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_1_1_we0 = 1'b1;
    end else begin
        W_CONV2_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_1_2_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_1_2_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_1_2_ce0 = 1'b1;
    end else begin
        W_CONV2_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd2) & (div57_t_reg_6825_pp2_iter10_reg == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_1_2_we0 = 1'b1;
    end else begin
        W_CONV2_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_1_3_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_1_3_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_1_3_ce0 = 1'b1;
    end else begin
        W_CONV2_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd3) & (div57_t_reg_6825_pp2_iter10_reg == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_1_3_we0 = 1'b1;
    end else begin
        W_CONV2_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_1_4_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_1_4_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_1_4_ce0 = 1'b1;
    end else begin
        W_CONV2_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (div57_t_reg_6825_pp2_iter10_reg == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_1_4_we0 = 1'b1;
    end else begin
        W_CONV2_1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_1_5_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_1_5_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_1_5_ce0 = 1'b1;
    end else begin
        W_CONV2_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6829_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_1_5_we0 = 1'b1;
    end else begin
        W_CONV2_1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_2_0_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_2_0_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_2_0_ce0 = 1'b1;
    end else begin
        W_CONV2_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6829_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_2_0_we0 = 1'b1;
    end else begin
        W_CONV2_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_2_1_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_2_1_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_2_1_ce0 = 1'b1;
    end else begin
        W_CONV2_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_2_1_we0 = 1'b1;
    end else begin
        W_CONV2_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_2_2_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_2_2_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_2_2_ce0 = 1'b1;
    end else begin
        W_CONV2_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd2) & (div57_t_reg_6825_pp2_iter10_reg == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_2_2_we0 = 1'b1;
    end else begin
        W_CONV2_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_2_3_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_2_3_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_2_3_ce0 = 1'b1;
    end else begin
        W_CONV2_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd3) & (div57_t_reg_6825_pp2_iter10_reg == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_2_3_we0 = 1'b1;
    end else begin
        W_CONV2_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_2_4_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_2_4_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_2_4_ce0 = 1'b1;
    end else begin
        W_CONV2_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (div57_t_reg_6825_pp2_iter10_reg == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_2_4_we0 = 1'b1;
    end else begin
        W_CONV2_2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_2_5_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_2_5_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_2_5_ce0 = 1'b1;
    end else begin
        W_CONV2_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6829_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_2_5_we0 = 1'b1;
    end else begin
        W_CONV2_2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_3_0_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_3_0_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_3_0_ce0 = 1'b1;
    end else begin
        W_CONV2_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6829_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_3_0_we0 = 1'b1;
    end else begin
        W_CONV2_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_3_1_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_3_1_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_3_1_ce0 = 1'b1;
    end else begin
        W_CONV2_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_3_1_we0 = 1'b1;
    end else begin
        W_CONV2_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_3_2_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_3_2_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_3_2_ce0 = 1'b1;
    end else begin
        W_CONV2_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd2) & (div57_t_reg_6825_pp2_iter10_reg == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_3_2_we0 = 1'b1;
    end else begin
        W_CONV2_3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_3_3_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_3_3_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_3_3_ce0 = 1'b1;
    end else begin
        W_CONV2_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd3) & (div57_t_reg_6825_pp2_iter10_reg == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_3_3_we0 = 1'b1;
    end else begin
        W_CONV2_3_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_3_4_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_3_4_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_3_4_ce0 = 1'b1;
    end else begin
        W_CONV2_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (div57_t_reg_6825_pp2_iter10_reg == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_3_4_we0 = 1'b1;
    end else begin
        W_CONV2_3_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_3_5_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_3_5_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_3_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_3_5_ce0 = 1'b1;
    end else begin
        W_CONV2_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6829_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_3_5_we0 = 1'b1;
    end else begin
        W_CONV2_3_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_4_0_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_4_0_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_4_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_4_0_ce0 = 1'b1;
    end else begin
        W_CONV2_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6829_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_4_0_we0 = 1'b1;
    end else begin
        W_CONV2_4_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_4_1_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_4_1_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_4_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_4_1_ce0 = 1'b1;
    end else begin
        W_CONV2_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_4_1_we0 = 1'b1;
    end else begin
        W_CONV2_4_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_4_2_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_4_2_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_4_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_4_2_ce0 = 1'b1;
    end else begin
        W_CONV2_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd2) & (div57_t_reg_6825_pp2_iter10_reg == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_4_2_we0 = 1'b1;
    end else begin
        W_CONV2_4_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_4_3_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_4_3_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_4_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_4_3_ce0 = 1'b1;
    end else begin
        W_CONV2_4_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd3) & (div57_t_reg_6825_pp2_iter10_reg == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_4_3_we0 = 1'b1;
    end else begin
        W_CONV2_4_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_4_4_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_4_4_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_4_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_4_4_ce0 = 1'b1;
    end else begin
        W_CONV2_4_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (div57_t_reg_6825_pp2_iter10_reg == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_4_4_we0 = 1'b1;
    end else begin
        W_CONV2_4_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_4_5_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_4_5_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_4_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_4_5_ce0 = 1'b1;
    end else begin
        W_CONV2_4_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6829_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_4_5_we0 = 1'b1;
    end else begin
        W_CONV2_4_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_5_0_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_5_0_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_5_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_5_0_ce0 = 1'b1;
    end else begin
        W_CONV2_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6829_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_5_0_we0 = 1'b1;
    end else begin
        W_CONV2_5_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_5_1_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_5_1_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_5_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_5_1_ce0 = 1'b1;
    end else begin
        W_CONV2_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_5_1_we0 = 1'b1;
    end else begin
        W_CONV2_5_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_5_2_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_5_2_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_5_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_5_2_ce0 = 1'b1;
    end else begin
        W_CONV2_5_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd2) & (div57_t_reg_6825_pp2_iter10_reg == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_5_2_we0 = 1'b1;
    end else begin
        W_CONV2_5_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_5_3_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_5_3_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_5_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_5_3_ce0 = 1'b1;
    end else begin
        W_CONV2_5_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd3) & (div57_t_reg_6825_pp2_iter10_reg == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_5_3_we0 = 1'b1;
    end else begin
        W_CONV2_5_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_5_4_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_5_4_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_5_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_5_4_ce0 = 1'b1;
    end else begin
        W_CONV2_5_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (div57_t_reg_6825_pp2_iter10_reg == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_5_4_we0 = 1'b1;
    end else begin
        W_CONV2_5_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_5_5_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_5_5_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_5_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_5_5_ce0 = 1'b1;
    end else begin
        W_CONV2_5_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6829_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_5_5_we0 = 1'b1;
    end else begin
        W_CONV2_5_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_6_0_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_6_0_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_6_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_6_0_ce0 = 1'b1;
    end else begin
        W_CONV2_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6829_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_6_0_we0 = 1'b1;
    end else begin
        W_CONV2_6_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_6_1_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_6_1_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_6_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_6_1_ce0 = 1'b1;
    end else begin
        W_CONV2_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_6_1_we0 = 1'b1;
    end else begin
        W_CONV2_6_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_6_2_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_6_2_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_6_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_6_2_ce0 = 1'b1;
    end else begin
        W_CONV2_6_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd2) & (div57_t_reg_6825_pp2_iter10_reg == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_6_2_we0 = 1'b1;
    end else begin
        W_CONV2_6_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_6_3_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_6_3_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_6_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_6_3_ce0 = 1'b1;
    end else begin
        W_CONV2_6_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd3) & (div57_t_reg_6825_pp2_iter10_reg == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_6_3_we0 = 1'b1;
    end else begin
        W_CONV2_6_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_6_4_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_6_4_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_6_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_6_4_ce0 = 1'b1;
    end else begin
        W_CONV2_6_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (div57_t_reg_6825_pp2_iter10_reg == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_6_4_we0 = 1'b1;
    end else begin
        W_CONV2_6_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_6_5_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_6_5_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_6_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_6_5_ce0 = 1'b1;
    end else begin
        W_CONV2_6_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6829_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_6_5_we0 = 1'b1;
    end else begin
        W_CONV2_6_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_7_0_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_7_0_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_7_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_7_0_ce0 = 1'b1;
    end else begin
        W_CONV2_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6829_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_7_0_we0 = 1'b1;
    end else begin
        W_CONV2_7_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_7_1_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_7_1_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_7_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_7_1_ce0 = 1'b1;
    end else begin
        W_CONV2_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_7_1_we0 = 1'b1;
    end else begin
        W_CONV2_7_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_7_2_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_7_2_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_7_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_7_2_ce0 = 1'b1;
    end else begin
        W_CONV2_7_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd2) & (div57_t_reg_6825_pp2_iter10_reg == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_7_2_we0 = 1'b1;
    end else begin
        W_CONV2_7_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_7_3_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_7_3_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_7_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_7_3_ce0 = 1'b1;
    end else begin
        W_CONV2_7_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd3) & (div57_t_reg_6825_pp2_iter10_reg == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_7_3_we0 = 1'b1;
    end else begin
        W_CONV2_7_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_7_4_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_7_4_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_7_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_7_4_ce0 = 1'b1;
    end else begin
        W_CONV2_7_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (div57_t_reg_6825_pp2_iter10_reg == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_7_4_we0 = 1'b1;
    end else begin
        W_CONV2_7_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_7_5_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_7_5_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_7_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_7_5_ce0 = 1'b1;
    end else begin
        W_CONV2_7_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6829_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_7_5_we0 = 1'b1;
    end else begin
        W_CONV2_7_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_8_0_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_8_0_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_8_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_8_0_ce0 = 1'b1;
    end else begin
        W_CONV2_8_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6829_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_8_0_we0 = 1'b1;
    end else begin
        W_CONV2_8_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_8_1_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_8_1_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_8_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_8_1_ce0 = 1'b1;
    end else begin
        W_CONV2_8_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_8_1_we0 = 1'b1;
    end else begin
        W_CONV2_8_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_8_2_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_8_2_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_8_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_8_2_ce0 = 1'b1;
    end else begin
        W_CONV2_8_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd2) & (div57_t_reg_6825_pp2_iter10_reg == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_8_2_we0 = 1'b1;
    end else begin
        W_CONV2_8_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_8_3_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_8_3_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_8_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_8_3_ce0 = 1'b1;
    end else begin
        W_CONV2_8_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd3) & (div57_t_reg_6825_pp2_iter10_reg == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_8_3_we0 = 1'b1;
    end else begin
        W_CONV2_8_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_8_4_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_8_4_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_8_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_8_4_ce0 = 1'b1;
    end else begin
        W_CONV2_8_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (div57_t_reg_6825_pp2_iter10_reg == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_8_4_we0 = 1'b1;
    end else begin
        W_CONV2_8_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_8_5_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_8_5_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_8_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_8_5_ce0 = 1'b1;
    end else begin
        W_CONV2_8_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6829_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_8_5_we0 = 1'b1;
    end else begin
        W_CONV2_8_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_9_0_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_9_0_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_9_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_9_0_ce0 = 1'b1;
    end else begin
        W_CONV2_9_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6829_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_9_0_we0 = 1'b1;
    end else begin
        W_CONV2_9_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_9_1_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_9_1_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_9_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_9_1_ce0 = 1'b1;
    end else begin
        W_CONV2_9_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_9_1_we0 = 1'b1;
    end else begin
        W_CONV2_9_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_9_2_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_9_2_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_9_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_9_2_ce0 = 1'b1;
    end else begin
        W_CONV2_9_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd2) & (div57_t_reg_6825_pp2_iter10_reg == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_9_2_we0 = 1'b1;
    end else begin
        W_CONV2_9_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_9_3_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_9_3_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_9_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_9_3_ce0 = 1'b1;
    end else begin
        W_CONV2_9_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd3) & (div57_t_reg_6825_pp2_iter10_reg == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_9_3_we0 = 1'b1;
    end else begin
        W_CONV2_9_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_9_4_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_9_4_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_9_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_9_4_ce0 = 1'b1;
    end else begin
        W_CONV2_9_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (div57_t_reg_6825_pp2_iter10_reg == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_9_4_we0 = 1'b1;
    end else begin
        W_CONV2_9_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_9_5_address0 = tmp_24_cast_fu_5196_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_9_5_address0 = tmp_3_fu_4824_p1;
    end else begin
        W_CONV2_9_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_9_5_ce0 = 1'b1;
    end else begin
        W_CONV2_9_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6829_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6829_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6825_pp2_iter10_reg == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_9_5_we0 = 1'b1;
    end else begin
        W_CONV2_9_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_fu_4562_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond3_fu_4674_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state17 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state17 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond5_fu_4742_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state27 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state27 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten4_fu_4972_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state40 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state40 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten6_fu_5926_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state55 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state55 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten8_fu_6257_p2 == 1'd1)) begin
        ap_condition_pp5_exit_iter0_state66 = 1'b1;
    end else begin
        ap_condition_pp5_exit_iter0_state66 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond6_fu_6634_p2 == 1'd1)) begin
        ap_condition_pp6_exit_iter0_state89 = 1'b1;
    end else begin
        ap_condition_pp6_exit_iter0_state89 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state96) & (m_axi_FM_DDR_BUFF1_BVALID == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b0) & (ap_enable_reg_pp2_iter9 == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter10 == 1'b0) & (ap_enable_reg_pp5_iter9 == 1'b0) & (ap_enable_reg_pp5_iter8 == 1'b0) & (ap_enable_reg_pp5_iter7 == 1'b0) & (ap_enable_reg_pp5_iter4 == 1'b0) & (ap_enable_reg_pp5_iter2 == 1'b0) & (ap_enable_reg_pp5_iter6 == 1'b0) & (ap_enable_reg_pp5_iter5 == 1'b0) & (ap_enable_reg_pp5_iter1 == 1'b0) & (ap_enable_reg_pp5_iter0 == 1'b0) & (ap_enable_reg_pp5_iter3 == 1'b0))) begin
        ap_idle_pp5 = 1'b1;
    end else begin
        ap_idle_pp5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter1 == 1'b0) & (ap_enable_reg_pp6_iter0 == 1'b0) & (ap_enable_reg_pp6_iter2 == 1'b0))) begin
        ap_idle_pp6 = 1'b1;
    end else begin
        ap_idle_pp6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7797 == 1'd0))) begin
        ap_phi_mux_c2_phi_fu_4279_p4 = tmp_12_mid2_reg_7823;
    end else begin
        ap_phi_mux_c2_phi_fu_4279_p4 = c2_reg_4275;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8044 == 1'd0))) begin
        ap_phi_mux_c4_phi_fu_4373_p4 = tmp_17_mid2_reg_8098;
    end else begin
        ap_phi_mux_c4_phi_fu_4373_p4 = c4_reg_4369;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        ap_phi_mux_c_phi_fu_4198_p4 = tmp_27_mid2_reg_7682;
    end else begin
        ap_phi_mux_c_phi_fu_4198_p4 = c_reg_4194;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8044 == 1'd0))) begin
        ap_phi_mux_chl5_phi_fu_4384_p4 = chl_2_reg_8278;
    end else begin
        ap_phi_mux_chl5_phi_fu_4384_p4 = chl5_reg_4380;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6958_pp3_iter1_reg == 1'd0))) begin
        ap_phi_mux_chl_in_phi_fu_4233_p4 = chl_in_1_reg_7787;
    end else begin
        ap_phi_mux_chl_in_phi_fu_4233_p4 = chl_in_reg_4229;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        ap_phi_mux_chl_out_phi_fu_4221_p4 = chl_out_mid2_reg_7767;
    end else begin
        ap_phi_mux_chl_out_phi_fu_4221_p4 = chl_out_reg_4217;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7797 == 1'd0))) begin
        ap_phi_mux_chl_phi_fu_4290_p4 = chl_1_reg_7914;
    end else begin
        ap_phi_mux_chl_phi_fu_4290_p4 = chl_reg_4286;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        ap_phi_mux_indvar_flatten1_phi_fu_4117_p4 = indvar_flatten_next4_reg_6962;
    end else begin
        ap_phi_mux_indvar_flatten1_phi_fu_4117_p4 = indvar_flatten1_reg_4113;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        ap_phi_mux_indvar_flatten2_phi_fu_4140_p4 = indvar_flatten_next3_reg_7792;
    end else begin
        ap_phi_mux_indvar_flatten2_phi_fu_4140_p4 = indvar_flatten2_reg_4136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        ap_phi_mux_indvar_flatten3_phi_fu_4163_p4 = indvar_flatten_next2_reg_7772;
    end else begin
        ap_phi_mux_indvar_flatten3_phi_fu_4163_p4 = indvar_flatten3_reg_4159;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        ap_phi_mux_indvar_flatten4_phi_fu_4186_p4 = indvar_flatten_next1_reg_7677;
    end else begin
        ap_phi_mux_indvar_flatten4_phi_fu_4186_p4 = indvar_flatten4_reg_4182;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7797 == 1'd0))) begin
        ap_phi_mux_indvar_flatten5_phi_fu_4245_p4 = indvar_flatten_next8_reg_7801;
    end else begin
        ap_phi_mux_indvar_flatten5_phi_fu_4245_p4 = indvar_flatten5_reg_4241;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7797 == 1'd0))) begin
        ap_phi_mux_indvar_flatten6_phi_fu_4267_p4 = indvar_flatten_next7_reg_8029;
    end else begin
        ap_phi_mux_indvar_flatten6_phi_fu_4267_p4 = indvar_flatten6_reg_4263;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8044 == 1'd0))) begin
        ap_phi_mux_indvar_flatten7_phi_fu_4339_p4 = indvar_flatten_next6_reg_8048;
    end else begin
        ap_phi_mux_indvar_flatten7_phi_fu_4339_p4 = indvar_flatten7_reg_4335;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8044 == 1'd0))) begin
        ap_phi_mux_indvar_flatten8_phi_fu_4361_p4 = indvar_flatten_next5_reg_8283;
    end else begin
        ap_phi_mux_indvar_flatten8_phi_fu_4361_p4 = indvar_flatten8_reg_4357;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_4209_p4 = indvar_flatten_next_reg_7672;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_4209_p4 = indvar_flatten_reg_4205;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        ap_phi_mux_kc_phi_fu_4152_p4 = kc_cast_mid2_reg_7064;
    end else begin
        ap_phi_mux_kc_phi_fu_4152_p4 = kc_reg_4148;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        ap_phi_mux_kr_phi_fu_4128_p4 = kr_cast_mid2_reg_7059;
    end else begin
        ap_phi_mux_kr_phi_fu_4128_p4 = kr_reg_4124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7797 == 1'd0))) begin
        ap_phi_mux_r1_phi_fu_4256_p4 = tmp_4_mid2_v_reg_7811;
    end else begin
        ap_phi_mux_r1_phi_fu_4256_p4 = r1_reg_4252;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8044 == 1'd0))) begin
        ap_phi_mux_r3_phi_fu_4350_p4 = tmp_8_mid2_v_reg_8066;
    end else begin
        ap_phi_mux_r3_phi_fu_4350_p4 = r3_reg_4346;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6958 == 1'd0))) begin
        ap_phi_mux_r_phi_fu_4175_p4 = tmp_15_mid2_reg_7660;
    end else begin
        ap_phi_mux_r_phi_fu_4175_p4 = r_reg_4171;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state96) & (m_axi_FM_DDR_BUFF1_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_BIAS_ARREADY == 1'b0)) begin
        ap_sig_ioackin_m_axi_BIAS_ARREADY = m_axi_BIAS_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_BIAS_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_FM_DDR_BUFF1_AWREADY == 1'b0)) begin
        ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY = m_axi_FM_DDR_BUFF1_AWREADY;
    end else begin
        ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_FM_DDR_BUFF1_WREADY == 1'b0)) begin
        ap_sig_ioackin_m_axi_FM_DDR_BUFF1_WREADY = m_axi_FM_DDR_BUFF1_WREADY;
    end else begin
        ap_sig_ioackin_m_axi_FM_DDR_BUFF1_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_FM_DDR_BUFF2_ARREADY == 1'b0)) begin
        ap_sig_ioackin_m_axi_FM_DDR_BUFF2_ARREADY = m_axi_FM_DDR_BUFF2_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_FM_DDR_BUFF2_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_WEIGHT_ARREADY == 1'b0)) begin
        ap_sig_ioackin_m_axi_WEIGHT_ARREADY = m_axi_WEIGHT_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_WEIGHT_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_0_address0 = tmp_92_cast_fu_6547_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_0_address0 = tmp_93_cast_fu_6447_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_0_address0 = conv2_buff_0_addr_1_reg_7834;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_0_address0 = tmp_77_cast_fu_6053_p1;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_0_address0 = conv2_buff_0_addr_reg_7687;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_0_address0 = tmp_67_cast_fu_5847_p1;
    end else begin
        conv2_buff_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_0_address1 = tmp_94_cast_fu_6566_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_0_address1 = tmp_91_cast_fu_6404_p1;
    end else begin
        conv2_buff_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_0_ce0 = 1'b1;
    end else begin
        conv2_buff_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_0_ce1 = 1'b1;
    end else begin
        conv2_buff_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_0_d0 = tmp_28_reg_8009;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_0_d0 = reg_4533;
    end else begin
        conv2_buff_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (tmp_66_reg_7829 == 4'd0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1) & (chl_out_t_mid2_reg_7595_pp3_iter1_reg == 4'd0)))) begin
        conv2_buff_0_we0 = 1'b1;
    end else begin
        conv2_buff_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_10_address0 = tmp_92_cast_fu_6547_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_10_address0 = tmp_93_cast_fu_6447_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_10_address0 = conv2_buff_10_addr_1_reg_7844;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_10_address0 = tmp_77_cast_fu_6053_p1;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_10_address0 = conv2_buff_10_addr_reg_7697;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_10_address0 = tmp_67_cast_fu_5847_p1;
    end else begin
        conv2_buff_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_10_address1 = tmp_94_cast_fu_6566_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_10_address1 = tmp_91_cast_fu_6404_p1;
    end else begin
        conv2_buff_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_10_ce0 = 1'b1;
    end else begin
        conv2_buff_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_10_ce1 = 1'b1;
    end else begin
        conv2_buff_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_10_d0 = tmp_28_reg_8009;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_10_d0 = reg_4533;
    end else begin
        conv2_buff_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7829 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (chl_out_t_mid2_reg_7595_pp3_iter1_reg == 4'd10) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_10_we0 = 1'b1;
    end else begin
        conv2_buff_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_11_address0 = tmp_92_cast_fu_6547_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_11_address0 = tmp_93_cast_fu_6447_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_11_address0 = conv2_buff_11_addr_1_reg_7849;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_11_address0 = tmp_77_cast_fu_6053_p1;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_11_address0 = conv2_buff_11_addr_reg_7702;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_11_address0 = tmp_67_cast_fu_5847_p1;
    end else begin
        conv2_buff_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_11_address1 = tmp_94_cast_fu_6566_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_11_address1 = tmp_91_cast_fu_6404_p1;
    end else begin
        conv2_buff_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_11_ce0 = 1'b1;
    end else begin
        conv2_buff_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_11_ce1 = 1'b1;
    end else begin
        conv2_buff_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_11_d0 = tmp_28_reg_8009;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_11_d0 = reg_4533;
    end else begin
        conv2_buff_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7829 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (chl_out_t_mid2_reg_7595_pp3_iter1_reg == 4'd11) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_11_we0 = 1'b1;
    end else begin
        conv2_buff_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_12_address0 = tmp_92_cast_fu_6547_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_12_address0 = tmp_93_cast_fu_6447_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_12_address0 = conv2_buff_12_addr_1_reg_7854;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_12_address0 = tmp_77_cast_fu_6053_p1;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_12_address0 = conv2_buff_12_addr_reg_7707;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_12_address0 = tmp_67_cast_fu_5847_p1;
    end else begin
        conv2_buff_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_12_address1 = tmp_94_cast_fu_6566_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_12_address1 = tmp_91_cast_fu_6404_p1;
    end else begin
        conv2_buff_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_12_ce0 = 1'b1;
    end else begin
        conv2_buff_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_12_ce1 = 1'b1;
    end else begin
        conv2_buff_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_12_d0 = tmp_28_reg_8009;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_12_d0 = reg_4533;
    end else begin
        conv2_buff_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7829 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (chl_out_t_mid2_reg_7595_pp3_iter1_reg == 4'd12) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_12_we0 = 1'b1;
    end else begin
        conv2_buff_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_13_address0 = tmp_92_cast_fu_6547_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_13_address0 = tmp_93_cast_fu_6447_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_13_address0 = conv2_buff_13_addr_1_reg_7859;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_13_address0 = tmp_77_cast_fu_6053_p1;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_13_address0 = conv2_buff_13_addr_reg_7712;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_13_address0 = tmp_67_cast_fu_5847_p1;
    end else begin
        conv2_buff_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_13_address1 = tmp_94_cast_fu_6566_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_13_address1 = tmp_91_cast_fu_6404_p1;
    end else begin
        conv2_buff_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_13_ce0 = 1'b1;
    end else begin
        conv2_buff_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_13_ce1 = 1'b1;
    end else begin
        conv2_buff_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_13_d0 = tmp_28_reg_8009;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_13_d0 = reg_4533;
    end else begin
        conv2_buff_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7829 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (chl_out_t_mid2_reg_7595_pp3_iter1_reg == 4'd13) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_13_we0 = 1'b1;
    end else begin
        conv2_buff_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_14_address0 = tmp_92_cast_fu_6547_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_14_address0 = tmp_93_cast_fu_6447_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_14_address0 = conv2_buff_14_addr_1_reg_7864;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_14_address0 = tmp_77_cast_fu_6053_p1;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_14_address0 = conv2_buff_14_addr_reg_7717;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_14_address0 = tmp_67_cast_fu_5847_p1;
    end else begin
        conv2_buff_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_14_address1 = tmp_94_cast_fu_6566_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_14_address1 = tmp_91_cast_fu_6404_p1;
    end else begin
        conv2_buff_14_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_14_ce0 = 1'b1;
    end else begin
        conv2_buff_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_14_ce1 = 1'b1;
    end else begin
        conv2_buff_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_14_d0 = tmp_28_reg_8009;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_14_d0 = reg_4533;
    end else begin
        conv2_buff_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7829 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (chl_out_t_mid2_reg_7595_pp3_iter1_reg == 4'd14) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_14_we0 = 1'b1;
    end else begin
        conv2_buff_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_15_address0 = tmp_92_cast_fu_6547_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_15_address0 = tmp_93_cast_fu_6447_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_15_address0 = conv2_buff_15_addr_1_reg_7869;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_15_address0 = tmp_77_cast_fu_6053_p1;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_15_address0 = conv2_buff_15_addr_reg_7722;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_15_address0 = tmp_67_cast_fu_5847_p1;
    end else begin
        conv2_buff_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_15_address1 = tmp_94_cast_fu_6566_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_15_address1 = tmp_91_cast_fu_6404_p1;
    end else begin
        conv2_buff_15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_15_ce0 = 1'b1;
    end else begin
        conv2_buff_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_15_ce1 = 1'b1;
    end else begin
        conv2_buff_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_15_d0 = tmp_28_reg_8009;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_15_d0 = reg_4533;
    end else begin
        conv2_buff_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7829 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (chl_out_t_mid2_reg_7595_pp3_iter1_reg == 4'd15) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_15_we0 = 1'b1;
    end else begin
        conv2_buff_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_1_address0 = tmp_92_cast_fu_6547_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_1_address0 = tmp_93_cast_fu_6447_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_1_address0 = conv2_buff_1_addr_1_reg_7839;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_1_address0 = tmp_77_cast_fu_6053_p1;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_1_address0 = conv2_buff_1_addr_reg_7692;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_1_address0 = tmp_67_cast_fu_5847_p1;
    end else begin
        conv2_buff_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_1_address1 = tmp_94_cast_fu_6566_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_1_address1 = tmp_91_cast_fu_6404_p1;
    end else begin
        conv2_buff_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_1_ce0 = 1'b1;
    end else begin
        conv2_buff_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_1_ce1 = 1'b1;
    end else begin
        conv2_buff_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_1_d0 = tmp_28_reg_8009;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_1_d0 = reg_4533;
    end else begin
        conv2_buff_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7829 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (chl_out_t_mid2_reg_7595_pp3_iter1_reg == 4'd1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_1_we0 = 1'b1;
    end else begin
        conv2_buff_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_2_address0 = tmp_92_cast_fu_6547_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_2_address0 = tmp_93_cast_fu_6447_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_2_address0 = conv2_buff_2_addr_1_reg_7874;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_2_address0 = tmp_77_cast_fu_6053_p1;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_2_address0 = conv2_buff_2_addr_reg_7727;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_2_address0 = tmp_67_cast_fu_5847_p1;
    end else begin
        conv2_buff_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_2_address1 = tmp_94_cast_fu_6566_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_2_address1 = tmp_91_cast_fu_6404_p1;
    end else begin
        conv2_buff_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_2_ce0 = 1'b1;
    end else begin
        conv2_buff_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_2_ce1 = 1'b1;
    end else begin
        conv2_buff_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_2_d0 = tmp_28_reg_8009;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_2_d0 = reg_4533;
    end else begin
        conv2_buff_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7829 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (chl_out_t_mid2_reg_7595_pp3_iter1_reg == 4'd2) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_2_we0 = 1'b1;
    end else begin
        conv2_buff_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_3_address0 = tmp_92_cast_fu_6547_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_3_address0 = tmp_93_cast_fu_6447_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_3_address0 = conv2_buff_3_addr_1_reg_7879;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_3_address0 = tmp_77_cast_fu_6053_p1;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_3_address0 = conv2_buff_3_addr_reg_7732;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_3_address0 = tmp_67_cast_fu_5847_p1;
    end else begin
        conv2_buff_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_3_address1 = tmp_94_cast_fu_6566_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_3_address1 = tmp_91_cast_fu_6404_p1;
    end else begin
        conv2_buff_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_3_ce0 = 1'b1;
    end else begin
        conv2_buff_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_3_ce1 = 1'b1;
    end else begin
        conv2_buff_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_3_d0 = tmp_28_reg_8009;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_3_d0 = reg_4533;
    end else begin
        conv2_buff_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7829 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (chl_out_t_mid2_reg_7595_pp3_iter1_reg == 4'd3) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_3_we0 = 1'b1;
    end else begin
        conv2_buff_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_4_address0 = tmp_92_cast_fu_6547_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_4_address0 = tmp_93_cast_fu_6447_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_4_address0 = conv2_buff_4_addr_1_reg_7884;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_4_address0 = tmp_77_cast_fu_6053_p1;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_4_address0 = conv2_buff_4_addr_reg_7737;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_4_address0 = tmp_67_cast_fu_5847_p1;
    end else begin
        conv2_buff_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_4_address1 = tmp_94_cast_fu_6566_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_4_address1 = tmp_91_cast_fu_6404_p1;
    end else begin
        conv2_buff_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_4_ce0 = 1'b1;
    end else begin
        conv2_buff_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_4_ce1 = 1'b1;
    end else begin
        conv2_buff_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_4_d0 = tmp_28_reg_8009;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_4_d0 = reg_4533;
    end else begin
        conv2_buff_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7829 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (chl_out_t_mid2_reg_7595_pp3_iter1_reg == 4'd4) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_4_we0 = 1'b1;
    end else begin
        conv2_buff_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_5_address0 = tmp_92_cast_fu_6547_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_5_address0 = tmp_93_cast_fu_6447_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_5_address0 = conv2_buff_5_addr_1_reg_7889;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_5_address0 = tmp_77_cast_fu_6053_p1;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_5_address0 = conv2_buff_5_addr_reg_7742;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_5_address0 = tmp_67_cast_fu_5847_p1;
    end else begin
        conv2_buff_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_5_address1 = tmp_94_cast_fu_6566_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_5_address1 = tmp_91_cast_fu_6404_p1;
    end else begin
        conv2_buff_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_5_ce0 = 1'b1;
    end else begin
        conv2_buff_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_5_ce1 = 1'b1;
    end else begin
        conv2_buff_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_5_d0 = tmp_28_reg_8009;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_5_d0 = reg_4533;
    end else begin
        conv2_buff_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7829 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (chl_out_t_mid2_reg_7595_pp3_iter1_reg == 4'd5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_5_we0 = 1'b1;
    end else begin
        conv2_buff_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_6_address0 = tmp_92_cast_fu_6547_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_6_address0 = tmp_93_cast_fu_6447_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_6_address0 = conv2_buff_6_addr_1_reg_7894;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_6_address0 = tmp_77_cast_fu_6053_p1;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_6_address0 = conv2_buff_6_addr_reg_7747;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_6_address0 = tmp_67_cast_fu_5847_p1;
    end else begin
        conv2_buff_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_6_address1 = tmp_94_cast_fu_6566_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_6_address1 = tmp_91_cast_fu_6404_p1;
    end else begin
        conv2_buff_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_6_ce0 = 1'b1;
    end else begin
        conv2_buff_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_6_ce1 = 1'b1;
    end else begin
        conv2_buff_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_6_d0 = tmp_28_reg_8009;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_6_d0 = reg_4533;
    end else begin
        conv2_buff_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7829 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (chl_out_t_mid2_reg_7595_pp3_iter1_reg == 4'd6) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_6_we0 = 1'b1;
    end else begin
        conv2_buff_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_7_address0 = tmp_92_cast_fu_6547_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_7_address0 = tmp_93_cast_fu_6447_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_7_address0 = conv2_buff_7_addr_1_reg_7899;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_7_address0 = tmp_77_cast_fu_6053_p1;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_7_address0 = conv2_buff_7_addr_reg_7752;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_7_address0 = tmp_67_cast_fu_5847_p1;
    end else begin
        conv2_buff_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_7_address1 = tmp_94_cast_fu_6566_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_7_address1 = tmp_91_cast_fu_6404_p1;
    end else begin
        conv2_buff_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_7_ce0 = 1'b1;
    end else begin
        conv2_buff_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_7_ce1 = 1'b1;
    end else begin
        conv2_buff_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_7_d0 = tmp_28_reg_8009;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_7_d0 = reg_4533;
    end else begin
        conv2_buff_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7829 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (chl_out_t_mid2_reg_7595_pp3_iter1_reg == 4'd7) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_7_we0 = 1'b1;
    end else begin
        conv2_buff_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_8_address0 = tmp_92_cast_fu_6547_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_8_address0 = tmp_93_cast_fu_6447_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_8_address0 = conv2_buff_8_addr_1_reg_7904;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_8_address0 = tmp_77_cast_fu_6053_p1;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_8_address0 = conv2_buff_8_addr_reg_7757;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_8_address0 = tmp_67_cast_fu_5847_p1;
    end else begin
        conv2_buff_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_8_address1 = tmp_94_cast_fu_6566_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_8_address1 = tmp_91_cast_fu_6404_p1;
    end else begin
        conv2_buff_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_8_ce0 = 1'b1;
    end else begin
        conv2_buff_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_8_ce1 = 1'b1;
    end else begin
        conv2_buff_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_8_d0 = tmp_28_reg_8009;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_8_d0 = reg_4533;
    end else begin
        conv2_buff_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7829 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (chl_out_t_mid2_reg_7595_pp3_iter1_reg == 4'd8) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_8_we0 = 1'b1;
    end else begin
        conv2_buff_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_9_address0 = tmp_92_cast_fu_6547_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_9_address0 = tmp_93_cast_fu_6447_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_9_address0 = conv2_buff_9_addr_1_reg_7909;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_9_address0 = tmp_77_cast_fu_6053_p1;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_9_address0 = conv2_buff_9_addr_reg_7762;
    end else if (((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_9_address0 = tmp_67_cast_fu_5847_p1;
    end else begin
        conv2_buff_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_9_address1 = tmp_94_cast_fu_6566_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_9_address1 = tmp_91_cast_fu_6404_p1;
    end else begin
        conv2_buff_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_9_ce0 = 1'b1;
    end else begin
        conv2_buff_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_9_ce1 = 1'b1;
    end else begin
        conv2_buff_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_9_d0 = tmp_28_reg_8009;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_9_d0 = reg_4533;
    end else begin
        conv2_buff_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7829 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (chl_out_t_mid2_reg_7595_pp3_iter1_reg == 4'd9) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_9_we0 = 1'b1;
    end else begin
        conv2_buff_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_out1_0_address0 = tmp_66_cast_fu_5540_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        conv_out1_0_address0 = tmp_1_fu_4726_p1;
    end else begin
        conv_out1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        conv_out1_0_ce0 = 1'b1;
    end else begin
        conv_out1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (div_t_reg_6781_pp1_iter1_reg == 3'd0))) begin
        conv_out1_0_we0 = 1'b1;
    end else begin
        conv_out1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_out1_1_address0 = tmp_66_cast_fu_5540_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        conv_out1_1_address0 = tmp_1_fu_4726_p1;
    end else begin
        conv_out1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        conv_out1_1_ce0 = 1'b1;
    end else begin
        conv_out1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (div_t_reg_6781_pp1_iter1_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        conv_out1_1_we0 = 1'b1;
    end else begin
        conv_out1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_out1_2_address0 = tmp_66_cast_fu_5540_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        conv_out1_2_address0 = tmp_1_fu_4726_p1;
    end else begin
        conv_out1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        conv_out1_2_ce0 = 1'b1;
    end else begin
        conv_out1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (div_t_reg_6781_pp1_iter1_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        conv_out1_2_we0 = 1'b1;
    end else begin
        conv_out1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_out1_3_address0 = tmp_66_cast_fu_5540_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        conv_out1_3_address0 = tmp_1_fu_4726_p1;
    end else begin
        conv_out1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        conv_out1_3_ce0 = 1'b1;
    end else begin
        conv_out1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (div_t_reg_6781_pp1_iter1_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        conv_out1_3_we0 = 1'b1;
    end else begin
        conv_out1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_out1_4_address0 = tmp_66_cast_fu_5540_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        conv_out1_4_address0 = tmp_1_fu_4726_p1;
    end else begin
        conv_out1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        conv_out1_4_ce0 = 1'b1;
    end else begin
        conv_out1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (div_t_reg_6781_pp1_iter1_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        conv_out1_4_we0 = 1'b1;
    end else begin
        conv_out1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_out1_5_address0 = tmp_66_cast_fu_5540_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        conv_out1_5_address0 = tmp_1_fu_4726_p1;
    end else begin
        conv_out1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        conv_out1_5_ce0 = 1'b1;
    end else begin
        conv_out1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & ((div_t_reg_6781_pp1_iter1_reg == 3'd5) | ((div_t_reg_6781_pp1_iter1_reg == 3'd6) | (div_t_reg_6781_pp1_iter1_reg == 3'd7))))) begin
        conv_out1_5_we0 = 1'b1;
    end else begin
        conv_out1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_0_address0 = tmp_86_fu_6676_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_0_address0 = tmp_95_cast_fu_6614_p1;
    end else begin
        conv_out2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_0_ce0 = 1'b1;
    end else begin
        conv_out2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001) & (tmp_82_reg_8092_pp5_iter10_reg == 4'd0))) begin
        conv_out2_0_we0 = 1'b1;
    end else begin
        conv_out2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_10_address0 = tmp_86_fu_6676_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_10_address0 = tmp_95_cast_fu_6614_p1;
    end else begin
        conv_out2_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_10_ce0 = 1'b1;
    end else begin
        conv_out2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_82_reg_8092_pp5_iter10_reg == 4'd10) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_10_we0 = 1'b1;
    end else begin
        conv_out2_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_11_address0 = tmp_86_fu_6676_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_11_address0 = tmp_95_cast_fu_6614_p1;
    end else begin
        conv_out2_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_11_ce0 = 1'b1;
    end else begin
        conv_out2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_82_reg_8092_pp5_iter10_reg == 4'd11) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_11_we0 = 1'b1;
    end else begin
        conv_out2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_12_address0 = tmp_86_fu_6676_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_12_address0 = tmp_95_cast_fu_6614_p1;
    end else begin
        conv_out2_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_12_ce0 = 1'b1;
    end else begin
        conv_out2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_82_reg_8092_pp5_iter10_reg == 4'd12) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_12_we0 = 1'b1;
    end else begin
        conv_out2_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_13_address0 = tmp_86_fu_6676_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_13_address0 = tmp_95_cast_fu_6614_p1;
    end else begin
        conv_out2_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_13_ce0 = 1'b1;
    end else begin
        conv_out2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_82_reg_8092_pp5_iter10_reg == 4'd13) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_13_we0 = 1'b1;
    end else begin
        conv_out2_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_14_address0 = tmp_86_fu_6676_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_14_address0 = tmp_95_cast_fu_6614_p1;
    end else begin
        conv_out2_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_14_ce0 = 1'b1;
    end else begin
        conv_out2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_82_reg_8092_pp5_iter10_reg == 4'd14) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_14_we0 = 1'b1;
    end else begin
        conv_out2_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_15_address0 = tmp_86_fu_6676_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_15_address0 = tmp_95_cast_fu_6614_p1;
    end else begin
        conv_out2_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_15_ce0 = 1'b1;
    end else begin
        conv_out2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_82_reg_8092_pp5_iter10_reg == 4'd15) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_15_we0 = 1'b1;
    end else begin
        conv_out2_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_1_address0 = tmp_86_fu_6676_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_1_address0 = tmp_95_cast_fu_6614_p1;
    end else begin
        conv_out2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_1_ce0 = 1'b1;
    end else begin
        conv_out2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_82_reg_8092_pp5_iter10_reg == 4'd1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_1_we0 = 1'b1;
    end else begin
        conv_out2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_2_address0 = tmp_86_fu_6676_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_2_address0 = tmp_95_cast_fu_6614_p1;
    end else begin
        conv_out2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_2_ce0 = 1'b1;
    end else begin
        conv_out2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_82_reg_8092_pp5_iter10_reg == 4'd2) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_2_we0 = 1'b1;
    end else begin
        conv_out2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_3_address0 = tmp_86_fu_6676_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_3_address0 = tmp_95_cast_fu_6614_p1;
    end else begin
        conv_out2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_3_ce0 = 1'b1;
    end else begin
        conv_out2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_82_reg_8092_pp5_iter10_reg == 4'd3) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_3_we0 = 1'b1;
    end else begin
        conv_out2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_4_address0 = tmp_86_fu_6676_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_4_address0 = tmp_95_cast_fu_6614_p1;
    end else begin
        conv_out2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_4_ce0 = 1'b1;
    end else begin
        conv_out2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_82_reg_8092_pp5_iter10_reg == 4'd4) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_4_we0 = 1'b1;
    end else begin
        conv_out2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_5_address0 = tmp_86_fu_6676_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_5_address0 = tmp_95_cast_fu_6614_p1;
    end else begin
        conv_out2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_5_ce0 = 1'b1;
    end else begin
        conv_out2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_82_reg_8092_pp5_iter10_reg == 4'd5) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_5_we0 = 1'b1;
    end else begin
        conv_out2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_6_address0 = tmp_86_fu_6676_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_6_address0 = tmp_95_cast_fu_6614_p1;
    end else begin
        conv_out2_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_6_ce0 = 1'b1;
    end else begin
        conv_out2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_82_reg_8092_pp5_iter10_reg == 4'd6) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_6_we0 = 1'b1;
    end else begin
        conv_out2_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_7_address0 = tmp_86_fu_6676_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_7_address0 = tmp_95_cast_fu_6614_p1;
    end else begin
        conv_out2_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_7_ce0 = 1'b1;
    end else begin
        conv_out2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_82_reg_8092_pp5_iter10_reg == 4'd7) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_7_we0 = 1'b1;
    end else begin
        conv_out2_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_8_address0 = tmp_86_fu_6676_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_8_address0 = tmp_95_cast_fu_6614_p1;
    end else begin
        conv_out2_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_8_ce0 = 1'b1;
    end else begin
        conv_out2_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_82_reg_8092_pp5_iter10_reg == 4'd8) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_8_we0 = 1'b1;
    end else begin
        conv_out2_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_9_address0 = tmp_86_fu_6676_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_9_address0 = tmp_95_cast_fu_6614_p1;
    end else begin
        conv_out2_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_9_ce0 = 1'b1;
    end else begin
        conv_out2_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_82_reg_8092_pp5_iter10_reg == 4'd9) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_9_we0 = 1'b1;
    end else begin
        conv_out2_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        grp_fu_4424_p0 = reg_4533;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        grp_fu_4424_p0 = tmp_46_reg_8298;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_4424_p0 = tmp_44_reg_7924;
    end else if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        grp_fu_4424_p0 = tmp_60_reg_7782;
    end else begin
        grp_fu_4424_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        grp_fu_4424_p1 = tmp_48_reg_8388;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        grp_fu_4424_p1 = tmp_47_reg_8303;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_4424_p1 = ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4297;
    end else if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        grp_fu_4424_p1 = tmp_36_reg_7777;
    end else begin
        grp_fu_4424_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        grp_fu_4433_p0 = tmp_32_reg_8483;
    end else if (((1'b0 == ap_block_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4))) begin
        grp_fu_4433_p0 = tmp_56_reg_7667;
    end else begin
        grp_fu_4433_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        grp_fu_4433_p1 = 32'd1048576000;
    end else if (((1'b0 == ap_block_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4))) begin
        grp_fu_4433_p1 = tmp_59_reg_7635;
    end else begin
        grp_fu_4433_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        grp_fu_4459_p17 = tmp_82_reg_8092_pp5_iter5_reg;
    end else if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        grp_fu_4459_p17 = tmp_82_reg_8092;
    end else begin
        grp_fu_4459_p17 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        grp_fu_4496_p17 = tmp_82_reg_8092_pp5_iter3_reg;
    end else if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        grp_fu_4496_p17 = tmp_82_reg_8092;
    end else begin
        grp_fu_4496_p17 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        grp_fu_4774_ce = 1'b1;
    end else begin
        grp_fu_4774_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_reg_ioackin_m_axi_BIAS_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_BIAS_ARVALID = 1'b1;
    end else begin
        m_axi_BIAS_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_BIAS_RREADY = 1'b1;
    end else begin
        m_axi_BIAS_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_m_axi_FM_DDR_BUFF1_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state88))) begin
        m_axi_FM_DDR_BUFF1_AWVALID = 1'b1;
    end else begin
        m_axi_FM_DDR_BUFF1_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state96) & (m_axi_FM_DDR_BUFF1_BVALID == 1'b1))) begin
        m_axi_FM_DDR_BUFF1_BREADY = 1'b1;
    end else begin
        m_axi_FM_DDR_BUFF1_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0_01001) & (ap_reg_ioackin_m_axi_FM_DDR_BUFF1_WREADY == 1'b0) & (ap_enable_reg_pp6_iter2 == 1'b1) & (exitcond6_reg_8488_pp6_iter1_reg == 1'd0))) begin
        m_axi_FM_DDR_BUFF1_WVALID = 1'b1;
    end else begin
        m_axi_FM_DDR_BUFF1_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_m_axi_FM_DDR_BUFF2_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_FM_DDR_BUFF2_ARVALID = 1'b1;
    end else begin
        m_axi_FM_DDR_BUFF2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (exitcond3_reg_6762 == 1'd0))) begin
        m_axi_FM_DDR_BUFF2_RREADY = 1'b1;
    end else begin
        m_axi_FM_DDR_BUFF2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_m_axi_WEIGHT_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_WEIGHT_ARVALID = 1'b1;
    end else begin
        m_axi_WEIGHT_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter10 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond5_reg_6806_pp2_iter9_reg == 1'd0))) begin
        m_axi_WEIGHT_RREADY = 1'b1;
    end else begin
        m_axi_WEIGHT_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_sig_ioackin_m_axi_BIAS_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond2_fu_4562_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond2_fu_4562_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((ap_sig_ioackin_m_axi_FM_DDR_BUFF2_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond3_fu_4674_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond3_fu_4674_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (ap_sig_ioackin_m_axi_WEIGHT_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond5_fu_4742_p2 == 1'd1)) & ~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter11 == 1'b1) & (ap_enable_reg_pp2_iter10 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter11 == 1'b1) & (ap_enable_reg_pp2_iter10 == 1'b0)) | ((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond5_fu_4742_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond_flatten4_fu_4972_p2 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b0)) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond_flatten4_fu_4972_p2 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage1 : begin
            if ((1'b0 == ap_block_pp3_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end
        end
        ap_ST_fsm_pp3_stage2 : begin
            if ((1'b0 == ap_block_pp3_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end
        end
        ap_ST_fsm_pp3_stage3 : begin
            if ((1'b0 == ap_block_pp3_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end
        end
        ap_ST_fsm_pp3_stage4 : begin
            if ((1'b0 == ap_block_pp3_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end
        end
        ap_ST_fsm_pp3_stage5 : begin
            if ((~((1'b0 == ap_block_pp3_stage5_subdone) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b0)) & (1'b0 == ap_block_pp3_stage5_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end else if (((1'b0 == ap_block_pp3_stage5_subdone) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end
        end
        ap_ST_fsm_pp3_stage6 : begin
            if ((1'b0 == ap_block_pp3_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end
        end
        ap_ST_fsm_pp3_stage7 : begin
            if ((1'b0 == ap_block_pp3_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((1'b0 == ap_block_pp4_stage0_subdone) & (exitcond_flatten6_fu_5926_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1)) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage1;
            end else if (((1'b0 == ap_block_pp4_stage0_subdone) & (exitcond_flatten6_fu_5926_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_pp4_stage1 : begin
            if ((1'b0 == ap_block_pp4_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage1;
            end
        end
        ap_ST_fsm_pp4_stage2 : begin
            if ((1'b0 == ap_block_pp4_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage2;
            end
        end
        ap_ST_fsm_pp4_stage3 : begin
            if ((1'b0 == ap_block_pp4_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage3;
            end
        end
        ap_ST_fsm_pp4_stage4 : begin
            if ((1'b0 == ap_block_pp4_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage4;
            end
        end
        ap_ST_fsm_pp4_stage5 : begin
            if ((1'b0 == ap_block_pp4_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage5;
            end
        end
        ap_ST_fsm_pp4_stage6 : begin
            if ((1'b0 == ap_block_pp4_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage6;
            end
        end
        ap_ST_fsm_pp4_stage7 : begin
            if ((1'b0 == ap_block_pp4_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage7;
            end
        end
        ap_ST_fsm_pp4_stage8 : begin
            if ((1'b0 == ap_block_pp4_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage8;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage0;
        end
        ap_ST_fsm_pp5_stage0 : begin
            if ((~((1'b0 == ap_block_pp5_stage0_subdone) & (ap_enable_reg_pp5_iter1 == 1'b0) & (exitcond_flatten8_fu_6257_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1)) & (1'b0 == ap_block_pp5_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage1;
            end else if (((1'b0 == ap_block_pp5_stage0_subdone) & (ap_enable_reg_pp5_iter1 == 1'b0) & (exitcond_flatten8_fu_6257_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end
        end
        ap_ST_fsm_pp5_stage1 : begin
            if ((~((ap_enable_reg_pp5_iter9 == 1'b0) & (1'b0 == ap_block_pp5_stage1_subdone) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1)) & (1'b0 == ap_block_pp5_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else if (((ap_enable_reg_pp5_iter9 == 1'b0) & (1'b0 == ap_block_pp5_stage1_subdone) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage1;
            end
        end
        ap_ST_fsm_state88 : begin
            if (((ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state88))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_pp6_stage0 : begin
            if ((~((ap_enable_reg_pp6_iter1 == 1'b0) & (1'b0 == ap_block_pp6_stage0_subdone) & (exitcond6_fu_6634_p2 == 1'd1) & (ap_enable_reg_pp6_iter0 == 1'b1)) & ~((ap_enable_reg_pp6_iter1 == 1'b0) & (1'b0 == ap_block_pp6_stage0_subdone) & (ap_enable_reg_pp6_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end else if ((((ap_enable_reg_pp6_iter1 == 1'b0) & (1'b0 == ap_block_pp6_stage0_subdone) & (exitcond6_fu_6634_p2 == 1'd1) & (ap_enable_reg_pp6_iter0 == 1'b1)) | ((ap_enable_reg_pp6_iter1 == 1'b0) & (1'b0 == ap_block_pp6_stage0_subdone) & (ap_enable_reg_pp6_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            if (((1'b1 == ap_CS_fsm_state96) & (m_axi_FM_DDR_BUFF1_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp3_stage1 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp3_stage2 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp3_stage3 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp3_stage4 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp3_stage5 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp3_stage6 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp3_stage7 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp4_stage1 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp4_stage2 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp4_stage3 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp4_stage7 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_pp4_stage8 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_pp5_stage0 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_pp5_stage1 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_pp6_stage0 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd52];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_BIAS_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_BIAS_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((m_axi_FM_DDR_BUFF2_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (exitcond3_reg_6762 == 1'd0));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((m_axi_FM_DDR_BUFF2_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (exitcond3_reg_6762 == 1'd0));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((m_axi_WEIGHT_RVALID == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b1) & (exitcond5_reg_6806_pp2_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((m_axi_WEIGHT_RVALID == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b1) & (exitcond5_reg_6806_pp2_iter9_reg == 1'd0));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp6_stage0_11001 = ((1'b1 == ap_block_state91_io) & (ap_enable_reg_pp6_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp6_stage0_subdone = ((1'b1 == ap_block_state91_io) & (ap_enable_reg_pp6_iter2 == 1'b1));
end

assign ap_block_state17_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_pp1_stage0_iter1 = ((m_axi_FM_DDR_BUFF2_RVALID == 1'b0) & (exitcond3_reg_6762 == 1'd0));
end

assign ap_block_state19_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp2_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp2_stage0_iter9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state37_pp2_stage0_iter10 = ((m_axi_WEIGHT_RVALID == 1'b0) & (exitcond5_reg_6806_pp2_iter9_reg == 1'd0));
end

assign ap_block_state38_pp2_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp3_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp3_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp3_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp3_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp3_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp3_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp3_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp3_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp3_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp3_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp3_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp3_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp4_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp4_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp4_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp4_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp4_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp4_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp4_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp4_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp5_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp5_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp5_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp5_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp5_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp5_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp5_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp5_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp5_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp5_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp5_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp5_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp5_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp5_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp5_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp5_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp5_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp5_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp5_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp5_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp5_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp5_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp6_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp6_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state91_io = ((ap_sig_ioackin_m_axi_FM_DDR_BUFF1_WREADY == 1'b0) & (exitcond6_reg_8488_pp6_iter1_reg == 1'd0));
end

assign ap_block_state91_pp6_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter1 = (m_axi_BIAS_RVALID == 1'b0);
end

always @ (*) begin
    ap_condition_5390 = ((1'b0 == ap_block_pp4_stage2_11001) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond_flatten6_reg_7797 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_enable_pp5 = (ap_idle_pp5 ^ 1'b1);

assign ap_enable_pp6 = (ap_idle_pp6 ^ 1'b1);

assign c2_mid_fu_5950_p3 = ((exitcond_flatten5_fu_5944_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_c2_phi_fu_4279_p4);

assign c4_mid_fu_6281_p3 = ((exitcond_flatten7_fu_6275_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_c4_phi_fu_4373_p4);

assign c_1_fu_5984_p2 = (4'd1 + c2_mid_fu_5950_p3);

assign c_2_fu_6383_p2 = (4'd2 + c4_mid_reg_8060);

assign c_3_fu_5379_p2 = (4'd1 + c_mid1_reg_7047);

assign c_mid1_fu_5102_p3 = ((tmp_17_fu_5096_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_c_phi_fu_4198_p4);

assign chl5_mid2_fu_6331_p3 = ((tmp_76_fu_6325_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_chl5_phi_fu_4384_p4);

assign chl_1_fu_6073_p2 = (chl_mid2_reg_7818 + 5'd1);

assign chl_2_fu_6484_p2 = (chl5_mid2_reg_8087 + 5'd1);

assign chl_in_1_fu_5915_p2 = (chl_in_mid2_reg_7589 + 3'd1);

assign chl_in_mid2_fu_5478_p3 = ((tmp_40_fu_5473_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_chl_in_phi_fu_4233_p4);

assign chl_mid2_fu_5996_p3 = ((tmp_64_fu_5990_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_chl_phi_fu_4290_p4);

assign chl_out_1_fu_5456_p2 = (5'd1 + chl_out_mid1_fu_5394_p3);

assign chl_out_mid1_fu_5394_p3 = ((tmp_27_fu_5389_p2[0:0] === 1'b1) ? 5'd0 : chl_out_reg_4217);

assign chl_out_mid2_fu_5867_p3 = ((exitcond4_mid3_reg_7579[0:0] === 1'b1) ? chl_out_1_reg_7584 : chl_out_mid1_reg_7569);

assign chl_out_t_mid2_fu_5490_p3 = ((exitcond4_mid3_fu_5450_p2[0:0] === 1'b1) ? tmp_41_fu_5486_p1 : chl_out_t_mid3_fu_5426_p3);

assign chl_out_t_mid3_fu_5426_p3 = ((tmp_27_fu_5389_p2[0:0] === 1'b1) ? 4'd0 : tmp_10_reg_6948);

assign conv_out1_0_d0 = FM_DDR_BUFF2_read_reg_6790;

assign conv_out1_1_d0 = FM_DDR_BUFF2_read_reg_6790;

assign conv_out1_2_d0 = FM_DDR_BUFF2_read_reg_6790;

assign conv_out1_3_d0 = FM_DDR_BUFF2_read_reg_6790;

assign conv_out1_4_d0 = FM_DDR_BUFF2_read_reg_6790;

assign conv_out1_5_d0 = FM_DDR_BUFF2_read_reg_6790;

assign exitcond1_fu_5972_p2 = ((ap_phi_mux_chl_phi_fu_4290_p4 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond1_mid_fu_5978_p2 = (not_exitcond_flatten_6_fu_5966_p2 & exitcond1_fu_5972_p2);

assign exitcond2_fu_4562_p2 = ((indvar_reg_4036 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond3_fu_4674_p2 = ((indvar1_reg_4047 == 11'd1176) ? 1'b1 : 1'b0);

assign exitcond4_fu_6313_p2 = ((ap_phi_mux_chl5_phi_fu_4384_p4 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond4_mid1_fu_5310_p2 = (not_exitcond_flatten_3_reg_7017 & exitcond4_mid_fu_5169_p2);

assign exitcond4_mid2_fu_5370_p2 = (not_exitcond_flatten_4_reg_7053 & exitcond4_mid1_fu_5310_p2);

assign exitcond4_mid3_fu_5450_p2 = (not_exitcond_flatten_5_fu_5445_p2 & exitcond4_mid2_fu_5370_p2);

assign exitcond4_mid_fu_5169_p2 = (not_exitcond_flatten_reg_6987 & exitcond_fu_5163_p2);

assign exitcond5_fu_4742_p2 = ((indvar4_reg_4080 == 12'd2400) ? 1'b1 : 1'b0);

assign exitcond6_fu_6634_p2 = ((indvar6_reg_4391 == 9'd400) ? 1'b1 : 1'b0);

assign exitcond_flatten105_1_fu_5066_p2 = (exitcond_flatten3_fu_5034_p2 ^ 1'd1);

assign exitcond_flatten105_s_fu_5040_p2 = (not_exitcond_flatten_fu_5004_p2 & exitcond_flatten3_fu_5034_p2);

assign exitcond_flatten1_fu_5010_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_4209_p4 == 8'd96) ? 1'b1 : 1'b0);

assign exitcond_flatten2_fu_5022_p2 = ((ap_phi_mux_indvar_flatten4_phi_fu_4186_p4 == 11'd960) ? 1'b1 : 1'b0);

assign exitcond_flatten3_fu_5034_p2 = ((ap_phi_mux_indvar_flatten3_phi_fu_4163_p4 == 14'd9600) ? 1'b1 : 1'b0);

assign exitcond_flatten4_fu_4972_p2 = ((ap_phi_mux_indvar_flatten1_phi_fu_4117_p4 == 18'd240000) ? 1'b1 : 1'b0);

assign exitcond_flatten5_fu_5944_p2 = ((ap_phi_mux_indvar_flatten6_phi_fu_4267_p4 == 9'd160) ? 1'b1 : 1'b0);

assign exitcond_flatten65_m_1_fu_5084_p2 = (not_exitcond_flatten_3_fu_5072_p2 & exitcond_flatten65_m_fu_5028_p2);

assign exitcond_flatten65_m_fu_5028_p2 = (not_exitcond_flatten_fu_5004_p2 & exitcond_flatten2_fu_5022_p2);

assign exitcond_flatten6_fu_5926_p2 = ((ap_phi_mux_indvar_flatten5_phi_fu_4245_p4 == 11'd1600) ? 1'b1 : 1'b0);

assign exitcond_flatten7_fu_6275_p2 = ((ap_phi_mux_indvar_flatten8_phi_fu_4361_p4 == 8'd80) ? 1'b1 : 1'b0);

assign exitcond_flatten8_fu_6257_p2 = ((ap_phi_mux_indvar_flatten7_phi_fu_4339_p4 == 9'd400) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_4990_p2 = ((ap_phi_mux_indvar_flatten2_phi_fu_4140_p4 == 17'd48000) ? 1'b1 : 1'b0);

assign exitcond_flatten_mid_3_fu_5078_p2 = (not_exitcond_flatten_3_fu_5072_p2 & exitcond_flatten_mid_fu_5016_p2);

assign exitcond_flatten_mid_4_fu_5375_p2 = (not_exitcond_flatten_4_reg_7053 & exitcond_flatten_mid_3_reg_7022);

assign exitcond_flatten_mid_5_fu_5440_p2 = (exitcond_flatten_mid_3_reg_7022 ^ 1'd1);

assign exitcond_flatten_mid_fu_5016_p2 = (not_exitcond_flatten_fu_5004_p2 & exitcond_flatten1_fu_5010_p2);

assign exitcond_fu_5163_p2 = ((ap_phi_mux_chl_in_phi_fu_4233_p4 == 3'd6) ? 1'b1 : 1'b0);

assign exitcond_mid_fu_6319_p2 = (not_exitcond_flatten_7_fu_6307_p2 & exitcond4_fu_6313_p2);

assign grp_fu_4774_p1 = 8'd25;

assign idx_urem1_fu_4812_p3 = ((tmp_67_fu_4806_p2[0:0] === 1'b1) ? next_urem1_fu_4800_p2 : 12'd0);

assign idx_urem2_fu_6658_p3 = ((tmp_84_fu_6652_p2[0:0] === 1'b1) ? next_urem2_fu_6646_p2 : 9'd0);

assign idx_urem_fu_4718_p3 = ((tmp_9_fu_4712_p2[0:0] === 1'b1) ? next_urem_fu_4706_p2 : 11'd0);

assign indvar_flatten103_op_fu_5758_p2 = (indvar_flatten3_reg_4159 + 14'd1);

assign indvar_flatten253_op_fu_5764_p2 = (indvar_flatten2_reg_4136 + 17'd1);

assign indvar_flatten358_op_fu_6078_p2 = (indvar_flatten6_reg_4263 + 9'd1);

assign indvar_flatten459_op_fu_6489_p2 = (indvar_flatten8_reg_4357 + 8'd1);

assign indvar_flatten63_op_fu_5752_p2 = (indvar_flatten4_reg_4182 + 11'd1);

assign indvar_flatten_next1_fu_5798_p3 = ((tmp_17_reg_7042[0:0] === 1'b1) ? 11'd1 : indvar_flatten63_op_reg_7645);

assign indvar_flatten_next2_fu_5872_p3 = ((tmp_14_reg_7005[0:0] === 1'b1) ? 14'd1 : indvar_flatten103_op_reg_7650);

assign indvar_flatten_next3_fu_5920_p3 = ((exitcond_flatten_reg_6973[0:0] === 1'b1) ? 17'd1 : indvar_flatten253_op_reg_7655);

assign indvar_flatten_next4_fu_4978_p2 = (18'd1 + ap_phi_mux_indvar_flatten1_phi_fu_4117_p4);

assign indvar_flatten_next5_fu_6495_p3 = ((exitcond_flatten7_reg_8053[0:0] === 1'b1) ? 8'd1 : indvar_flatten459_op_fu_6489_p2);

assign indvar_flatten_next6_fu_6263_p2 = (ap_phi_mux_indvar_flatten7_phi_fu_4339_p4 + 9'd1);

assign indvar_flatten_next7_fu_6235_p3 = ((exitcond_flatten5_reg_7806[0:0] === 1'b1) ? 9'd1 : indvar_flatten358_op_reg_7919);

assign indvar_flatten_next8_fu_5932_p2 = (ap_phi_mux_indvar_flatten5_phi_fu_4245_p4 + 11'd1);

assign indvar_flatten_next_fu_5792_p3 = ((tmp_27_reg_7564[0:0] === 1'b1) ? 8'd1 : indvar_flatten_op_reg_7640);

assign indvar_flatten_op_fu_5746_p2 = (indvar_flatten_reg_4205 + 8'd1);

assign indvar_next1_fu_4680_p2 = (indvar1_reg_4047 + 11'd1);

assign indvar_next2_fu_4748_p2 = (indvar4_reg_4080 + 12'd1);

assign indvar_next3_fu_6640_p2 = (indvar6_reg_4391 + 9'd1);

assign indvar_next_fu_4568_p2 = (indvar_reg_4036 + 5'd1);

assign kc_1_fu_5046_p2 = (3'd1 + kc_mid_fu_4996_p3);

assign kc_cast_fu_4928_p1 = ap_phi_mux_kc_phi_fu_4152_p4;

assign kc_cast_mid2_cast_fu_5179_p1 = kc_cast_mid2_fu_5174_p3;

assign kc_cast_mid2_fu_5174_p3 = ((exitcond_flatten105_s_reg_6992[0:0] === 1'b1) ? kc_1_reg_6999 : kc_mid_reg_6982);

assign kc_mid_fu_4996_p3 = ((exitcond_flatten_fu_4990_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_kc_phi_fu_4152_p4);

assign kr_1_fu_4984_p2 = (3'd1 + ap_phi_mux_kr_phi_fu_4128_p4);

assign kr_cast_fu_4924_p1 = ap_phi_mux_kr_phi_fu_4128_p4;

assign kr_cast_mid2_cast_fu_5122_p1 = kr_cast_mid2_fu_5116_p3;

assign kr_cast_mid2_fu_5116_p3 = ((exitcond_flatten_reg_6973[0:0] === 1'b1) ? kr_1_reg_6967 : kr_reg_4124);

assign m_axi_BIAS_ARADDR = 64'd6;

assign m_axi_BIAS_ARBURST = 2'd0;

assign m_axi_BIAS_ARCACHE = 4'd0;

assign m_axi_BIAS_ARID = 1'd0;

assign m_axi_BIAS_ARLEN = 32'd16;

assign m_axi_BIAS_ARLOCK = 2'd0;

assign m_axi_BIAS_ARPROT = 3'd0;

assign m_axi_BIAS_ARQOS = 4'd0;

assign m_axi_BIAS_ARREGION = 4'd0;

assign m_axi_BIAS_ARSIZE = 3'd0;

assign m_axi_BIAS_ARUSER = 1'd0;

assign m_axi_BIAS_AWADDR = 32'd0;

assign m_axi_BIAS_AWBURST = 2'd0;

assign m_axi_BIAS_AWCACHE = 4'd0;

assign m_axi_BIAS_AWID = 1'd0;

assign m_axi_BIAS_AWLEN = 32'd0;

assign m_axi_BIAS_AWLOCK = 2'd0;

assign m_axi_BIAS_AWPROT = 3'd0;

assign m_axi_BIAS_AWQOS = 4'd0;

assign m_axi_BIAS_AWREGION = 4'd0;

assign m_axi_BIAS_AWSIZE = 3'd0;

assign m_axi_BIAS_AWUSER = 1'd0;

assign m_axi_BIAS_AWVALID = 1'b0;

assign m_axi_BIAS_BREADY = 1'b0;

assign m_axi_BIAS_WDATA = 32'd0;

assign m_axi_BIAS_WID = 1'd0;

assign m_axi_BIAS_WLAST = 1'b0;

assign m_axi_BIAS_WSTRB = 4'd0;

assign m_axi_BIAS_WUSER = 1'd0;

assign m_axi_BIAS_WVALID = 1'b0;

assign m_axi_FM_DDR_BUFF1_ARADDR = 32'd0;

assign m_axi_FM_DDR_BUFF1_ARBURST = 2'd0;

assign m_axi_FM_DDR_BUFF1_ARCACHE = 4'd0;

assign m_axi_FM_DDR_BUFF1_ARID = 1'd0;

assign m_axi_FM_DDR_BUFF1_ARLEN = 32'd0;

assign m_axi_FM_DDR_BUFF1_ARLOCK = 2'd0;

assign m_axi_FM_DDR_BUFF1_ARPROT = 3'd0;

assign m_axi_FM_DDR_BUFF1_ARQOS = 4'd0;

assign m_axi_FM_DDR_BUFF1_ARREGION = 4'd0;

assign m_axi_FM_DDR_BUFF1_ARSIZE = 3'd0;

assign m_axi_FM_DDR_BUFF1_ARUSER = 1'd0;

assign m_axi_FM_DDR_BUFF1_ARVALID = 1'b0;

assign m_axi_FM_DDR_BUFF1_AWADDR = 32'd0;

assign m_axi_FM_DDR_BUFF1_AWBURST = 2'd0;

assign m_axi_FM_DDR_BUFF1_AWCACHE = 4'd0;

assign m_axi_FM_DDR_BUFF1_AWID = 1'd0;

assign m_axi_FM_DDR_BUFF1_AWLEN = 32'd400;

assign m_axi_FM_DDR_BUFF1_AWLOCK = 2'd0;

assign m_axi_FM_DDR_BUFF1_AWPROT = 3'd0;

assign m_axi_FM_DDR_BUFF1_AWQOS = 4'd0;

assign m_axi_FM_DDR_BUFF1_AWREGION = 4'd0;

assign m_axi_FM_DDR_BUFF1_AWSIZE = 3'd0;

assign m_axi_FM_DDR_BUFF1_AWUSER = 1'd0;

assign m_axi_FM_DDR_BUFF1_RREADY = 1'b0;

assign m_axi_FM_DDR_BUFF1_WDATA = tmp_42_reg_8592;

assign m_axi_FM_DDR_BUFF1_WID = 1'd0;

assign m_axi_FM_DDR_BUFF1_WLAST = 1'b0;

assign m_axi_FM_DDR_BUFF1_WSTRB = 4'd15;

assign m_axi_FM_DDR_BUFF1_WUSER = 1'd0;

assign m_axi_FM_DDR_BUFF2_ARADDR = 32'd0;

assign m_axi_FM_DDR_BUFF2_ARBURST = 2'd0;

assign m_axi_FM_DDR_BUFF2_ARCACHE = 4'd0;

assign m_axi_FM_DDR_BUFF2_ARID = 1'd0;

assign m_axi_FM_DDR_BUFF2_ARLEN = 32'd1176;

assign m_axi_FM_DDR_BUFF2_ARLOCK = 2'd0;

assign m_axi_FM_DDR_BUFF2_ARPROT = 3'd0;

assign m_axi_FM_DDR_BUFF2_ARQOS = 4'd0;

assign m_axi_FM_DDR_BUFF2_ARREGION = 4'd0;

assign m_axi_FM_DDR_BUFF2_ARSIZE = 3'd0;

assign m_axi_FM_DDR_BUFF2_ARUSER = 1'd0;

assign m_axi_FM_DDR_BUFF2_AWADDR = 32'd0;

assign m_axi_FM_DDR_BUFF2_AWBURST = 2'd0;

assign m_axi_FM_DDR_BUFF2_AWCACHE = 4'd0;

assign m_axi_FM_DDR_BUFF2_AWID = 1'd0;

assign m_axi_FM_DDR_BUFF2_AWLEN = 32'd0;

assign m_axi_FM_DDR_BUFF2_AWLOCK = 2'd0;

assign m_axi_FM_DDR_BUFF2_AWPROT = 3'd0;

assign m_axi_FM_DDR_BUFF2_AWQOS = 4'd0;

assign m_axi_FM_DDR_BUFF2_AWREGION = 4'd0;

assign m_axi_FM_DDR_BUFF2_AWSIZE = 3'd0;

assign m_axi_FM_DDR_BUFF2_AWUSER = 1'd0;

assign m_axi_FM_DDR_BUFF2_AWVALID = 1'b0;

assign m_axi_FM_DDR_BUFF2_BREADY = 1'b0;

assign m_axi_FM_DDR_BUFF2_WDATA = 32'd0;

assign m_axi_FM_DDR_BUFF2_WID = 1'd0;

assign m_axi_FM_DDR_BUFF2_WLAST = 1'b0;

assign m_axi_FM_DDR_BUFF2_WSTRB = 4'd0;

assign m_axi_FM_DDR_BUFF2_WUSER = 1'd0;

assign m_axi_FM_DDR_BUFF2_WVALID = 1'b0;

assign m_axi_WEIGHT_ARADDR = 64'd150;

assign m_axi_WEIGHT_ARBURST = 2'd0;

assign m_axi_WEIGHT_ARCACHE = 4'd0;

assign m_axi_WEIGHT_ARID = 1'd0;

assign m_axi_WEIGHT_ARLEN = 32'd2400;

assign m_axi_WEIGHT_ARLOCK = 2'd0;

assign m_axi_WEIGHT_ARPROT = 3'd0;

assign m_axi_WEIGHT_ARQOS = 4'd0;

assign m_axi_WEIGHT_ARREGION = 4'd0;

assign m_axi_WEIGHT_ARSIZE = 3'd0;

assign m_axi_WEIGHT_ARUSER = 1'd0;

assign m_axi_WEIGHT_AWADDR = 32'd0;

assign m_axi_WEIGHT_AWBURST = 2'd0;

assign m_axi_WEIGHT_AWCACHE = 4'd0;

assign m_axi_WEIGHT_AWID = 1'd0;

assign m_axi_WEIGHT_AWLEN = 32'd0;

assign m_axi_WEIGHT_AWLOCK = 2'd0;

assign m_axi_WEIGHT_AWPROT = 3'd0;

assign m_axi_WEIGHT_AWQOS = 4'd0;

assign m_axi_WEIGHT_AWREGION = 4'd0;

assign m_axi_WEIGHT_AWSIZE = 3'd0;

assign m_axi_WEIGHT_AWUSER = 1'd0;

assign m_axi_WEIGHT_AWVALID = 1'b0;

assign m_axi_WEIGHT_BREADY = 1'b0;

assign m_axi_WEIGHT_WDATA = 32'd0;

assign m_axi_WEIGHT_WID = 1'd0;

assign m_axi_WEIGHT_WLAST = 1'b0;

assign m_axi_WEIGHT_WSTRB = 4'd0;

assign m_axi_WEIGHT_WUSER = 1'd0;

assign m_axi_WEIGHT_WVALID = 1'b0;

assign mul2_fu_4768_p1 = mul2_fu_4768_p10;

assign mul2_fu_4768_p10 = tmp_6_fu_4760_p1;

assign mul2_fu_4768_p2 = (18'd328 * mul2_fu_4768_p1);

assign next_mul1_fu_4754_p2 = (25'd6991 + phi_mul1_reg_4091);

assign next_mul2_fu_6666_p2 = (19'd656 + phi_mul2_reg_4402);

assign next_mul_fu_4686_p2 = (22'd2675 + phi_mul_reg_4058);

assign next_urem1_fu_4800_p2 = (phi_urem1_reg_4102 + 12'd1);

assign next_urem2_fu_6646_p2 = (9'd1 + phi_urem2_reg_4413);

assign next_urem_fu_4706_p2 = (phi_urem_reg_4069 + 11'd1);

assign not_exitcond_flatten_3_fu_5072_p2 = (exitcond_flatten_fu_4990_p2 | exitcond_flatten105_1_fu_5066_p2);

assign not_exitcond_flatten_4_fu_5110_p2 = (exitcond_flatten65_m_1_fu_5084_p2 ^ 1'd1);

assign not_exitcond_flatten_5_fu_5445_p2 = (exitcond_flatten_mid_5_fu_5440_p2 | exitcond_flatten65_m_1_reg_7028);

assign not_exitcond_flatten_6_fu_5966_p2 = (exitcond_flatten5_fu_5944_p2 ^ 1'd1);

assign not_exitcond_flatten_7_fu_6307_p2 = (exitcond_flatten7_fu_6275_p2 ^ 1'd1);

assign not_exitcond_flatten_fu_5004_p2 = (exitcond_flatten_fu_4990_p2 ^ 1'd1);

assign notlhs_fu_6203_p2 = ((tmp_50_fu_6189_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs_fu_6209_p2 = ((tmp_83_fu_6199_p1 == 23'd0) ? 1'b1 : 1'b0);

assign p_shl10_cast_fu_6361_p1 = tmp_69_fu_6354_p3;

assign p_shl11_cast_fu_6515_p1 = tmp_71_fu_6507_p3;

assign p_shl12_cast_fu_6527_p1 = tmp_72_fu_6519_p3;

assign p_shl13_cast_fu_6595_p1 = tmp_74_fu_6588_p3;

assign p_shl1_cast_fu_4962_p1 = tmp_11_fu_4956_p2;

assign p_shl1_cast_mid1_fu_5512_p1 = tmp_51_fu_5506_p2;

assign p_shl2_cast_fu_5138_p1 = tmp_12_fu_5130_p3;

assign p_shl3_cast_fu_5341_p1 = tmp_19_fu_5333_p3;

assign p_shl4_cast_fu_5353_p1 = tmp_20_fu_5345_p3;

assign p_shl5_cast_fu_5811_p1 = tmp_22_fu_5804_p3;

assign p_shl6_cast_fu_5822_p1 = tmp_24_fu_5815_p3;

assign p_shl7_cast_fu_6023_p1 = tmp_61_fu_6016_p3;

assign p_shl8_cast_fu_6034_p1 = tmp_62_fu_6027_p3;

assign p_shl9_cast_fu_6350_p1 = tmp_68_fu_6343_p3;

assign p_shl_fu_4948_p3 = {{tmp_10_fu_4944_p1}, {3'd0}};

assign p_shl_mid1_fu_5498_p3 = {{tmp_41_fu_5486_p1}, {3'd0}};

assign r_1_fu_5938_p2 = (4'd1 + ap_phi_mux_r1_phi_fu_4256_p4);

assign r_2_fu_6269_p2 = (4'd2 + ap_phi_mux_r3_phi_fu_4350_p4);

assign r_3_fu_5315_p2 = (4'd1 + r_mid_reg_7011);

assign r_mid_fu_5058_p3 = ((tmp_14_fu_5052_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_r_phi_fu_4175_p4);

assign tmp_10_fu_4944_p1 = ap_phi_mux_chl_out_phi_fu_4221_p4[3:0];

assign tmp_10_mid2_cast_fu_6585_p1 = tmp_10_mid2_v_reg_8074_pp5_iter10_reg;

assign tmp_11_fu_4956_p2 = ap_phi_mux_chl_out_phi_fu_4221_p4 << 5'd1;

assign tmp_12_fu_5130_p3 = {{kr_cast_mid2_fu_5116_p3}, {2'd0}};

assign tmp_12_mid2_cast_fu_6044_p1 = tmp_12_mid2_reg_7823;

assign tmp_12_mid2_fu_6004_p3 = ((exitcond1_mid_fu_5978_p2[0:0] === 1'b1) ? c_1_fu_5984_p2 : c2_mid_fu_5950_p3);

assign tmp_13_fu_5142_p2 = (p_shl2_cast_fu_5138_p1 + tmp_3_mid2_cast_fu_5126_p1);

assign tmp_13_mid1_fu_5320_p2 = (kr_cast_mid2_cast_fu_5122_p1 + r_3_fu_5315_p2);

assign tmp_14_fu_5052_p2 = (exitcond_flatten_fu_4990_p2 | exitcond_flatten105_s_fu_5040_p2);

assign tmp_14_mid2_fu_5326_p3 = ((exitcond_flatten65_m_1_reg_7028[0:0] === 1'b1) ? tmp_13_mid1_fu_5320_p2 : tmp_14_mid5_fu_5296_p3);

assign tmp_14_mid3_fu_5151_p3 = ((exitcond_flatten_reg_6973[0:0] === 1'b1) ? tmp_14_mid_cast_fu_5148_p1 : tmp_4_reg_6938);

assign tmp_14_mid5_fu_5296_p3 = ((exitcond_flatten105_s_reg_6992[0:0] === 1'b1) ? kr_cast_mid2_cast_fu_5122_p1 : tmp_14_mid3_fu_5151_p3);

assign tmp_14_mid_cast_fu_5148_p1 = kr_1_reg_6967;

assign tmp_15_fu_5190_p2 = (tmp_6_mid2_cast_fu_5186_p1 + tmp_13_fu_5142_p2);

assign tmp_15_mid2_fu_5770_p3 = ((exitcond_flatten65_m_1_reg_7028[0:0] === 1'b1) ? r_3_reg_7549 : r_mid_reg_7011);

assign tmp_16_fu_5090_p2 = (exitcond_flatten65_m_1_fu_5084_p2 | exitcond_flatten105_s_fu_5040_p2);

assign tmp_17_fu_5096_p2 = (tmp_16_fu_5090_p2 | exitcond_flatten_fu_4990_p2);

assign tmp_17_mid2_cast_fu_6394_p1 = tmp_17_mid2_fu_6388_p3;

assign tmp_17_mid2_fu_6388_p3 = ((exitcond_mid_reg_8080[0:0] === 1'b1) ? c_2_fu_6383_p2 : c4_mid_reg_8060);

assign tmp_18_fu_6241_p2 = (ap_phi_mux_c4_phi_fu_4373_p4 | 4'd1);

assign tmp_18_mid1_fu_6424_p2 = (c_2_fu_6383_p2 | 4'd1);

assign tmp_19_fu_5333_p3 = {{tmp_14_mid2_fu_5326_p3}, {4'd0}};

assign tmp_19_mid2_cast_fu_6437_p1 = tmp_19_mid2_fu_6430_p3;

assign tmp_19_mid2_fu_6430_p3 = ((exitcond_mid_reg_8080[0:0] === 1'b1) ? tmp_18_mid1_fu_6424_p2 : tmp_19_mid_fu_6371_p3);

assign tmp_19_mid_fu_6371_p3 = ((exitcond_flatten7_reg_8053[0:0] === 1'b1) ? 4'd1 : tmp_18_reg_8034);

assign tmp_1_fu_4726_p1 = tmp_5_reg_6776_pp1_iter1_reg;

assign tmp_20_fu_5345_p3 = {{tmp_14_mid2_fu_5326_p3}, {1'd0}};

assign tmp_21_fu_5357_p2 = (p_shl3_cast_fu_5341_p1 - p_shl4_cast_fu_5353_p1);

assign tmp_21_mid2_cast_fu_6605_p1 = tmp_21_mid2_reg_8273_pp5_iter9_reg;

assign tmp_21_mid2_fu_6477_p3 = ((exitcond_mid_reg_8080[0:0] === 1'b1) ? tmp_35_mid1_fu_6467_p4 : tmp_21_mid_fu_6377_p3);

assign tmp_21_mid_fu_6377_p3 = ((exitcond_flatten7_reg_8053[0:0] === 1'b1) ? 3'd0 : tmp_35_reg_8039);

assign tmp_22_fu_5804_p3 = {{tmp_15_mid2_reg_7660}, {3'd0}};

assign tmp_23_to_int_fu_6185_p1 = reg_4533;

assign tmp_24_cast_fu_5196_p1 = tmp_15_fu_5190_p2;

assign tmp_24_fu_5815_p3 = {{tmp_15_mid2_reg_7660}, {1'd0}};

assign tmp_25_fu_5826_p2 = (p_shl5_cast_fu_5811_p1 + p_shl6_cast_fu_5822_p1);

assign tmp_25_mid1_fu_5402_p2 = (kc_cast_mid2_cast_fu_5179_p1 + c_3_fu_5379_p2);

assign tmp_26_fu_5384_p2 = (exitcond_flatten_mid_4_fu_5375_p2 | exitcond_flatten65_m_1_reg_7028);

assign tmp_26_mid2_cast_fu_5416_p1 = tmp_26_mid2_fu_5408_p3;

assign tmp_26_mid2_fu_5408_p3 = ((exitcond_flatten_mid_4_fu_5375_p2[0:0] === 1'b1) ? tmp_25_mid1_fu_5402_p2 : tmp_26_mid5_fu_5363_p3);

assign tmp_26_mid3_fu_5303_p3 = ((exitcond_flatten105_s_reg_6992[0:0] === 1'b1) ? tmp_6_mid1_cast_fu_5183_p1 : tmp_26_mid_fu_5157_p3);

assign tmp_26_mid5_fu_5363_p3 = ((exitcond_flatten65_m_1_reg_7028[0:0] === 1'b1) ? kc_cast_mid2_cast_fu_5179_p1 : tmp_26_mid3_fu_5303_p3);

assign tmp_26_mid_fu_5157_p3 = ((exitcond_flatten_reg_6973[0:0] === 1'b1) ? 4'd0 : tmp_8_reg_6943);

assign tmp_27_fu_5389_p2 = (tmp_26_fu_5384_p2 | tmp_14_reg_7005);

assign tmp_27_mid2_cast_fu_5837_p1 = tmp_27_mid2_fu_5832_p3;

assign tmp_27_mid2_fu_5832_p3 = ((exitcond_flatten_mid_4_reg_7554[0:0] === 1'b1) ? c_3_reg_7559 : c_mid1_reg_7047);

assign tmp_28_fu_6227_p3 = ((tmp_55_fu_6221_p2[0:0] === 1'b1) ? reg_4533 : 32'd0);

assign tmp_29_fu_5420_p2 = (tmp_26_mid2_cast_fu_5416_p1 + tmp_21_fu_5357_p2);

assign tmp_34_fu_5841_p2 = (tmp_27_mid2_cast_fu_5837_p1 + tmp_25_fu_5826_p2);

assign tmp_35_mid1_fu_6467_p4 = {{c_2_fu_6383_p2[3:1]}};

assign tmp_38_fu_5462_p2 = (exitcond_flatten_mid_4_fu_5375_p2 | exitcond4_mid3_fu_5450_p2);

assign tmp_39_fu_5468_p2 = (tmp_38_fu_5462_p2 | tmp_16_reg_7037);

assign tmp_3_fu_4824_p1 = tmp_7_fu_4820_p1;

assign tmp_3_mid2_cast_fu_5126_p1 = kr_cast_mid2_fu_5116_p3;

assign tmp_40_fu_5473_p2 = (tmp_39_fu_5468_p2 | exitcond_flatten_reg_6973);

assign tmp_41_fu_5486_p1 = chl_out_1_fu_5456_p2[3:0];

assign tmp_4_fu_4932_p2 = (ap_phi_mux_r_phi_fu_4175_p4 + kr_cast_fu_4924_p1);

assign tmp_4_mid2_v_fu_5958_p3 = ((exitcond_flatten5_fu_5944_p2[0:0] === 1'b1) ? r_1_fu_5938_p2 : ap_phi_mux_r1_phi_fu_4256_p4);

assign tmp_50_fu_6189_p4 = {{tmp_23_to_int_fu_6185_p1[30:23]}};

assign tmp_51_fu_5506_p2 = chl_out_1_fu_5456_p2 << 5'd1;

assign tmp_52_fu_6215_p2 = (notrhs_fu_6209_p2 | notlhs_fu_6203_p2);

assign tmp_55_fu_6221_p2 = (tmp_53_fu_4454_p2 & tmp_52_fu_6215_p2);

assign tmp_57_fu_5530_p1 = chl_in_mid2_fu_5478_p3;

assign tmp_57_mid1_fu_5516_p2 = (p_shl_mid1_fu_5498_p3 - p_shl1_cast_mid1_fu_5512_p1);

assign tmp_57_mid2_fu_5522_p3 = ((exitcond4_mid3_fu_5450_p2[0:0] === 1'b1) ? tmp_57_mid1_fu_5516_p2 : tmp_57_mid3_fu_5433_p3);

assign tmp_57_mid3_fu_5433_p3 = ((tmp_27_fu_5389_p2[0:0] === 1'b1) ? 7'd0 : tmp_s_reg_6953);

assign tmp_58_fu_5534_p2 = (tmp_57_mid2_fu_5522_p3 + tmp_57_fu_5530_p1);

assign tmp_5_fu_4692_p1 = phi_urem_reg_4069[7:0];

assign tmp_61_fu_6016_p3 = {{tmp_4_mid2_v_reg_7811}, {3'd0}};

assign tmp_62_fu_6027_p3 = {{tmp_4_mid2_v_reg_7811}, {1'd0}};

assign tmp_63_fu_6038_p2 = (p_shl7_cast_fu_6023_p1 + p_shl8_cast_fu_6034_p1);

assign tmp_64_fu_5990_p2 = (exitcond_flatten5_fu_5944_p2 | exitcond1_mid_fu_5978_p2);

assign tmp_65_fu_6047_p2 = (tmp_12_mid2_cast_fu_6044_p1 + tmp_63_fu_6038_p2);

assign tmp_66_cast_fu_5540_p1 = tmp_29_reg_7574;

assign tmp_66_fu_6012_p1 = chl_mid2_fu_5996_p3[3:0];

assign tmp_67_cast_fu_5847_p1 = tmp_34_fu_5841_p2;

assign tmp_67_fu_4806_p2 = ((next_urem1_fu_4800_p2 < 12'd150) ? 1'b1 : 1'b0);

assign tmp_68_fu_6343_p3 = {{tmp_8_mid2_v_reg_8066}, {3'd0}};

assign tmp_69_fu_6354_p3 = {{tmp_8_mid2_v_reg_8066}, {1'd0}};

assign tmp_6_fu_4760_p1 = phi_urem1_reg_4102[7:0];

assign tmp_6_mid1_cast_fu_5183_p1 = kc_1_reg_6999;

assign tmp_6_mid2_cast_fu_5186_p1 = kc_cast_mid2_fu_5174_p3;

assign tmp_70_fu_6365_p2 = (p_shl9_cast_fu_6350_p1 + p_shl10_cast_fu_6361_p1);

assign tmp_71_fu_6507_p3 = {{tmp_mid2_v_fu_6502_p2}, {3'd0}};

assign tmp_72_fu_6519_p3 = {{tmp_mid2_v_fu_6502_p2}, {1'd0}};

assign tmp_73_fu_6531_p2 = (p_shl11_cast_fu_6515_p1 + p_shl12_cast_fu_6527_p1);

assign tmp_74_fu_6588_p3 = {{tmp_10_mid2_v_reg_8074_pp5_iter10_reg}, {2'd0}};

assign tmp_75_fu_6599_p2 = (p_shl13_cast_fu_6595_p1 + tmp_10_mid2_cast_fu_6585_p1);

assign tmp_76_fu_6325_p2 = (exitcond_mid_fu_6319_p2 | exitcond_flatten7_fu_6275_p2);

assign tmp_77_cast_fu_6053_p1 = tmp_65_fu_6047_p2;

assign tmp_77_fu_6398_p2 = (tmp_17_mid2_cast_fu_6394_p1 + tmp_70_fu_6365_p2);

assign tmp_78_fu_6537_p2 = (tmp_17_mid2_cast_reg_8103 + tmp_73_fu_6531_p2);

assign tmp_79_fu_6441_p2 = (tmp_19_mid2_cast_fu_6437_p1 + tmp_70_fu_6365_p2);

assign tmp_7_fu_4820_p1 = grp_fu_4774_p2[4:0];

assign tmp_80_fu_6542_p2 = (tmp_19_mid2_cast_reg_8188 + tmp_73_fu_6531_p2);

assign tmp_81_fu_6608_p2 = (tmp_21_mid2_cast_fu_6605_p1 + tmp_75_fu_6599_p2);

assign tmp_82_fu_6339_p1 = chl5_mid2_fu_6331_p3[3:0];

assign tmp_83_fu_6199_p1 = tmp_23_to_int_fu_6185_p1[22:0];

assign tmp_84_fu_6652_p2 = ((next_urem2_fu_6646_p2 < 9'd25) ? 1'b1 : 1'b0);

assign tmp_85_fu_6672_p1 = phi_urem2_reg_4413[4:0];

assign tmp_86_fu_6676_p1 = tmp_85_fu_6672_p1;

assign tmp_8_fu_4938_p2 = (ap_phi_mux_c_phi_fu_4198_p4 + kc_cast_fu_4928_p1);

assign tmp_8_mid2_v_fu_6289_p3 = ((exitcond_flatten7_fu_6275_p2[0:0] === 1'b1) ? r_2_fu_6269_p2 : ap_phi_mux_r3_phi_fu_4350_p4);

assign tmp_91_cast_fu_6404_p1 = tmp_77_fu_6398_p2;

assign tmp_92_cast_fu_6547_p1 = tmp_78_reg_8288_pp5_iter2_reg;

assign tmp_93_cast_fu_6447_p1 = tmp_79_fu_6441_p2;

assign tmp_94_cast_fu_6566_p1 = tmp_80_reg_8293_pp5_iter4_reg;

assign tmp_95_cast_fu_6614_p1 = tmp_81_fu_6608_p2;

assign tmp_9_fu_4712_p2 = ((next_urem_fu_4706_p2 < 11'd196) ? 1'b1 : 1'b0);

assign tmp_fu_4574_p1 = indvar_reg_4036[3:0];

assign tmp_mid2_v_fu_6502_p2 = (tmp_8_mid2_v_reg_8066 | 4'd1);

assign tmp_s_fu_4966_p2 = (p_shl_fu_4948_p3 - p_shl1_cast_fu_4962_p1);

always @ (posedge ap_clk) begin
    tmp_s_reg_6953[0] <= 1'b0;
    tmp_18_reg_8034[0] <= 1'b1;
    tmp_17_mid2_cast_reg_8103[7:4] <= 4'b0000;
    tmp_19_mid2_cast_reg_8188[0] <= 1'b1;
    tmp_19_mid2_cast_reg_8188[7:4] <= 4'b0000;
    tmp_80_reg_8293[0] <= 1'b1;
    tmp_80_reg_8293_pp5_iter2_reg[0] <= 1'b1;
    tmp_80_reg_8293_pp5_iter3_reg[0] <= 1'b1;
    tmp_80_reg_8293_pp5_iter4_reg[0] <= 1'b1;
end

endmodule //conv2
