// Seed: 139784267
module module_0 (
    output uwire id_0,
    input  tri   id_1,
    input  wand  id_2,
    input  wor   id_3,
    input  wor   id_4,
    output uwire id_5,
    input  uwire id_6,
    input  uwire id_7,
    input  uwire id_8
);
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input wand id_2,
    input wor id_3,
    input wor id_4,
    output supply0 id_5,
    output wor id_6,
    output wor id_7,
    input wor id_8
);
  tri0 id_10 = id_2 - 1 > id_2;
  module_0(
      id_6, id_2, id_4, id_8, id_4, id_5, id_1, id_1, id_1
  );
endmodule
