<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1929</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:18px;font-family:Times;color:#0860a8;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1929-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1929.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:760px;white-space:nowrap" class="ft00">Vol. 3D&#160;42-11</p>
<p style="position:absolute;top:47px;left:438px;white-space:nowrap" class="ft01">INTEL® SGX INTERACTIONS WITH IA32&#160;AND INTEL® 64&#160;ARCHITECTURE</p>
<p style="position:absolute;top:98px;left:69px;white-space:nowrap" class="ft02">42.11.3&#160;&#160;Interactions with Authenticated Code Modules (ACMs)</p>
<p style="position:absolute;top:127px;left:69px;white-space:nowrap" class="ft07">Intel SGX&#160;only&#160;allows launching ACMs with an&#160;Intel SGX SVN&#160;that is&#160;at the same&#160;level&#160;or higher than the&#160;expected&#160;<br/>Intel SGX SVN. The&#160;expected&#160;Intel SGX&#160;SVN is&#160;specified by&#160;BIOS&#160;and&#160;locked down by&#160;the processor on&#160;the first&#160;<br/>successful execution of an Intel SGX instruction that doesn’t return an error code.&#160;Intel SGX provides interfaces for&#160;<br/>system software to&#160;discover whether&#160;a non faulting&#160;Intel&#160;SGX instruction has&#160;been executed,&#160;and&#160;evaluate the&#160;suit-<br/>ability of&#160;the&#160;Intel&#160;SGX SVN&#160;value&#160;of&#160;any ACM that is&#160;expected&#160;to be&#160;launched&#160;by the&#160;OS or&#160;the VMM.&#160;<br/>These interfaces are&#160;provided through a&#160;read-only&#160;MSR called the&#160;IA32_SGX_SVN_STATUS&#160;MSR&#160;(MSR&#160;address&#160;<br/>500h).&#160;The&#160;IA32_SGX_SVN_STATUS MSR has&#160;the format shown&#160;<a href="o_fe12b1e2a880e0ce-1929.html">in Table 42-2.</a></p>
<p style="position:absolute;top:529px;left:69px;white-space:nowrap" class="ft07">OS/VMM that&#160;wishes to launch an&#160;architectural&#160;ACM&#160;such&#160;as SINIT&#160;is expected to read the IA32_SGX_SVN_STATUS&#160;<br/>MSR to determine&#160;whether&#160;the ACM&#160;can&#160;be&#160;launched&#160;or&#160;a new ACM&#160;is needed:</p>
<p style="position:absolute;top:568px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:568px;left:95px;white-space:nowrap" class="ft07">If either the&#160;Intel SGX SVN&#160;of&#160;the ACM is&#160;greater&#160;than&#160;the value reported&#160;by IA32_SGX_SVN_STATUS,&#160;or&#160;the&#160;<br/>lock bit in the&#160;IA32_SGX_SVN_STATUS&#160;is&#160;not set,&#160;then&#160;the&#160;OS/VMM&#160;can safely launch the&#160;ACM.</p>
<p style="position:absolute;top:607px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:607px;left:95px;white-space:nowrap" class="ft07">If the&#160;Intel SGX&#160;SVN&#160;value reported in the corresponding&#160;component of the&#160;IA32_SGX_SVN_STATUS&#160;is greater&#160;<br/>than&#160;the Intel SGX&#160;SVN value in&#160;the ACM's header,&#160;and&#160;if bit&#160;0&#160;of&#160;IA32_SGX_SVN_STATUS&#160;is&#160;1,&#160;then the&#160;<br/>OS/VMM&#160;should not&#160;launch&#160;that version&#160;of&#160;the ACM. It&#160;should obtain an&#160;updated version&#160;of the ACM either from&#160;<br/>the BIOS&#160;or from an&#160;external&#160;resource.&#160;</p>
<p style="position:absolute;top:679px;left:69px;white-space:nowrap" class="ft07">However,&#160;OSVs/VMMs are&#160;strongly advised to&#160;update their&#160;version of the&#160;ACM any&#160;time they&#160;detect that the Intel&#160;<br/>SGX SVN of the ACM&#160;carried by the OS/VMM is lower than&#160;that reported by IA32_SGX_SVN_STATUS&#160;MSR,&#160;irrespec-<br/>tive&#160;of&#160;the setting of the&#160;lock&#160;bit.</p>
<p style="position:absolute;top:768px;left:69px;white-space:nowrap" class="ft05">42.12 INTERACTIONS&#160;</p>
<p style="position:absolute;top:768px;left:293px;white-space:nowrap" class="ft05">WITH&#160;</p>
<p style="position:absolute;top:768px;left:348px;white-space:nowrap" class="ft05">CACHING&#160;</p>
<p style="position:absolute;top:768px;left:437px;white-space:nowrap" class="ft05">OF&#160;LINEAR-ADDRESS TRANSLATIONS&#160;</p>
<p style="position:absolute;top:802px;left:69px;white-space:nowrap" class="ft07">Entering&#160;and exiting&#160;an enclave&#160;causes&#160;the&#160;logical processor to&#160;flush&#160;all the global linear-address context&#160;as well as&#160;<br/>the linear-address context associated&#160;with the&#160;current&#160;VPID&#160;and&#160;PCID.&#160;The MONITOR&#160;FSM&#160;is&#160;also cleared.</p>
<p style="position:absolute;top:874px;left:69px;white-space:nowrap" class="ft05">42.13&#160;&#160;INTERACTIONS WITH INTEL® TRANSACTIONAL SYNCHRONIZATION&#160;</p>
<p style="position:absolute;top:900px;left:147px;white-space:nowrap" class="ft05">EXTENSIONS (INTEL® TSX)</p>
<p style="position:absolute;top:934px;left:69px;white-space:nowrap" class="ft07">1. ENCLU&#160;or ENCLS&#160;instructions inside an&#160;HLE&#160;region&#160;will&#160;cause the&#160;flow&#160;to be aborted and restarted non-specula-<br/>tively. ENCLU or ENCLS instructions inside&#160;an RTM region&#160;will cause&#160;the flow to be&#160;aborted&#160;and transfer&#160;control to&#160;<br/>the fallback&#160;handler.<br/>2.&#160;If XBEGIN&#160;is&#160;executed&#160;inside&#160;an enclave,&#160;the processor does NOT check&#160;whether the&#160;address of the&#160;fallback&#160;<br/>handler is&#160;within&#160;the&#160;enclave.<br/>3. If an&#160;RTM transaction&#160;is executing inside an&#160;enclave&#160;and there is&#160;an attempt to fetch&#160;an instruction outside the&#160;<br/>enclave, the&#160;transaction is&#160;aborted and control is&#160;transferred&#160;to the&#160;fallback handler.&#160;No&#160;#GP is&#160;delivered.</p>
<p style="position:absolute;top:273px;left:266px;white-space:nowrap" class="ft06">Table&#160;42-2. &#160;Layout&#160;of&#160;the&#160;IA32_SGX_SVN_STATUS&#160;MSR</p>
<p style="position:absolute;top:295px;left:81px;white-space:nowrap" class="ft03">Bit Position</p>
<p style="position:absolute;top:295px;left:197px;white-space:nowrap" class="ft03">Name</p>
<p style="position:absolute;top:295px;left:290px;white-space:nowrap" class="ft03">ACM Module&#160;ID</p>
<p style="position:absolute;top:295px;left:601px;white-space:nowrap" class="ft03">Value</p>
<p style="position:absolute;top:317px;left:75px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:317px;left:166px;white-space:nowrap" class="ft03">Lock</p>
<p style="position:absolute;top:317px;left:272px;white-space:nowrap" class="ft03">N.A.</p>
<p style="position:absolute;top:317px;left:405px;white-space:nowrap" class="ft03">•&#160;If&#160;1,&#160;indicates&#160;that&#160;a&#160;non-faulting Intel SGX instruction&#160;has been&#160;</p>
<p style="position:absolute;top:333px;left:421px;white-space:nowrap" class="ft03">executed, consequently, launching&#160;a properly signed&#160;ACM&#160;but with&#160;Intel&#160;</p>
<p style="position:absolute;top:348px;left:421px;white-space:nowrap" class="ft03">SGX SVN&#160;value less than&#160;the BIOS&#160;specified Intel SGX&#160;SVN threshold&#160;</p>
<p style="position:absolute;top:362px;left:421px;white-space:nowrap" class="ft03">would&#160;lead&#160;to&#160;an&#160;TXT shutdown.&#160;</p>
<p style="position:absolute;top:378px;left:405px;white-space:nowrap" class="ft03">•&#160;If 0, indicates that&#160;the processor&#160;will allow a properly signed ACM to&#160;</p>
<p style="position:absolute;top:393px;left:421px;white-space:nowrap" class="ft03">launch irrespective&#160;of&#160;the Intel SGX SVN&#160;value of&#160;the ACM.</p>
<p style="position:absolute;top:415px;left:75px;white-space:nowrap" class="ft03">15:1</p>
<p style="position:absolute;top:415px;left:166px;white-space:nowrap" class="ft03">RSVD N.A.</p>
<p style="position:absolute;top:415px;left:405px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:438px;left:75px;white-space:nowrap" class="ft03">23:16</p>
<p style="position:absolute;top:438px;left:166px;white-space:nowrap" class="ft03">SGX_SVN_SINIT&#160;SINIT ACM</p>
<p style="position:absolute;top:438px;left:405px;white-space:nowrap" class="ft03">•&#160;If CPUID.01H:ECX.SMX&#160;=1, this field reflects the expected threshold of&#160;</p>
<p style="position:absolute;top:453px;left:421px;white-space:nowrap" class="ft03">Intel SGX SVN&#160;for&#160;the SINIT&#160;ACM.&#160;</p>
<p style="position:absolute;top:468px;left:405px;white-space:nowrap" class="ft03">•&#160;If&#160;CPUID.01H:ECX.SMX&#160;=0, this field is&#160;reserved&#160;(0).</p>
<p style="position:absolute;top:490px;left:75px;white-space:nowrap" class="ft03">63:24</p>
<p style="position:absolute;top:490px;left:166px;white-space:nowrap" class="ft03">RSVD N.A.</p>
<p style="position:absolute;top:490px;left:405px;white-space:nowrap" class="ft03">0</p>
</div>
</body>
</html>
