OpenSTA 2.5.0 e01d3f163f Copyright (c) 2024, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
define_corners Slowest Typical Fastest
read_liberty -corner Slowest /home/khanhduy/conda-gf180mcu-env/envs/gf180mcu-env/share/pdk/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib
read_liberty -corner Typical /home/khanhduy/conda-gf180mcu-env/envs/gf180mcu-env/share/pdk/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib
read_liberty -corner Fastest /home/khanhduy/conda-gf180mcu-env/envs/gf180mcu-env/share/pdk/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib
Using 1e-12 for capacitance...
Using 1e+00 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-06 for power...
Using 1e-06 for distance...
Reading netlist '/home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/runs/gf_run5/results/routing/state_machine.nl.v'…
Reading design constraints file at '/home/khanhduy/conda-gf180mcu-env/envs/gf180mcu-env/share/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 10.0
[INFO]: Setting input delay to: 10.0
[INFO]: Setting load to: 0.07291
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Propagating all clocks
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Fastest Corner ===================================

Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.23    0.52    0.92 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.23    0.00    0.92 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.20    0.16    1.09 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.20    0.00    1.09 ^ _421_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.10    0.07    1.16 v _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.10    0.00    1.16 v _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.16   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.44 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.09    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.21    0.54    0.95 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.21    0.00    0.95 v _467_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.15    0.13    1.08 ^ _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.15    0.00    1.08 ^ _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.17    0.13    1.21 v _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.17    0.00    1.21 v _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.45 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.45 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.08    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.21   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.35    0.59    0.99 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.35    0.00    0.99 v _424_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.18    0.17    1.16 ^ _424_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _158_ (net)
                  0.18    0.00    1.16 ^ _425_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.11    0.09    1.25 v _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.11    0.00    1.25 v _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.25   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.45 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.09    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.25   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.22    0.54    0.95 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.22    0.00    0.95 v _461_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.22    0.21    1.16 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.22    0.00    1.16 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.13    0.11    1.26 v _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.13    0.00    1.27 v _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.45 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.45 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.09    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.22    0.55    0.95 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.22    0.00    0.96 v _469_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.23    0.20    1.16 ^ _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.23    0.00    1.16 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.14    0.11    1.27 v _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.14    0.00    1.27 v _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.08    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.22    0.54    0.95 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.22    0.00    0.95 v _451_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.24    0.20    1.15 ^ _451_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _180_ (net)
                  0.24    0.00    1.15 ^ _460_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.15    0.13    1.28 v _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.15    0.00    1.28 v _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.45 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.45 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.08    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.26    0.57    0.97 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.26    0.00    0.97 v _367_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.03    0.33    0.25    1.22 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _124_ (net)
                  0.33    0.00    1.22 ^ _479_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.12    0.07    1.29 v _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.12    0.00    1.29 v _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.29   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.44 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.09    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.29   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.05    0.59    0.80    1.21 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.59    0.00    1.21 ^ _389_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.12    0.09    1.30 v _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.12    0.00    1.30 v _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.09    0.75   library hold time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.16    0.47    0.88 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.16    0.00    0.88 v _457_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.32    0.24    1.12 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.32    0.00    1.12 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.20    0.16    1.28 v _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.20    0.00    1.28 v _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.45 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.45 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.07    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.28    0.55    0.96 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.28    0.00    0.96 v _506_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.24    1.20 v _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.08    0.00    1.20 v _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.12    1.32 v _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.07    0.00    1.32 v _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.18    0.45 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.45 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.10    0.75   library hold time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.57   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.27    0.54    0.95 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.27    0.00    0.95 v _494_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.24    1.19 v _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.08    0.00    1.20 v _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.08    0.12    1.32 v _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.08    0.00    1.32 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.18    0.45 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.45 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.10    0.75   library hold time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.57   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.27    0.58    0.98 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[10] (net)
                  0.27    0.00    0.99 v _475_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.28    0.22    1.21 ^ _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.28    0.00    1.21 ^ _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.18    0.15    1.36 v _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.18    0.00    1.36 v _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.36   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.08    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.05    0.36    0.60    1.01 v _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.36    0.00    1.01 v _390_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.31    0.25    1.26 ^ _390_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _132_ (net)
                  0.31    0.00    1.27 ^ _400_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.01    0.16    0.10    1.37 v _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.16    0.00    1.37 v _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.08    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  0.63   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.27    0.57    0.98 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.27    0.00    0.99 v _387_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     4    0.04    0.44    0.30    1.28 ^ _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _130_ (net)
                  0.44    0.00    1.29 ^ _497_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.09    0.11    1.40 v _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.09    0.00    1.40 v _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.40   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.45 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.70   clock uncertainty
                         -0.03    0.67   clock reconvergence pessimism
                          0.09    0.76   library hold time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.37    0.60    1.00 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.37    0.00    1.01 v _429_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.27    1.27 v _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.08    0.00    1.27 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.12    1.39 v _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.07    0.00    1.39 v _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.45 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.10    0.75   library hold time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.05    0.59    0.80    1.21 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.59    0.00    1.21 ^ _386_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.25    0.17    1.37 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.25    0.00    1.37 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.06    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.44    0.64    1.05 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.44    0.00    1.05 v _483_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.25    0.23    1.29 ^ _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _199_ (net)
                  0.25    0.00    1.29 ^ _485_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.15    0.13    1.41 v _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.15    0.00    1.41 v _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.41   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.08    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                  0.67   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.29    0.59    1.00 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.29    0.00    1.00 v _473_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.21    0.18    1.18 ^ _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.21    0.00    1.18 ^ _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.04    0.36    0.24    1.42 v _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.36    0.00    1.43 v _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.43   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.05    0.71   library hold time
                                  0.71   data required time
-----------------------------------------------------------------------------
                                  0.71   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  0.71   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.26    0.57    0.97 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.26    0.00    0.97 v _477_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.37    0.27    1.24 ^ _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.37    0.00    1.25 ^ _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.29    0.23    1.48 v _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.29    0.00    1.48 v _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.48   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.70   clock uncertainty
                         -0.03    0.68   clock reconvergence pessimism
                          0.06    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01    0.09    0.42    0.83 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.09    0.00    0.83 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.07    0.23    0.25    1.08 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.23    0.00    1.08 v _463_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.32    0.27    1.35 ^ _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.32    0.00    1.35 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.23    0.18    1.53 v _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.23    0.00    1.53 v _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.45 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.45 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.07    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.35    0.68    1.08 ^ _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.35    0.00    1.08 ^ _488_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.15    0.16    1.24 v _488_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _203_ (net)
                  0.15    0.00    1.24 v _489_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.20    1.44 v _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.08    0.00    1.44 v _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.14    1.58 v _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.09    0.00    1.58 v _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.58   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.45 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.45 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.09    0.75   library hold time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.29    0.59    1.00 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.29    0.00    1.00 v _471_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.37    0.28    1.28 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.37    0.00    1.28 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.03    0.35    0.28    1.56 v _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.35    0.00    1.56 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.56   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.45 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.45 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.03    0.67   clock reconvergence pessimism
                          0.05    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  0.84   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.31    0.57    0.97 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.31    0.00    0.97 v _234_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.18    0.15    1.12 ^ _234_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _036_ (net)
                  0.18    0.00    1.12 ^ _431_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.15    0.12    1.24 v _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _163_ (net)
                  0.15    0.00    1.24 v _436_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.23    1.47 v _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.08    0.00    1.47 v _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.08    0.13    1.60 v _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.08    0.00    1.60 v _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.60   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.18    0.45 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.45 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.10    0.75   library hold time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.27    0.54    0.95 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.27    0.00    0.95 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.21    0.17    1.12 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.21    0.00    1.12 ^ _444_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.15    0.12    1.24 v _444_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _174_ (net)
                  0.15    0.00    1.24 v _448_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.22    1.45 v _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.08    0.00    1.45 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.10    0.14    1.59 v _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.10    0.00    1.59 v _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.59   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.45 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.09    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.18    0.49    0.89 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.18    0.00    0.89 v _222_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.29    0.21    1.10 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _028_ (net)
                  0.29    0.00    1.10 ^ _450_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.16    0.14    1.24 v _450_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _179_ (net)
                  0.16    0.00    1.24 v _453_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.09    0.24    1.48 v _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.09    0.00    1.48 v _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.08    0.13    1.61 v _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.08    0.00    1.61 v _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.61   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.45 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.45 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.09    0.75   library hold time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  0.86   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01    0.09    0.42    0.83 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.09    0.00    0.83 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.07    0.23    0.25    1.08 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.23    0.00    1.08 v _440_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.16    0.16    1.24 ^ _440_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _171_ (net)
                  0.16    0.00    1.24 ^ _441_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.16    0.12    1.36 v _441_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _172_ (net)
                  0.16    0.00    1.36 v _442_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.20    1.56 v _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.08    0.00    1.56 v _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.12    1.68 v _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.07    0.00    1.68 v _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.68   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.18    0.45 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.45 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.03    0.67   clock reconvergence pessimism
                          0.10    0.77   library hold time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  0.91   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.39    0.62    1.02 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.39    0.00    1.02 v _354_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.21    0.18    1.20 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _115_ (net)
                  0.21    0.00    1.20 ^ _498_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.15    0.12    1.32 v _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _210_ (net)
                  0.15    0.00    1.32 v _502_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.09    0.23    1.55 v _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.09    0.00    1.55 v _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.12    1.67 v _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.07    0.00    1.67 v _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.67   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.18    0.45 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.45 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.10    0.75   library hold time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  0.92   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.11    0.44    0.84 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.11    0.00    0.84 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.25    0.28    1.12 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.25    0.00    1.13 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.32    1.44 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.26    0.00    1.44 v _465_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.20    0.18    1.63 ^ _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.20    0.00    1.63 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.10    0.08    1.71 v _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.10    0.00    1.71 v _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.71   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.18    0.45 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.45 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.09    0.75   library hold time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  0.96   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.45 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.22    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.46   data arrival time
-----------------------------------------------------------------------------
                                  9.54   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.44 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.22    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.46   data arrival time
-----------------------------------------------------------------------------
                                  9.54   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.42    0.34   10.80 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.42    0.00   10.80 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.24    0.94   library removal time
                                  0.94   data required time
-----------------------------------------------------------------------------
                                  0.94   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.42    0.34   10.80 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.42    0.00   10.80 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.24    0.94   library removal time
                                  0.94   data required time
-----------------------------------------------------------------------------
                                  0.94   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.33   10.79 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.79 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.45 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.45 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.79   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.33   10.79 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.79 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.45 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.45 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.79   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.33   10.79 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.79 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.45 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.45 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.79   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.33   10.79 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.79 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.45 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.45 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.79   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.33   10.79 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.79 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.45 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.45 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.79   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.33   10.79 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.79 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.45 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.45 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.79   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.33   10.79 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.79 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.22    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.79   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.42    0.34   10.80 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.42    0.00   10.80 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.42    0.34   10.80 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.42    0.00   10.80 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.42    0.34   10.80 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.42    0.00   10.80 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.33   10.79 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.79 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.45 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.45 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.22    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.79   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.42    0.34   10.80 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.42    0.00   10.80 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.33   10.79 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.79 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.45 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.45 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.22    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.79   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.42    0.34   10.80 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.42    0.00   10.80 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.36   10.82 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.82 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.18    0.45 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.45 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.24    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.82   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.36   10.82 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.82 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.18    0.45 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.45 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.24    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.82   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.36   10.82 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.82 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.18    0.45 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.45 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.24    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.82   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.36   10.82 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.82 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.18    0.45 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.45 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.24    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.82   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.36   10.82 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.82 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.18    0.45 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.45 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.24    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.82   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.36   10.82 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.82 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.18    0.45 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.45 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.24    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.82   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.36   10.82 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.82 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.45 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.82   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.36   10.82 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.82 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.45 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.82   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.36   10.82 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.82 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.45 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.82   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.29   10.46 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.46 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.36   10.82 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.82 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.44 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.82   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.07    0.06    0.47 v _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.07    0.00    0.47 v output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    0.56    0.45    0.92 v output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  0.56    0.00    0.92 v en_comp (out)
                                  0.92   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                 10.67   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.27    0.54    0.95 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.27    0.00    0.95 v _230_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.16    0.16    1.11 ^ _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.16    0.00    1.11 ^ output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.29    0.28    1.39 ^ output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.29    0.00    1.39 ^ data[2] (out)
                                  1.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                 11.14   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.18    0.49    0.89 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.18    0.00    0.89 v _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.20    0.16    1.05 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.20    0.00    1.05 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.13    0.10    1.15 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.13    0.00    1.15 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.27    1.42 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.22    0.00    1.42 v vref_z_p_o[0] (out)
                                  1.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.42   data arrival time
-----------------------------------------------------------------------------
                                 11.17   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.25    0.57    0.98 v _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[9] (net)
                  0.25    0.00    0.98 v _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.24    0.19    1.17 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.24    0.00    1.17 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.29    1.46 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.24    0.00    1.46 ^ vcm_o[8] (out)
                                  1.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                 11.21   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.22    0.54    0.95 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.22    0.00    0.95 v _375_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.21    1.17 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.29    0.00    1.17 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.29    1.46 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.23    0.00    1.46 ^ vcm_o[1] (out)
                                  1.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                 11.21   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.18    0.49    0.89 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.18    0.00    0.89 v _291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.22    0.16    1.06 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.22    0.00    1.06 ^ _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.17    0.12    1.18 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.17    0.00    1.18 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.28    1.46 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.23    0.00    1.46 v vss_p_o[0] (out)
                                  1.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                 11.21   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.35    0.59    0.99 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.35    0.00    1.00 v _236_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.18    0.19    1.19 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.18    0.00    1.19 ^ output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.28    1.47 ^ output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.29    0.00    1.47 ^ data[4] (out)
                                  1.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                 11.22   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.22    0.55    0.95 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.22    0.00    0.96 v _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.32    0.23    1.19 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.32    0.00    1.19 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.30    1.49 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.23    0.00    1.49 ^ vcm_o[5] (out)
                                  1.49   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                 11.24   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.37    0.60    1.00 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.37    0.00    1.01 v _233_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.18    0.20    1.21 ^ _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.18    0.00    1.21 ^ output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.28    1.49 ^ output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.29    0.00    1.49 ^ data[3] (out)
                                  1.49   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                 11.24   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.27    0.54    0.95 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.27    0.00    0.95 v _343_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.13    0.15    1.10 ^ _343_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _108_ (net)
                  0.13    0.00    1.10 ^ _344_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.16    0.12    1.22 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.16    0.00    1.22 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.27    1.49 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.22    0.00    1.49 v vref_z_p_o[1] (out)
                                  1.49   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                 11.24   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.29    0.59    1.00 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.29    0.00    1.00 v _381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.25    0.21    1.21 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.25    0.00    1.21 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.29    1.49 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.23    0.00    1.49 ^ vcm_o[7] (out)
                                  1.49   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                 11.24   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.27    0.54    0.95 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.27    0.00    0.95 v _346_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.18    0.17    1.12 ^ _346_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.18    0.00    1.12 ^ _347_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.14    0.10    1.23 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.14    0.00    1.23 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.27    1.50 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.22    0.00    1.50 v vref_z_p_o[2] (out)
                                  1.50   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                 11.25   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.35    0.59    0.99 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.35    0.00    0.99 v _283_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.21    0.23    1.22 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.21    0.00    1.22 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.28    1.50 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.22    0.00    1.50 ^ vss_n_o[9] (out)
                                  1.50   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                 11.25   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.21    0.54    0.95 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.21    0.00    0.95 v _378_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.02    0.35    0.25    1.19 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  0.35    0.00    1.19 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.31    1.50 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.23    0.00    1.50 ^ vcm_o[4] (out)
                                  1.50   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                 11.25   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.37    0.60    1.00 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.37    0.00    1.01 v _280_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.19    0.22    1.22 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.19    0.00    1.22 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.23    0.28    1.50 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.23    0.00    1.50 ^ vss_n_o[8] (out)
                                  1.50   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                 11.25   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.39    0.62    1.02 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.39    0.00    1.02 v _224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.19    0.21    1.23 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.19    0.00    1.23 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.31    0.29    1.52 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.31    0.00    1.52 ^ data[0] (out)
                                  1.52   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                 11.27   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.26    0.54    0.94 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.26    0.00    0.95 v _307_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.36    0.27    1.22 ^ _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.36    0.00    1.22 ^ output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.31    1.53 ^ output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.22    0.00    1.53 ^ vref_z_n_o[4] (out)
                                  1.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                 11.28   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.27    0.58    0.98 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[10] (net)
                  0.27    0.00    0.99 v _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.31    0.23    1.22 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.31    0.00    1.22 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.31    1.53 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.24    0.00    1.53 ^ vcm_o[9] (out)
                                  1.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                 11.28   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.38    0.68    1.08 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.38    0.00    1.08 ^ _242_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.15    0.18    1.26 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.15    0.00    1.26 v output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.19    0.27    1.53 v output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.19    0.00    1.53 v data[5] (out)
                                  1.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                 11.28   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.38    0.68    1.08 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.38    0.00    1.08 ^ _285_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    0.21    0.17    1.25 v _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  0.21    0.00    1.25 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.29    1.54 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.22    0.00    1.54 v vss_n_o[10] (out)
                                  1.54   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                 11.29   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.44    0.71    1.12 ^ _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.44    0.00    1.12 ^ _260_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.03    0.18    0.15    1.27 v _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  0.18    0.00    1.27 v output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.24    0.29    1.55 v output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.24    0.00    1.56 v vss_n_o[2] (out)
                                  1.56   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                 11.31   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.27    0.54    0.95 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.27    0.00    0.95 v _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.20    0.19    1.14 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.20    0.00    1.14 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.18    0.14    1.28 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.18    0.00    1.28 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.28    1.56 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.22    0.00    1.56 v vref_z_p_o[7] (out)
                                  1.56   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                 11.31   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.26    0.54    0.94 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.26    0.00    0.94 v _311_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.28    0.21    1.16 ^ _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.28    0.00    1.16 ^ _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.18    0.12    1.28 v _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.18    0.00    1.28 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.28    1.56 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.22    0.00    1.56 v vss_p_o[5] (out)
                                  1.56   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                 11.31   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.26    0.54    0.94 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.26    0.00    0.95 v _266_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.34    0.32    1.26 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  0.34    0.00    1.26 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.30    1.57 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.22    0.00    1.57 ^ vss_n_o[4] (out)
                                  1.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.27    0.54    0.95 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.27    0.00    0.95 v _301_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.23    0.18    1.13 ^ _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.23    0.00    1.13 ^ _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.21    0.15    1.28 v _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.21    0.00    1.28 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.29    1.57 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.22    0.00    1.57 v vss_p_o[2] (out)
                                  1.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.27    0.54    0.95 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.27    0.00    0.95 v _277_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.34    0.32    1.27 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  0.34    0.00    1.27 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.30    1.57 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.22    0.00    1.57 ^ vss_n_o[7] (out)
                                  1.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.31    0.57    0.97 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.31    0.00    0.97 v _352_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.20    0.20    1.17 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.20    0.00    1.17 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.15    0.12    1.30 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.15    0.00    1.30 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.27    1.57 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.22    0.00    1.57 v vref_z_p_o[4] (out)
                                  1.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.40    0.62    1.03 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.40    0.00    1.03 v _374_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.28    0.25    1.28 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.28    0.00    1.28 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.29    1.57 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.23    0.00    1.57 ^ vcm_o[0] (out)
                                  1.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.28    0.55    0.96 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.28    0.00    0.96 v _296_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.23    0.20    1.15 ^ _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.23    0.00    1.15 ^ _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.17    0.13    1.28 v _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.17    0.00    1.28 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.24    0.29    1.57 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.24    0.00    1.57 v vss_p_o[1] (out)
                                  1.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.31    0.57    0.97 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.31    0.00    0.97 v _349_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.21    0.21    1.18 ^ _349_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _112_ (net)
                  0.21    0.00    1.18 ^ _350_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.16    0.11    1.30 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.16    0.00    1.30 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.27    1.57 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.22    0.00    1.57 v vref_z_p_o[3] (out)
                                  1.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.27    0.54    0.95 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.27    0.00    0.95 v _299_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.41    0.30    1.25 ^ _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  0.41    0.00    1.26 ^ output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32    1.57 ^ output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.22    0.00    1.57 ^ vref_z_n_o[2] (out)
                                  1.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.26    0.57    0.97 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.26    0.00    0.97 v _384_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.02    0.39    0.28    1.25 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  0.39    0.00    1.25 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.32    1.58 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.24    0.00    1.58 ^ vcm_o[10] (out)
                                  1.58   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                 11.33   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.27    0.54    0.95 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.27    0.00    0.95 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.21    0.17    1.12 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.21    0.00    1.12 ^ _366_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.20    0.18    1.30 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.20    0.00    1.30 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.28    1.58 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.22    0.00    1.58 v vref_z_p_o[8] (out)
                                  1.58   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                 11.33   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.31    0.57    0.97 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.31    0.00    0.97 v _304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.38    0.30    1.27 ^ _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.38    0.00    1.27 ^ output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.31    1.58 ^ output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.22    0.00    1.58 ^ vref_z_n_o[3] (out)
                                  1.58   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                 11.33   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.43    0.73    1.14 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.43    0.00    1.14 ^ _404_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.03    0.24    0.16    1.30 v _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  0.24    0.00    1.30 v output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.29    1.59 v output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.22    0.00    1.59 v sample_o (out)
                                  1.59   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                 11.34   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01    0.09    0.42    0.83 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.09    0.00    0.83 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.07    0.23    0.25    1.08 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.23    0.00    1.08 v _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.22    1.30 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.29    0.00    1.30 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.29    1.59 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.22    0.00    1.59 ^ vcm_o[2] (out)
                                  1.59   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                 11.34   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.44    0.64    1.05 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.44    0.00    1.06 v _227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.23    0.26    1.32 ^ _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.23    0.00    1.32 ^ output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.29    1.60 ^ output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.29    0.00    1.60 ^ data[1] (out)
                                  1.60   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                 11.35   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06    0.39    0.62    1.02 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[7] (net)
                  0.39    0.00    1.02 v _380_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.33    0.28    1.30 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.33    0.00    1.31 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.30    1.61 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.22    0.00    1.61 ^ vcm_o[6] (out)
                                  1.61   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                 11.36   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.26    0.54    0.94 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.26    0.00    0.95 v _356_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.28    0.23    1.18 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.28    0.00    1.18 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.19    0.14    1.32 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.19    0.00    1.33 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.28    1.61 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.22    0.00    1.61 v vref_z_p_o[5] (out)
                                  1.61   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                 11.36   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.27    0.54    0.95 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.27    0.00    0.95 v _325_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.22    0.18    1.13 ^ _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.22    0.00    1.13 ^ _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.26    0.18    1.31 v _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.26    0.00    1.31 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.30    1.61 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.22    0.00    1.61 v vss_p_o[8] (out)
                                  1.61   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                 11.36   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.31    0.57    0.97 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.31    0.00    0.97 v _308_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.22    0.18    1.16 ^ _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.22    0.00    1.16 ^ _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.23    0.16    1.32 v _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.23    0.00    1.32 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.29    1.61 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.22    0.00    1.62 v vss_p_o[4] (out)
                                  1.62   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                 11.37   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.28    0.55    0.96 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.28    0.00    0.96 v _253_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.35    0.34    1.29 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  0.35    0.00    1.30 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.25    0.32    1.61 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.25    0.00    1.62 ^ vss_n_o[0] (out)
                                  1.62   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                 11.37   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.27    0.54    0.95 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.27    0.00    0.95 v _305_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.26    0.20    1.15 ^ _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.26    0.00    1.15 ^ _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.25    0.18    1.33 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.25    0.00    1.33 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.30    1.63 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.22    0.00    1.63 v vss_p_o[3] (out)
                                  1.63   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.35    0.59    0.99 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.35    0.00    1.00 v _369_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.18    0.20    1.20 ^ _369_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _126_ (net)
                  0.18    0.00    1.20 ^ _370_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.02    0.21    0.15    1.34 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.21    0.00    1.35 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.29    1.63 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.22    0.00    1.63 v vref_z_p_o[9] (out)
                                  1.63   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.28    0.55    0.96 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.28    0.00    0.96 v _286_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    0.51    0.36    1.32 ^ _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  0.51    0.00    1.32 ^ output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33    1.65 ^ output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.22    0.00    1.65 ^ vref_z_n_o[0] (out)
                                  1.65   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                 11.40   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.44    0.64    1.05 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.44    0.00    1.05 v _274_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.28    0.32    1.38 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  0.28    0.00    1.38 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.29    1.67 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.22    0.00    1.67 ^ vss_n_o[6] (out)
                                  1.67   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                 11.42   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.39    0.62    1.02 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.39    0.00    1.02 v _270_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.34    0.36    1.38 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  0.34    0.00    1.38 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.23    0.31    1.69 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.23    0.00    1.69 ^ vss_n_o[5] (out)
                                  1.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                 11.44   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.39    0.62    1.02 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.39    0.00    1.02 v _310_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.44    0.35    1.37 ^ _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  0.44    0.00    1.37 ^ output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32    1.69 ^ output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.22    0.00    1.70 ^ vref_z_n_o[5] (out)
                                  1.70   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                 11.45   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.37    0.60    1.00 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.37    0.00    1.01 v _331_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.21    0.21    1.21 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _100_ (net)
                  0.21    0.00    1.21 ^ _332_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.27    0.19    1.40 v _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.27    0.00    1.40 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.30    1.70 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.22    0.00    1.70 v vss_p_o[9] (out)
                                  1.70   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                 11.45   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.44    0.64    1.05 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.44    0.00    1.06 v _358_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.23    0.20    1.25 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _118_ (net)
                  0.23    0.00    1.25 ^ _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.19    0.17    1.43 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.19    0.00    1.43 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.28    1.71 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.22    0.00    1.71 v vref_z_p_o[6] (out)
                                  1.71   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                 11.46   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.44    0.71    1.12 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.44    0.00    1.12 ^ _257_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.29    0.28    1.40 v _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  0.29    0.00    1.40 v output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.24    0.31    1.71 v output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.24    0.00    1.72 v vss_n_o[1] (out)
                                  1.72   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                 11.47   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.51    0.75    1.15 ^ _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.51    0.00    1.15 ^ _262_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.03    0.26    0.26    1.41 v _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  0.26    0.00    1.41 v output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.23    0.30    1.72 v output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.23    0.00    1.72 v vss_n_o[3] (out)
                                  1.72   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                 11.47   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.39    0.62    1.02 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.39    0.00    1.02 v _314_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.31    0.26    1.28 ^ _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.31    0.00    1.29 ^ _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.21    0.15    1.43 v _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.21    0.00    1.43 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.29    1.72 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.22    0.00    1.72 v vss_p_o[6] (out)
                                  1.72   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                 11.47   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.07    0.24    0.56    0.97 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.24    0.00    0.97 v _385_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.06    0.41    0.29    1.26 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _129_ (net)
                  0.41    0.00    1.26 ^ _415_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.24    0.17    1.43 v _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  0.24    0.00    1.43 v output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.30    1.73 v output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.23    0.00    1.73 v en_vcm_sw_o (out)
                                  1.73   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                 11.48   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.44    0.64    1.05 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.44    0.00    1.06 v _313_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    0.48    0.38    1.44 ^ _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  0.48    0.00    1.44 ^ output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.23    0.33    1.77 ^ output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.23    0.00    1.77 ^ vref_z_n_o[6] (out)
                                  1.77   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.77   data arrival time
-----------------------------------------------------------------------------
                                 11.52   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.35    0.59    0.99 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.35    0.00    1.00 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.28    0.23    1.23 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.28    0.00    1.23 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.27    0.24    1.47 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  0.27    0.00    1.47 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.30    1.77 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.22    0.00    1.77 v vref_z_p_o[10] (out)
                                  1.77   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.77   data arrival time
-----------------------------------------------------------------------------
                                 11.52   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.23    0.52    0.92 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.23    0.00    0.92 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.20    0.16    1.09 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.20    0.00    1.09 ^ _334_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.01    0.09    0.16    1.25 ^ _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.09    0.00    1.25 ^ _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.27    0.24    1.48 ^ _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.27    0.00    1.48 ^ output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.29    1.78 ^ output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.22    0.00    1.78 ^ vref_z_n_o[10] (out)
                                  1.78   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                 11.53   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.07    0.24    0.56    0.97 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.24    0.00    0.97 v _245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.30    0.21    1.17 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.30    0.00    1.17 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.27    0.32    1.49 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.27    0.00    1.49 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.30    1.79 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.24    0.00    1.80 ^ vcm_dummy_o (out)
                                  1.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                 11.55   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.21    0.54    0.95 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.21    0.00    0.95 v _263_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.03    0.33    0.24    1.19 ^ _263_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _058_ (net)
                  0.33    0.00    1.19 ^ _401_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.13    0.08    1.26 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.13    0.00    1.26 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.24    0.24    1.50 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.24    0.00    1.50 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.20    0.30    1.80 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.20    0.00    1.80 v clk_data (out)
                                  1.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                 11.55   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.35    0.59    0.99 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.35    0.00    1.00 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.28    0.23    1.23 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.28    0.00    1.23 ^ _336_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.04    0.31    0.27    1.50 v _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  0.31    0.00    1.50 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.31    1.81 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.22    0.00    1.81 v vss_p_o[10] (out)
                                  1.81   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 11.56   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.27    0.54    0.95 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.27    0.00    0.95 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.21    0.17    1.12 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.21    0.00    1.12 ^ _317_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.09    0.15    1.27 ^ _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.09    0.00    1.27 ^ _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.36    0.29    1.56 ^ _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.36    0.00    1.56 ^ output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.31    1.87 ^ output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.22    0.00    1.87 ^ vref_z_n_o[7] (out)
                                  1.87   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                 11.62   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.35    0.59    0.99 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.35    0.00    1.00 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.28    0.23    1.23 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.28    0.00    1.23 ^ _328_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.12    0.17    1.40 ^ _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.12    0.00    1.40 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.25    0.23    1.63 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.25    0.00    1.63 ^ output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.23    0.29    1.92 ^ output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.23    0.00    1.92 ^ vref_z_n_o[9] (out)
                                  1.92   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                 11.67   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.37    0.60    1.00 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.37    0.00    1.01 v _321_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.24    0.21    1.21 ^ _321_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _093_ (net)
                  0.24    0.00    1.21 ^ _322_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.08    0.15    1.36 ^ _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.08    0.00    1.36 ^ _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.32    0.26    1.62 ^ _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.32    0.00    1.63 ^ output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.30    1.92 ^ output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.22    0.00    1.93 ^ vref_z_n_o[8] (out)
                                  1.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                 11.68   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.55    0.96 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    0.96 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.29    1.25 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.26    0.00    1.25 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.31    1.55 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.26    0.00    1.56 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.18    0.14    1.69 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.18    0.00    1.69 v output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.28    1.97 v output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.22    0.00    1.97 v vcm_o[3] (out)
                                  1.97   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 11.72   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.41 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.27    0.54    0.95 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.27    0.00    0.95 v _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.36    0.27    1.22 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.36    0.00    1.22 ^ _293_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.08    0.15    1.38 ^ _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.08    0.00    1.38 ^ _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.40    0.31    1.68 ^ _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  0.40    0.00    1.68 ^ output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.31    2.00 ^ output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.22    0.00    2.00 ^ vref_z_n_o[1] (out)
                                  2.00   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                 11.75   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.41 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.44    0.64    1.05 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.44    0.00    1.06 v _319_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.02    0.41    0.35    1.40 ^ _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.41    0.00    1.40 ^ _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.04    0.41    0.27    1.68 v _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  0.41    0.00    1.68 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33    2.01 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.22    0.00    2.01 v vss_p_o[7] (out)
                                  2.01   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                 11.76   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.41 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.16    0.47    0.88 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.16    0.00    0.88 v _393_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.04    0.32    0.41    1.29 v _393_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _135_ (net)
                  0.32    0.00    1.29 v _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01    0.12    0.29    1.58 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.12    0.00    1.58 v _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.13    0.17    1.75 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.13    0.00    1.75 v output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.28    2.03 v output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.24    0.00    2.03 v offset_cal_cycle (out)
                                  2.03   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.03   data arrival time
-----------------------------------------------------------------------------
                                 11.78   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.12    0.05   10.05 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.12    0.00   10.05 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.04    0.49    0.36   10.42 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  0.49    0.00   10.42 ^ _405_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01    0.18    0.25   10.67 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.18    0.00   10.67 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.21   10.88 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.21    0.00   10.88 ^ output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.29   11.17 ^ output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.24    0.00   11.17 ^ en_offset_cal_o (out)
                                 11.17   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                -11.17   data arrival time
-----------------------------------------------------------------------------
                                 20.92   slack (MET)



worst slack corner Fastest: 0.4199
======================= Slowest Corner ===================================

Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.60    1.52    2.62 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.60    0.00    2.62 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.52    0.44    3.06 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.52    0.00    3.06 ^ _421_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.27    0.22    3.29 v _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.27    0.00    3.29 v _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.29   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.22 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.22 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.47   clock uncertainty
                         -0.12    1.35   clock reconvergence pessimism
                          0.21    1.56   library hold time
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -3.29   data arrival time
-----------------------------------------------------------------------------
                                  1.72   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.56    1.59    2.70 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.56    0.00    2.70 v _467_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.39    0.37    3.06 ^ _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.39    0.00    3.06 ^ _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.49    0.36    3.42 v _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.49    0.00    3.42 v _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.49    1.22 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.23 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.48   clock uncertainty
                         -0.12    1.36   clock reconvergence pessimism
                          0.17    1.53   library hold time
                                  1.53   data required time
-----------------------------------------------------------------------------
                                  1.53   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  1.89   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.88    1.69    2.80 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.88    0.00    2.80 v _424_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.49    0.47    3.26 ^ _424_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _158_ (net)
                  0.49    0.00    3.26 ^ _425_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.29    0.25    3.52 v _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.29    0.00    3.52 v _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.52   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.22 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.22 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.47   clock uncertainty
                         -0.12    1.35   clock reconvergence pessimism
                          0.20    1.56   library hold time
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                  1.96   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.58    1.60    2.71 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.58    0.00    2.71 v _461_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.62    0.61    3.32 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.62    0.00    3.32 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.36    0.30    3.62 v _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.36    0.00    3.62 v _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.62   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.49    1.22 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.23 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.48   clock uncertainty
                         -0.12    1.36   clock reconvergence pessimism
                          0.20    1.56   library hold time
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -3.62   data arrival time
-----------------------------------------------------------------------------
                                  2.06   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.58    1.60    2.71 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.58    0.00    2.71 v _451_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.64    0.53    3.24 ^ _451_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _180_ (net)
                  0.64    0.00    3.24 ^ _460_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.42    0.36    3.60 v _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.42    0.00    3.60 v _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.60   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.49    1.22 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.23 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                         -0.12    1.36   clock reconvergence pessimism
                          0.18    1.54   library hold time
                                  1.54   data required time
-----------------------------------------------------------------------------
                                  1.54   data required time
                                 -3.60   data arrival time
-----------------------------------------------------------------------------
                                  2.06   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.66    1.66    2.76 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.66    0.00    2.76 v _367_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.03    0.86    0.66    3.42 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _124_ (net)
                  0.86    0.00    3.42 ^ _479_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.32    0.21    3.62 v _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.32    0.00    3.62 v _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.62   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.22 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.22 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.47   clock uncertainty
                         -0.12    1.35   clock reconvergence pessimism
                          0.20    1.56   library hold time
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -3.62   data arrival time
-----------------------------------------------------------------------------
                                  2.07   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.58    1.60    2.72 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.58    0.00    2.72 v _469_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.65    0.60    3.31 ^ _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.65    0.00    3.31 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.38    0.32    3.63 v _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.38    0.00    3.63 v _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.63   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.48   clock uncertainty
                         -0.12    1.37   clock reconvergence pessimism
                          0.20    1.56   library hold time
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -3.63   data arrival time
-----------------------------------------------------------------------------
                                  2.07   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.71    1.60    2.71 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.71    0.00    2.71 v _506_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.21    0.71    3.42 v _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.21    0.00    3.42 v _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.19    0.33    3.75 v _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.19    0.00    3.75 v _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.75   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.50    1.23 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.23 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                         -0.12    1.36   clock reconvergence pessimism
                          0.23    1.59   library hold time
                                  1.59   data required time
-----------------------------------------------------------------------------
                                  1.59   data required time
                                 -3.75   data arrival time
-----------------------------------------------------------------------------
                                  2.16   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.42    1.40    2.51 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.42    0.00    2.51 v _457_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.91    0.73    3.23 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.91    0.00    3.23 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.54    0.44    3.67 v _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.54    0.00    3.67 v _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.67   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.49    1.22 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.23 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                         -0.12    1.36   clock reconvergence pessimism
                          0.15    1.51   library hold time
                                  1.51   data required time
-----------------------------------------------------------------------------
                                  1.51   data required time
                                 -3.67   data arrival time
-----------------------------------------------------------------------------
                                  2.16   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.69    1.58    2.69 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.69    0.00    2.69 v _494_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.21    0.71    3.40 v _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.21    0.00    3.40 v _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.22    0.35    3.75 v _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.22    0.00    3.75 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.75   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.50    1.23 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.23 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                         -0.12    1.36   clock reconvergence pessimism
                          0.22    1.58   library hold time
                                  1.58   data required time
-----------------------------------------------------------------------------
                                  1.58   data required time
                                 -3.75   data arrival time
-----------------------------------------------------------------------------
                                  2.17   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.05    1.55    2.35    3.47 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  1.55    0.00    3.47 ^ _389_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.32    0.31    3.78 v _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.32    0.00    3.78 v _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.78   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.48   clock uncertainty
                         -0.12    1.37   clock reconvergence pessimism
                          0.21    1.58   library hold time
                                  1.58   data required time
-----------------------------------------------------------------------------
                                  1.58   data required time
                                 -3.78   data arrival time
-----------------------------------------------------------------------------
                                  2.20   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.05    0.91    1.71    2.83 v _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.91    0.00    2.83 v _390_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.80    0.67    3.50 ^ _390_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _132_ (net)
                  0.80    0.00    3.50 ^ _400_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.01    0.41    0.30    3.80 v _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.41    0.00    3.80 v _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.48   clock uncertainty
                         -0.12    1.37   clock reconvergence pessimism
                          0.19    1.56   library hold time
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -3.80   data arrival time
-----------------------------------------------------------------------------
                                  2.25   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.69    1.67    2.79 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[10] (net)
                  0.69    0.00    2.79 v _475_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.79    0.62    3.41 ^ _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.79    0.00    3.42 ^ _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.51    0.41    3.83 v _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.51    0.00    3.83 v _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.48   clock uncertainty
                         -0.12    1.37   clock reconvergence pessimism
                          0.17    1.54   library hold time
                                  1.54   data required time
-----------------------------------------------------------------------------
                                  1.54   data required time
                                 -3.83   data arrival time
-----------------------------------------------------------------------------
                                  2.29   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.93    1.72    2.83 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.93    0.00    2.83 v _429_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.21    0.76    3.58 v _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.21    0.00    3.58 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.19    0.33    3.92 v _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.19    0.00    3.92 v _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.92   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.22 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.22 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.47   clock uncertainty
                         -0.12    1.35   clock reconvergence pessimism
                          0.23    1.58   library hold time
                                  1.58   data required time
-----------------------------------------------------------------------------
                                  1.58   data required time
                                 -3.92   data arrival time
-----------------------------------------------------------------------------
                                  2.34   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07    1.10    1.83    2.94 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  1.10    0.00    2.95 v _483_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.65    0.61    3.56 ^ _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _199_ (net)
                  0.65    0.00    3.56 ^ _485_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.40    0.38    3.93 v _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.40    0.00    3.93 v _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                         -0.12    1.37   clock reconvergence pessimism
                          0.18    1.55   library hold time
                                  1.55   data required time
-----------------------------------------------------------------------------
                                  1.55   data required time
                                 -3.93   data arrival time
-----------------------------------------------------------------------------
                                  2.38   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.69    1.67    2.79 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.69    0.00    2.79 v _387_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     4    0.04    1.30    0.88    3.68 ^ _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _130_ (net)
                  1.30    0.00    3.68 ^ _497_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.25    0.34    4.02 v _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.25    0.00    4.02 v _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.02   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.22 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.22 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.47   clock uncertainty
                         -0.07    1.40   clock reconvergence pessimism
                          0.22    1.62   library hold time
                                  1.62   data required time
-----------------------------------------------------------------------------
                                  1.62   data required time
                                 -4.02   data arrival time
-----------------------------------------------------------------------------
                                  2.40   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.05    1.55    2.35    3.47 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  1.55    0.00    3.47 ^ _386_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.63    0.48    3.95 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.63    0.00    3.95 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                         -0.12    1.37   clock reconvergence pessimism
                          0.14    1.50   library hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -3.95   data arrival time
-----------------------------------------------------------------------------
                                  2.45   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.09    0.74    1.71    2.82 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.74    0.00    2.83 v _473_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.55    0.49    3.32 ^ _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.55    0.00    3.32 ^ _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.04    1.01    0.67    3.99 v _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  1.01    0.00    4.00 v _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.00   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.48   clock uncertainty
                         -0.12    1.37   clock reconvergence pessimism
                          0.09    1.45   library hold time
                                  1.45   data required time
-----------------------------------------------------------------------------
                                  1.45   data required time
                                 -4.00   data arrival time
-----------------------------------------------------------------------------
                                  2.54   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.66    1.66    2.76 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.66    0.00    2.76 v _477_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    1.05    0.76    3.52 ^ _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  1.05    0.00    3.52 ^ _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.80    0.65    4.17 v _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.80    0.00    4.17 v _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.17   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.48   clock uncertainty
                         -0.07    1.41   clock reconvergence pessimism
                          0.12    1.53   library hold time
                                  1.53   data required time
-----------------------------------------------------------------------------
                                  1.53   data required time
                                 -4.17   data arrival time
-----------------------------------------------------------------------------
                                  2.64   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01    0.24    1.26    2.37 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.24    0.00    2.37 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.07    0.60    0.67    3.05 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.60    0.00    3.05 v _463_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.92    0.79    3.84 ^ _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.92    0.00    3.84 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.63    0.52    4.35 v _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.63    0.00    4.35 v _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.49    1.22 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.23 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                         -0.12    1.36   clock reconvergence pessimism
                          0.13    1.49   library hold time
                                  1.49   data required time
-----------------------------------------------------------------------------
                                  1.49   data required time
                                 -4.35   data arrival time
-----------------------------------------------------------------------------
                                  2.86   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.09    0.74    1.71    2.82 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.74    0.00    2.83 v _471_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    1.06    0.79    3.61 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  1.06    0.00    3.61 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.03    0.95    0.77    4.38 v _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.95    0.00    4.38 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.38   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.49    1.22 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.23 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                         -0.07    1.41   clock reconvergence pessimism
                          0.08    1.49   library hold time
                                  1.49   data required time
-----------------------------------------------------------------------------
                                  1.49   data required time
                                 -4.38   data arrival time
-----------------------------------------------------------------------------
                                  2.89   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.79    1.64    2.75 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.79    0.00    2.75 v _234_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.47    0.41    3.16 ^ _234_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _036_ (net)
                  0.47    0.00    3.16 ^ _431_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.40    0.34    3.50 v _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _163_ (net)
                  0.40    0.00    3.50 v _436_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.23    0.68    4.17 v _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.23    0.00    4.17 v _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.22    0.36    4.53 v _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.22    0.00    4.53 v _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.50    1.23 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.23 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                         -0.12    1.36   clock reconvergence pessimism
                          0.22    1.58   library hold time
                                  1.58   data required time
-----------------------------------------------------------------------------
                                  1.58   data required time
                                 -4.53   data arrival time
-----------------------------------------------------------------------------
                                  2.95   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.69    1.58    2.68 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.69    0.00    2.68 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.54    0.46    3.15 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.54    0.00    3.15 ^ _444_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.38    0.33    3.48 v _444_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _174_ (net)
                  0.38    0.00    3.48 v _448_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.65    4.13 v _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.22    0.00    4.13 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.27    0.39    4.52 v _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.27    0.00    4.52 v _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.52   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.22 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.22 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.47   clock uncertainty
                         -0.12    1.35   clock reconvergence pessimism
                          0.21    1.56   library hold time
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                  2.96   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.46    1.43    2.54 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.46    0.00    2.54 v _222_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03    0.76    0.55    3.09 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _028_ (net)
                  0.76    0.00    3.09 ^ _450_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.44    0.39    3.49 v _450_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _179_ (net)
                  0.44    0.00    3.49 v _453_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.25    0.70    4.19 v _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.25    0.00    4.19 v _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.22    0.37    4.56 v _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.22    0.00    4.56 v _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.56   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.49    1.22 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.23 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                         -0.12    1.36   clock reconvergence pessimism
                          0.22    1.58   library hold time
                                  1.58   data required time
-----------------------------------------------------------------------------
                                  1.58   data required time
                                 -4.56   data arrival time
-----------------------------------------------------------------------------
                                  2.98   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.94    2.08    3.19 ^ _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.94    0.00    3.19 ^ _488_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.42    0.49    3.68 v _488_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _203_ (net)
                  0.42    0.00    3.68 v _489_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.23    0.60    4.27 v _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.23    0.00    4.27 v _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38    4.65 v _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.25    0.00    4.66 v _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.49    1.22 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.23 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                         -0.12    1.36   clock reconvergence pessimism
                          0.21    1.57   library hold time
                                  1.57   data required time
-----------------------------------------------------------------------------
                                  1.57   data required time
                                 -4.66   data arrival time
-----------------------------------------------------------------------------
                                  3.08   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.99    1.76    2.87 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.99    0.00    2.87 v _354_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.55    0.49    3.36 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _115_ (net)
                  0.55    0.00    3.36 ^ _498_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.39    0.33    3.69 v _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _210_ (net)
                  0.39    0.00    3.69 v _502_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.24    0.67    4.36 v _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.24    0.00    4.36 v _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.19    0.34    4.71 v _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.19    0.00    4.71 v _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.71   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.50    1.23 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.23 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                         -0.12    1.36   clock reconvergence pessimism
                          0.23    1.59   library hold time
                                  1.59   data required time
-----------------------------------------------------------------------------
                                  1.59   data required time
                                 -4.71   data arrival time
-----------------------------------------------------------------------------
                                  3.12   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.69    1.58    2.69 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.69    0.00    2.69 v _231_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.81    0.63    3.33 ^ _231_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _034_ (net)
                  0.81    0.00    3.33 ^ _438_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.43    0.40    3.73 v _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _169_ (net)
                  0.43    0.00    3.73 v _442_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.21    0.66    4.39 v _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.21    0.00    4.39 v _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.34    4.73 v _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.20    0.00    4.73 v _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.73   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.50    1.23 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.23 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                         -0.12    1.36   clock reconvergence pessimism
                          0.23    1.59   library hold time
                                  1.59   data required time
-----------------------------------------------------------------------------
                                  1.59   data required time
                                 -4.73   data arrival time
-----------------------------------------------------------------------------
                                  3.14   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.29    1.31    2.42 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.29    0.00    2.42 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.70    0.79    3.20 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.70    0.00    3.20 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.70    0.89    4.10 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.70    0.00    4.10 v _465_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.56    0.53    4.63 ^ _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.56    0.00    4.63 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.28    0.23    4.85 v _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.28    0.00    4.85 v _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.85   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.50    1.23 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.23 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                         -0.12    1.36   clock reconvergence pessimism
                          0.21    1.57   library hold time
                                  1.57   data required time
-----------------------------------------------------------------------------
                                  1.57   data required time
                                 -4.85   data arrival time
-----------------------------------------------------------------------------
                                  3.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.22 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.22 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.47   clock uncertainty
                          0.00    1.47   clock reconvergence pessimism
                          0.71    2.18   library removal time
                                  2.18   data required time
-----------------------------------------------------------------------------
                                  2.18   data required time
                                -11.22   data arrival time
-----------------------------------------------------------------------------
                                  9.04   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.22 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.22 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.47   clock uncertainty
                          0.00    1.47   clock reconvergence pessimism
                          0.71    2.18   library removal time
                                  2.18   data required time
-----------------------------------------------------------------------------
                                  2.18   data required time
                                -11.22   data arrival time
-----------------------------------------------------------------------------
                                  9.04   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.08    1.09    0.90   12.12 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.09    0.00   12.12 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.74    2.23   library removal time
                                  2.23   data required time
-----------------------------------------------------------------------------
                                  2.23   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                  9.90   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.08    1.09    0.90   12.12 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.09    0.00   12.12 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.74    2.23   library removal time
                                  2.23   data required time
-----------------------------------------------------------------------------
                                  2.23   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                  9.90   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.89   12.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.11 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.49    1.22 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.23 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.72    2.20   library removal time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                -12.11   data arrival time
-----------------------------------------------------------------------------
                                  9.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.08    1.09    0.90   12.12 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.09    0.00   12.12 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.73    2.21   library removal time
                                  2.21   data required time
-----------------------------------------------------------------------------
                                  2.21   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                  9.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.89   12.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.11 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.49    1.22 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.23 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.72    2.20   library removal time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                -12.11   data arrival time
-----------------------------------------------------------------------------
                                  9.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.89   12.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.11 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.49    1.22 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.23 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.72    2.20   library removal time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                -12.11   data arrival time
-----------------------------------------------------------------------------
                                  9.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.08    1.09    0.90   12.12 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.09    0.00   12.12 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.73    2.21   library removal time
                                  2.21   data required time
-----------------------------------------------------------------------------
                                  2.21   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                  9.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.89   12.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.11 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.49    1.22 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.23 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.72    2.20   library removal time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                -12.11   data arrival time
-----------------------------------------------------------------------------
                                  9.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.89   12.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.11 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.49    1.22 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.23 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.72    2.20   library removal time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                -12.11   data arrival time
-----------------------------------------------------------------------------
                                  9.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.89   12.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.11 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.49    1.22 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.23 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.72    2.20   library removal time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                -12.11   data arrival time
-----------------------------------------------------------------------------
                                  9.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.08    1.09    0.90   12.12 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.09    0.00   12.12 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.73    2.21   library removal time
                                  2.21   data required time
-----------------------------------------------------------------------------
                                  2.21   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                  9.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.08    1.09    0.90   12.12 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.09    0.00   12.12 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.73    2.21   library removal time
                                  2.21   data required time
-----------------------------------------------------------------------------
                                  2.21   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                  9.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.08    1.09    0.90   12.12 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.09    0.00   12.12 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.73    2.21   library removal time
                                  2.21   data required time
-----------------------------------------------------------------------------
                                  2.21   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                  9.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.89   12.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.11 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.71    2.19   library removal time
                                  2.19   data required time
-----------------------------------------------------------------------------
                                  2.19   data required time
                                -12.11   data arrival time
-----------------------------------------------------------------------------
                                  9.92   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.89   12.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.11 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.49    1.22 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.23 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.71    2.19   library removal time
                                  2.19   data required time
-----------------------------------------------------------------------------
                                  2.19   data required time
                                -12.11   data arrival time
-----------------------------------------------------------------------------
                                  9.93   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.89   12.11 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.11 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.49    1.22 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.23 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.71    2.19   library removal time
                                  2.19   data required time
-----------------------------------------------------------------------------
                                  2.19   data required time
                                -12.11   data arrival time
-----------------------------------------------------------------------------
                                  9.93   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    0.97   12.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.18 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.50    1.23 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.23 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.74    2.21   library removal time
                                  2.21   data required time
-----------------------------------------------------------------------------
                                  2.21   data required time
                                -12.18   data arrival time
-----------------------------------------------------------------------------
                                  9.97   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    0.97   12.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.18 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.50    1.23 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.23 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.74    2.22   library removal time
                                  2.22   data required time
-----------------------------------------------------------------------------
                                  2.22   data required time
                                -12.18   data arrival time
-----------------------------------------------------------------------------
                                  9.97   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    0.97   12.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.18 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.50    1.23 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.23 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.74    2.22   library removal time
                                  2.22   data required time
-----------------------------------------------------------------------------
                                  2.22   data required time
                                -12.18   data arrival time
-----------------------------------------------------------------------------
                                  9.97   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    0.97   12.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.18 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.50    1.23 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.23 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.74    2.22   library removal time
                                  2.22   data required time
-----------------------------------------------------------------------------
                                  2.22   data required time
                                -12.18   data arrival time
-----------------------------------------------------------------------------
                                  9.97   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    0.97   12.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.19 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.19   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.50    1.23 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.23 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.74    2.22   library removal time
                                  2.22   data required time
-----------------------------------------------------------------------------
                                  2.22   data required time
                                -12.19   data arrival time
-----------------------------------------------------------------------------
                                  9.97   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    0.97   12.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.19 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.19   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.50    1.23 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.23 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.48   clock uncertainty
                          0.00    1.48   clock reconvergence pessimism
                          0.74    2.22   library removal time
                                  2.22   data required time
-----------------------------------------------------------------------------
                                  2.22   data required time
                                -12.19   data arrival time
-----------------------------------------------------------------------------
                                  9.97   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    0.97   12.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.18 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.22 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.22 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.47   clock uncertainty
                          0.00    1.47   clock reconvergence pessimism
                          0.74    2.21   library removal time
                                  2.21   data required time
-----------------------------------------------------------------------------
                                  2.21   data required time
                                -12.18   data arrival time
-----------------------------------------------------------------------------
                                  9.98   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    0.97   12.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.18 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.22 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.22 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.47   clock uncertainty
                          0.00    1.47   clock reconvergence pessimism
                          0.74    2.21   library removal time
                                  2.21   data required time
-----------------------------------------------------------------------------
                                  2.21   data required time
                                -12.18   data arrival time
-----------------------------------------------------------------------------
                                  9.98   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    0.97   12.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.18 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.22 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.22 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.47   clock uncertainty
                          0.00    1.47   clock reconvergence pessimism
                          0.74    2.20   library removal time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                -12.18   data arrival time
-----------------------------------------------------------------------------
                                  9.98   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.76   11.22 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.22 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    0.97   12.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.18 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.22 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.22 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.47   clock uncertainty
                          0.00    1.47   clock reconvergence pessimism
                          0.74    2.20   library removal time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                -12.18   data arrival time
-----------------------------------------------------------------------------
                                  9.98   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.19    0.18    1.28 v _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.19    0.00    1.28 v output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    1.38    1.18    2.46 v output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  1.38    0.00    2.47 v en_comp (out)
                                  2.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                 12.22   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.69    1.58    2.68 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.69    0.00    2.68 v _230_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.44    0.48    3.16 ^ _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.44    0.00    3.16 ^ output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.76    0.73    3.89 ^ output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.76    0.00    3.89 ^ data[2] (out)
                                  3.89   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -3.89   data arrival time
-----------------------------------------------------------------------------
                                 13.64   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.46    1.43    2.54 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.46    0.00    2.54 v _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.57    0.46    3.00 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.57    0.00    3.00 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.35    0.30    3.30 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.35    0.00    3.30 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.74    4.04 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.60    0.00    4.04 v vref_z_p_o[0] (out)
                                  4.04   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.04   data arrival time
-----------------------------------------------------------------------------
                                 13.79   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.88    1.69    2.80 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.88    0.00    2.80 v _236_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.48    0.56    3.36 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.48    0.00    3.36 ^ output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.75    0.74    4.09 ^ output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.75    0.00    4.09 ^ data[4] (out)
                                  4.09   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.09   data arrival time
-----------------------------------------------------------------------------
                                 13.84   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.66    1.66    2.77 v _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[9] (net)
                  0.66    0.00    2.77 v _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.54    3.31 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.69    0.00    3.31 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.62    0.79    4.11 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.62    0.00    4.11 ^ vcm_o[8] (out)
                                  4.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.11   data arrival time
-----------------------------------------------------------------------------
                                 13.86   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.58    1.60    2.71 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.58    0.00    2.71 v _375_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.85    0.61    3.32 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.85    0.00    3.32 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.59    0.80    4.13 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.59    0.00    4.13 ^ vcm_o[1] (out)
                                  4.13   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.13   data arrival time
-----------------------------------------------------------------------------
                                 13.88   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.93    1.72    2.83 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.93    0.00    2.83 v _233_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.50    0.58    3.41 ^ _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.50    0.00    3.41 ^ output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.76    0.74    4.15 ^ output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.76    0.00    4.15 ^ data[3] (out)
                                  4.15   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.15   data arrival time
-----------------------------------------------------------------------------
                                 13.90   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.46    1.43    2.54 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.46    0.00    2.54 v _291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.63    0.49    3.03 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.63    0.00    3.03 ^ _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.50    0.36    3.39 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.50    0.00    3.39 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.62    0.79    4.18 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.62    0.00    4.18 v vss_p_o[0] (out)
                                  4.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.18   data arrival time
-----------------------------------------------------------------------------
                                 13.93   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.93    1.72    2.83 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.93    0.00    2.83 v _280_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.51    0.61    3.43 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.51    0.00    3.43 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.59    0.75    4.18 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.59    0.00    4.18 ^ vss_n_o[8] (out)
                                  4.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.18   data arrival time
-----------------------------------------------------------------------------
                                 13.93   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.88    1.69    2.80 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.88    0.00    2.80 v _283_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.55    0.64    3.43 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.55    0.00    3.43 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.75    4.19 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.58    0.00    4.19 ^ vss_n_o[9] (out)
                                  4.19   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.19   data arrival time
-----------------------------------------------------------------------------
                                 13.94   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.09    0.74    1.71    2.82 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.74    0.00    2.83 v _381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.73    0.58    3.41 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.73    0.00    3.41 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.60    0.79    4.20 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.60    0.00    4.20 ^ vcm_o[7] (out)
                                  4.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.20   data arrival time
-----------------------------------------------------------------------------
                                 13.95   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.58    1.60    2.72 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.58    0.00    2.72 v _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.94    0.66    3.38 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.94    0.00    3.38 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.60    0.82    4.20 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.60    0.00    4.21 ^ vcm_o[5] (out)
                                  4.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.21   data arrival time
-----------------------------------------------------------------------------
                                 13.96   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.69    1.58    2.69 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.69    0.00    2.69 v _346_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.48    0.47    3.16 ^ _346_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.48    0.00    3.16 ^ _347_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.39    0.31    3.47 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.39    0.00    3.47 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.75    4.22 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.59    0.00    4.22 v vref_z_p_o[2] (out)
                                  4.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.22   data arrival time
-----------------------------------------------------------------------------
                                 13.97   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.67    1.57    2.68 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.67    0.00    2.68 v _307_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.94    0.72    3.40 ^ _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.94    0.00    3.40 ^ output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.83    4.23 ^ output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.59    0.00    4.23 ^ vref_z_n_o[4] (out)
                                  4.23   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.23   data arrival time
-----------------------------------------------------------------------------
                                 13.98   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.99    1.76    2.87 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.99    0.00    2.87 v _224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.51    0.60    3.47 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.51    0.00    3.47 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.79    0.76    4.24 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.79    0.00    4.24 ^ data[0] (out)
                                  4.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.24   data arrival time
-----------------------------------------------------------------------------
                                 13.99   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.69    1.58    2.69 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.69    0.00    2.69 v _343_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.35    0.39    3.08 ^ _343_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _108_ (net)
                  0.35    0.00    3.08 ^ _344_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.48    0.38    3.46 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.48    0.00    3.46 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.78    4.24 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.60    0.00    4.24 v vref_z_p_o[1] (out)
                                  4.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.24   data arrival time
-----------------------------------------------------------------------------
                                 13.99   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.56    1.59    2.70 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.56    0.00    2.70 v _378_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.02    1.04    0.71    3.41 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  1.04    0.00    3.41 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.59    0.84    4.25 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.59    0.00    4.25 ^ vcm_o[4] (out)
                                  4.25   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.25   data arrival time
-----------------------------------------------------------------------------
                                 14.00   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.69    1.67    2.79 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[10] (net)
                  0.69    0.00    2.79 v _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.91    0.67    3.46 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.91    0.00    3.46 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.64    0.84    4.30 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.64    0.00    4.30 ^ vcm_o[9] (out)
                                  4.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.30   data arrival time
-----------------------------------------------------------------------------
                                 14.05   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.69    1.58    2.69 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.69    0.00    2.69 v _299_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    1.08    0.80    3.50 ^ _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  1.08    0.00    3.50 ^ output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.85    4.35 ^ output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.59    0.00    4.35 ^ vref_z_n_o[2] (out)
                                  4.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.35   data arrival time
-----------------------------------------------------------------------------
                                 14.10   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.79    1.64    2.75 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.79    0.00    2.75 v _304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.99    0.78    3.53 ^ _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.99    0.00    3.53 ^ output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.83    4.37 ^ output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.59    0.00    4.37 ^ vref_z_n_o[3] (out)
                                  4.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.37   data arrival time
-----------------------------------------------------------------------------
                                 14.12   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    1.00    1.77    2.88 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  1.00    0.00    2.88 v _374_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.81    0.70    3.58 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.81    0.00    3.58 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.59    0.80    4.38 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.59    0.00    4.38 ^ vcm_o[0] (out)
                                  4.38   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.38   data arrival time
-----------------------------------------------------------------------------
                                 14.13   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.69    1.58    2.68 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.69    0.00    2.68 v _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.57    0.53    3.22 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.57    0.00    3.22 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.48    0.40    3.62 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.48    0.00    3.62 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.78    4.40 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.60    0.00    4.40 v vref_z_p_o[7] (out)
                                  4.40   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.40   data arrival time
-----------------------------------------------------------------------------
                                 14.15   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.67    1.57    2.68 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.67    0.00    2.68 v _266_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.89    0.92    3.59 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  0.89    0.00    3.60 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.82    4.41 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.59    0.00    4.41 ^ vss_n_o[4] (out)
                                  4.41   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.41   data arrival time
-----------------------------------------------------------------------------
                                 14.16   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.79    1.64    2.75 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.79    0.00    2.75 v _349_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.56    0.56    3.31 ^ _349_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _112_ (net)
                  0.56    0.00    3.31 ^ _350_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.43    0.34    3.65 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.43    0.00    3.65 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.77    4.42 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.60    0.00    4.42 v vref_z_p_o[3] (out)
                                  4.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.42   data arrival time
-----------------------------------------------------------------------------
                                 14.17   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.69    1.58    2.68 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.69    0.00    2.68 v _277_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.89    0.92    3.61 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  0.89    0.00    3.61 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.81    4.42 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.58    0.00    4.42 ^ vss_n_o[7] (out)
                                  4.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.42   data arrival time
-----------------------------------------------------------------------------
                                 14.17   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.79    1.64    2.75 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.79    0.00    2.75 v _352_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.58    0.56    3.31 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.58    0.00    3.31 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.42    0.35    3.66 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.42    0.00    3.66 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.76    4.42 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.60    0.00    4.43 v vref_z_p_o[4] (out)
                                  4.43   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                 14.18   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    1.02    2.05    3.15 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  1.02    0.00    3.15 ^ _242_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.42    0.54    3.70 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.42    0.00    3.70 v output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.50    0.73    4.43 v output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.50    0.00    4.43 v data[5] (out)
                                  4.43   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                 14.18   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.66    1.66    2.76 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.66    0.00    2.76 v _384_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.02    1.15    0.80    3.56 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  1.15    0.00    3.56 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.64    0.88    4.44 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.64    0.00    4.44 ^ vcm_o[10] (out)
                                  4.44   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.44   data arrival time
-----------------------------------------------------------------------------
                                 14.19   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.69    1.58    2.68 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.69    0.00    2.68 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.54    0.46    3.15 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.54    0.00    3.15 ^ _366_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.54    0.51    3.65 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.54    0.00    3.66 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.79    4.45 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.60    0.00    4.45 v vref_z_p_o[8] (out)
                                  4.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                 14.20   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07    1.10    1.83    2.94 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  1.10    0.00    2.95 v _227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.62    0.74    3.69 ^ _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.62    0.00    3.69 ^ output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.76    0.76    4.45 ^ output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.76    0.00    4.45 ^ data[1] (out)
                                  4.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                 14.20   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.67    1.57    2.68 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.67    0.00    2.68 v _311_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.75    0.64    3.32 ^ _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.75    0.00    3.32 ^ _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.50    0.36    3.68 v _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.50    0.00    3.68 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.79    4.46 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.60    0.00    4.46 v vss_p_o[5] (out)
                                  4.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.46   data arrival time
-----------------------------------------------------------------------------
                                 14.21   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.71    1.60    2.71 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.71    0.00    2.71 v _296_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.65    0.58    3.28 ^ _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.65    0.00    3.28 ^ _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.50    0.36    3.65 v _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.50    0.00    3.65 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.66    0.82    4.47 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.66    0.00    4.47 v vss_p_o[1] (out)
                                  4.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                 14.22   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.69    1.58    2.69 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.69    0.00    2.69 v _301_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.64    0.54    3.24 ^ _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.64    0.00    3.24 ^ _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.59    0.43    3.66 v _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.59    0.00    3.67 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.81    4.47 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.60    0.00    4.47 v vss_p_o[2] (out)
                                  4.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                 14.22   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01    0.24    1.26    2.37 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.24    0.00    2.37 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.07    0.60    0.67    3.05 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.60    0.00    3.05 v _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.86    0.63    3.67 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.86    0.00    3.67 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.59    0.80    4.48 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.59    0.00    4.48 ^ vcm_o[2] (out)
                                  4.48   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.48   data arrival time
-----------------------------------------------------------------------------
                                 14.23   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    1.02    2.05    3.15 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  1.02    0.00    3.15 ^ _285_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    0.57    0.52    3.68 v _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  0.57    0.00    3.68 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.80    4.48 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.60    0.00    4.48 v vss_n_o[10] (out)
                                  4.48   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.48   data arrival time
-----------------------------------------------------------------------------
                                 14.23   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06    0.99    1.76    2.87 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[7] (net)
                  0.99    0.00    2.87 v _380_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.98    0.79    3.66 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.98    0.00    3.66 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.59    0.82    4.48 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.59    0.00    4.49 ^ vcm_o[6] (out)
                                  4.49   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.49   data arrival time
-----------------------------------------------------------------------------
                                 14.24   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    1.18    2.15    3.26 ^ _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  1.18    0.00    3.26 ^ _260_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.03    0.47    0.46    3.72 v _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  0.47    0.00    3.72 v output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.64    0.80    4.52 v output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.64    0.00    4.52 v vss_n_o[2] (out)
                                  4.52   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                 14.27   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.71    1.60    2.71 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.71    0.00    2.71 v _286_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    1.32    0.94    3.65 ^ _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  1.32    0.00    3.65 ^ output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.88    4.53 ^ output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.59    0.00    4.54 ^ vref_z_n_o[0] (out)
                                  4.54   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.54   data arrival time
-----------------------------------------------------------------------------
                                 14.29   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.71    1.60    2.71 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.71    0.00    2.71 v _253_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.93    0.98    3.68 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  0.93    0.00    3.68 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.65    0.85    4.53 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.65    0.00    4.54 ^ vss_n_o[0] (out)
                                  4.54   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.54   data arrival time
-----------------------------------------------------------------------------
                                 14.29   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.67    1.57    2.68 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.67    0.00    2.68 v _356_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.79    0.66    3.34 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.79    0.00    3.34 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.52    0.42    3.75 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.52    0.00    3.76 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.79    4.55 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.60    0.00    4.55 v vref_z_p_o[5] (out)
                                  4.55   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.55   data arrival time
-----------------------------------------------------------------------------
                                 14.30   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.69    1.58    2.68 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.69    0.00    2.68 v _325_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.62    0.54    3.22 ^ _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.62    0.00    3.22 ^ _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.73    0.51    3.74 v _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.73    0.00    3.74 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.84    4.58 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.60    0.00    4.58 v vss_p_o[8] (out)
                                  4.58   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.58   data arrival time
-----------------------------------------------------------------------------
                                 14.33   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.79    1.64    2.75 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.79    0.00    2.75 v _308_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.63    0.55    3.30 ^ _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.63    0.00    3.30 ^ _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.65    0.47    3.76 v _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.65    0.00    3.77 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.83    4.59 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.60    0.00    4.59 v vss_p_o[4] (out)
                                  4.59   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.59   data arrival time
-----------------------------------------------------------------------------
                                 14.34   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.88    1.69    2.80 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.88    0.00    2.80 v _369_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.48    0.54    3.34 ^ _369_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _126_ (net)
                  0.48    0.00    3.34 ^ _370_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.02    0.62    0.45    3.79 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.62    0.00    3.79 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.82    4.61 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.60    0.00    4.61 v vref_z_p_o[9] (out)
                                  4.61   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.61   data arrival time
-----------------------------------------------------------------------------
                                 14.36   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.17    2.22    3.34 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.17    0.00    3.34 ^ _404_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.03    0.66    0.48    3.82 v _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  0.66    0.00    3.82 v output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.60    0.82    4.64 v output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.60    0.00    4.64 v sample_o (out)
                                  4.64   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.64   data arrival time
-----------------------------------------------------------------------------
                                 14.39   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07    1.10    1.83    2.94 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  1.10    0.00    2.95 v _274_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.75    0.91    3.85 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  0.75    0.00    3.85 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.79    4.64 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.58    0.00    4.64 ^ vss_n_o[6] (out)
                                  4.64   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.64   data arrival time
-----------------------------------------------------------------------------
                                 14.39   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.69    1.58    2.69 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.69    0.00    2.69 v _305_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.71    0.61    3.30 ^ _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.71    0.00    3.30 ^ _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.72    0.51    3.80 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.72    0.00    3.80 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.84    4.64 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.60    0.00    4.64 v vss_p_o[3] (out)
                                  4.64   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.64   data arrival time
-----------------------------------------------------------------------------
                                 14.39   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.99    1.76    2.87 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.99    0.00    2.87 v _310_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    1.14    0.92    3.79 ^ _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  1.14    0.00    3.79 ^ output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.86    4.65 ^ output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.59    0.00    4.65 ^ vref_z_n_o[5] (out)
                                  4.65   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.65   data arrival time
-----------------------------------------------------------------------------
                                 14.40   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.99    1.76    2.87 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.99    0.00    2.87 v _270_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.91    1.03    3.90 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  0.91    0.00    3.90 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.60    0.82    4.72 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.60    0.00    4.72 ^ vss_n_o[5] (out)
                                  4.72   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.72   data arrival time
-----------------------------------------------------------------------------
                                 14.47   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07    1.10    1.83    2.94 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  1.10    0.00    2.95 v _358_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.61    0.53    3.48 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _118_ (net)
                  0.61    0.00    3.48 ^ _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.53    0.50    3.98 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.53    0.00    3.98 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.79    4.77 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.60    0.00    4.77 v vref_z_p_o[6] (out)
                                  4.77   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.77   data arrival time
-----------------------------------------------------------------------------
                                 14.52   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.93    1.72    2.83 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.93    0.00    2.83 v _331_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.58    0.59    3.42 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _100_ (net)
                  0.58    0.00    3.42 ^ _332_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.76    0.53    3.95 v _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.76    0.00    3.95 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.85    4.80 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.60    0.00    4.80 v vss_p_o[9] (out)
                                  4.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.80   data arrival time
-----------------------------------------------------------------------------
                                 14.55   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.07    0.62    1.63    2.74 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.62    0.00    2.74 v _385_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.07    1.07    0.78    3.53 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _129_ (net)
                  1.07    0.00    3.53 ^ _415_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.62    0.48    4.01 v _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  0.62    0.00    4.01 v output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.62    0.82    4.83 v output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.62    0.00    4.83 v en_vcm_sw_o (out)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 14.58   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07    1.10    1.83    2.94 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  1.10    0.00    2.95 v _313_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    1.24    1.01    3.96 ^ _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  1.24    0.00    3.96 ^ output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.60    0.87    4.83 ^ output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.60    0.00    4.83 ^ vref_z_n_o[6] (out)
                                  4.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 14.58   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.99    1.76    2.87 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.99    0.00    2.87 v _314_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.84    0.77    3.64 ^ _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.84    0.00    3.64 ^ _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.60    0.42    4.07 v _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.60    0.00    4.07 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.81    4.87 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.60    0.00    4.87 v vss_p_o[6] (out)
                                  4.87   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.87   data arrival time
-----------------------------------------------------------------------------
                                 14.62   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.69    1.58    2.69 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.69    0.00    2.69 v _257_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    1.27    1.30    3.99 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  1.27    0.00    4.00 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.63    0.90    4.89 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.63    0.00    4.90 ^ vss_n_o[1] (out)
                                  4.90   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.90   data arrival time
-----------------------------------------------------------------------------
                                 14.65   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.60    1.52    2.62 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.60    0.00    2.62 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.52    0.44    3.06 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.52    0.00    3.06 ^ _334_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.01    0.26    0.47    3.53 ^ _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.26    0.00    3.53 ^ _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.70    0.64    4.17 ^ _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.70    0.00    4.17 ^ output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.78    4.95 ^ output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.59    0.00    4.95 ^ vref_z_n_o[10] (out)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 14.70   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.88    1.69    2.80 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.88    0.00    2.80 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.73    0.62    3.42 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.73    0.00    3.42 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.74    0.69    4.11 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  0.74    0.00    4.11 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.84    4.95 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.60    0.00    4.95 v vref_z_p_o[10] (out)
                                  4.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                 14.70   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    1.35    2.24    3.35 ^ _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  1.35    0.00    3.35 ^ _262_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.03    0.70    0.76    4.11 v _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  0.70    0.00    4.11 v output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.62    0.85    4.96 v output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.62    0.00    4.96 v vss_n_o[3] (out)
                                  4.96   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.96   data arrival time
-----------------------------------------------------------------------------
                                 14.71   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.56    1.59    2.70 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.56    0.00    2.70 v _263_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.03    0.86    0.64    3.33 ^ _263_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _058_ (net)
                  0.86    0.00    3.33 ^ _401_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.33    0.23    3.56 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.33    0.00    3.56 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.64    0.65    4.21 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.64    0.00    4.21 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.52    0.81    5.02 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.52    0.00    5.02 v clk_data (out)
                                  5.02   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -5.02   data arrival time
-----------------------------------------------------------------------------
                                 14.77   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.07    0.62    1.63    2.74 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.62    0.00    2.74 v _245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.94    0.61    3.36 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.94    0.00    3.36 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.71    0.89    4.25 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.71    0.00    4.25 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.64    0.80    5.05 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.64    0.00    5.05 ^ vcm_dummy_o (out)
                                  5.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -5.05   data arrival time
-----------------------------------------------------------------------------
                                 14.80   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.88    1.69    2.80 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.88    0.00    2.80 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.73    0.62    3.42 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.73    0.00    3.42 ^ _336_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.04    0.86    0.77    4.19 v _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  0.86    0.00    4.19 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.87    5.06 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.60    0.00    5.06 v vss_p_o[10] (out)
                                  5.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -5.06   data arrival time
-----------------------------------------------------------------------------
                                 14.81   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.69    1.58    2.68 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.69    0.00    2.68 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.54    0.46    3.15 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.54    0.00    3.15 ^ _317_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.24    0.44    3.59 ^ _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.24    0.00    3.59 ^ _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.95    0.77    4.36 ^ _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.95    0.00    4.36 ^ output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.83    5.18 ^ output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.59    0.00    5.18 ^ vref_z_n_o[7] (out)
                                  5.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -5.18   data arrival time
-----------------------------------------------------------------------------
                                 14.93   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.88    1.69    2.80 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.88    0.00    2.80 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.73    0.62    3.42 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.73    0.00    3.42 ^ _328_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.31    0.50    3.92 ^ _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.31    0.00    3.92 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.66    0.62    4.55 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.66    0.00    4.55 ^ output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.59    0.78    5.32 ^ output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.59    0.00    5.33 ^ vref_z_n_o[9] (out)
                                  5.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -5.33   data arrival time
-----------------------------------------------------------------------------
                                 15.08   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.10 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.93    1.72    2.83 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.93    0.00    2.83 v _321_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.65    0.56    3.39 ^ _321_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _093_ (net)
                  0.65    0.00    3.39 ^ _322_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.24    0.44    3.83 ^ _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.24    0.00    3.83 ^ _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.83    0.70    4.53 ^ _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.83    0.00    4.54 ^ output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.80    5.34 ^ output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.58    0.00    5.34 ^ vref_z_n_o[8] (out)
                                  5.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -5.34   data arrival time
-----------------------------------------------------------------------------
                                 15.09   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.69    1.58    2.69 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.69    0.00    2.69 v _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.94    0.71    3.40 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.94    0.00    3.40 ^ _293_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.24    0.47    3.87 ^ _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.24    0.00    3.87 ^ _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.04    1.03    0.82    4.69 ^ _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  1.03    0.00    4.69 ^ output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.84    5.53 ^ output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.59    0.00    5.53 ^ vref_z_n_o[1] (out)
                                  5.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -5.53   data arrival time
-----------------------------------------------------------------------------
                                 15.28   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45    1.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.11 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.29    1.31    2.42 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.29    0.00    2.42 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.70    0.79    3.20 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.70    0.00    3.20 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.70    0.89    4.10 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.70    0.00    4.10 v _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.94    0.69    4.79 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.94    0.00    4.79 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.59    0.82    5.61 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.59    0.00    5.61 ^ vcm_o[3] (out)
                                  5.61   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -5.61   data arrival time
-----------------------------------------------------------------------------
                                 15.36   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.12 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07    1.10    1.83    2.94 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  1.10    0.00    2.95 v _319_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.02    1.10    1.02    3.97 ^ _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  1.10    0.00    3.97 ^ _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.04    1.13    0.78    4.75 v _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  1.13    0.00    4.75 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.61    0.94    5.68 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.61    0.00    5.69 v vss_p_o[7] (out)
                                  5.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 15.44   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51    0.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45    1.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.11 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.42    1.40    2.51 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.42    0.00    2.51 v _393_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.04    0.85    1.21    3.72 v _393_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _135_ (net)
                  0.85    0.00    3.72 v _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01    0.33    0.82    4.55 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.33    0.00    4.55 v _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.37    0.48    5.03 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.37    0.00    5.03 v output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.65    0.77    5.80 v output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.65    0.00    5.80 v offset_cal_cycle (out)
                                  5.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -5.80   data arrival time
-----------------------------------------------------------------------------
                                 15.55   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.32    0.13   10.13 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.32    0.00   10.13 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.04    1.26    0.96   11.09 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  1.26    0.00   11.09 ^ _405_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01    0.49    0.71   11.80 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.49    0.00   11.80 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.54    0.59   12.39 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.54    0.00   12.39 ^ output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.63    0.77   13.17 ^ output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.63    0.00   13.17 ^ en_offset_cal_o (out)
                                 13.17   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                -13.17   data arrival time
-----------------------------------------------------------------------------
                                 22.92   slack (MET)



worst slack corner Slowest: 1.7247
======================= Typical Corner ===================================

Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.35    0.83    1.45 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.35    0.00    1.45 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.30    0.25    1.70 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.30    0.00    1.70 ^ _421_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.15    0.12    1.82 v _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.15    0.00    1.82 v _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.68 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                         -0.07    0.87   clock reconvergence pessimism
                          0.13    1.00   library hold time
                                  1.00   data required time
-----------------------------------------------------------------------------
                                  1.00   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.33    0.86    1.48 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.33    0.00    1.48 v _467_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.21    1.69 ^ _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.23    0.00    1.69 ^ _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.27    0.20    1.89 v _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.27    0.00    1.89 v _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.89   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.69 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.69 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.94   clock uncertainty
                         -0.07    0.87   clock reconvergence pessimism
                          0.11    0.98   library hold time
                                  0.98   data required time
-----------------------------------------------------------------------------
                                  0.98   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                  0.91   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.52    0.93    1.55 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.52    0.00    1.55 v _424_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.28    0.26    1.81 ^ _424_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _158_ (net)
                  0.28    0.00    1.81 ^ _425_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.17    0.14    1.95 v _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.17    0.00    1.95 v _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.69 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                         -0.07    0.87   clock reconvergence pessimism
                          0.13    1.00   library hold time
                                  1.00   data required time
-----------------------------------------------------------------------------
                                  1.00   data required time
                                 -1.95   data arrival time
-----------------------------------------------------------------------------
                                  0.95   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.33    0.86    1.49 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.33    0.00    1.49 v _461_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.34    0.33    1.82 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.34    0.00    1.82 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.20    0.17    1.99 v _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.20    0.00    1.99 v _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.99   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.69 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.69 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.94   clock uncertainty
                         -0.07    0.87   clock reconvergence pessimism
                          0.12    0.99   library hold time
                                  0.99   data required time
-----------------------------------------------------------------------------
                                  0.99   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                  0.99   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.34    0.87    1.49 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.34    0.00    1.50 v _469_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.37    0.32    1.82 ^ _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.37    0.00    1.82 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.22    0.18    2.00 v _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.22    0.00    2.00 v _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.00   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.69 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.94   clock uncertainty
                         -0.07    0.88   clock reconvergence pessimism
                          0.12    1.00   library hold time
                                  1.00   data required time
-----------------------------------------------------------------------------
                                  1.00   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                  1.00   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.33    0.86    1.49 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.33    0.00    1.49 v _451_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.37    0.30    1.79 ^ _451_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _180_ (net)
                  0.37    0.00    1.79 ^ _460_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.20    1.99 v _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.23    0.00    1.99 v _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.99   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.69 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.69 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                         -0.07    0.87   clock reconvergence pessimism
                          0.11    0.99   library hold time
                                  0.99   data required time
-----------------------------------------------------------------------------
                                  0.99   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                  1.00   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.39    0.90    1.52 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.39    0.00    1.52 v _367_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.03    0.50    0.38    1.90 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _124_ (net)
                  0.50    0.00    1.90 ^ _479_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.18    0.11    2.01 v _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.18    0.00    2.01 v _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.01   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.68 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.93   clock uncertainty
                         -0.07    0.87   clock reconvergence pessimism
                          0.12    0.99   library hold time
                                  0.99   data required time
-----------------------------------------------------------------------------
                                  0.99   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                  1.01   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.24    0.75    1.38 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.24    0.00    1.38 v _457_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.51    0.39    1.77 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.51    0.00    1.77 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.31    0.24    2.02 v _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.31    0.00    2.02 v _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.02   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.69 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.69 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                         -0.07    0.87   clock reconvergence pessimism
                          0.10    0.97   library hold time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -2.02   data arrival time
-----------------------------------------------------------------------------
                                  1.05   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.42    0.87    1.49 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.42    0.00    1.50 v _506_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.39    1.88 v _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.12    0.00    1.88 v _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.18    2.07 v _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.11    0.00    2.07 v _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.27    0.69 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.69 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                         -0.07    0.87   clock reconvergence pessimism
                          0.14    1.01   library hold time
                                  1.01   data required time
-----------------------------------------------------------------------------
                                  1.01   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.05   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.05    0.90    1.27    1.90 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.90    0.00    1.90 ^ _389_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.18    0.16    2.06 v _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.18    0.00    2.06 v _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.95   clock uncertainty
                         -0.07    0.88   clock reconvergence pessimism
                          0.12    1.00   library hold time
                                  1.00   data required time
-----------------------------------------------------------------------------
                                  1.00   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.05   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.41    0.86    1.49 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.41    0.00    1.49 v _494_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.39    1.87 v _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.12    0.00    1.87 v _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.19    2.07 v _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.12    0.00    2.07 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.27    0.69 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.69 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                         -0.07    0.87   clock reconvergence pessimism
                          0.14    1.01   library hold time
                                  1.01   data required time
-----------------------------------------------------------------------------
                                  1.01   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.06   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.05    0.54    0.94    1.57 v _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.54    0.00    1.57 v _390_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.47    0.39    1.96 ^ _390_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _132_ (net)
                  0.47    0.00    1.96 ^ _400_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.01    0.24    0.16    2.12 v _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.24    0.00    2.12 v _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.95   clock uncertainty
                         -0.07    0.88   clock reconvergence pessimism
                          0.11    0.99   library hold time
                                  0.99   data required time
-----------------------------------------------------------------------------
                                  0.99   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                  1.13   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.40    0.91    1.54 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[10] (net)
                  0.40    0.00    1.54 v _475_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.44    0.35    1.89 ^ _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.44    0.00    1.89 ^ _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.29    0.23    2.12 v _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.29    0.00    2.12 v _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.69 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.94   clock uncertainty
                         -0.07    0.88   clock reconvergence pessimism
                          0.10    0.98   library hold time
                                  0.98   data required time
-----------------------------------------------------------------------------
                                  0.98   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                  1.14   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.55    0.95    1.57 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.55    0.00    1.57 v _429_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.42    1.98 v _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.12    0.00    1.98 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.19    2.17 v _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.11    0.00    2.17 v _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.17   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.69 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                         -0.07    0.87   clock reconvergence pessimism
                          0.14    1.01   library hold time
                                  1.01   data required time
-----------------------------------------------------------------------------
                                  1.01   data required time
                                 -2.17   data arrival time
-----------------------------------------------------------------------------
                                  1.16   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.40    0.91    1.54 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.40    0.00    1.54 v _387_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     4    0.04    0.71    0.48    2.02 ^ _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _130_ (net)
                  0.71    0.00    2.02 ^ _497_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.14    0.18    2.20 v _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.14    0.00    2.20 v _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.69 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.94   clock uncertainty
                         -0.04    0.90   clock reconvergence pessimism
                          0.13    1.03   library hold time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -2.20   data arrival time
-----------------------------------------------------------------------------
                                  1.17   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.05    0.90    1.27    1.90 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.90    0.00    1.90 ^ _386_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.37    0.26    2.16 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.37    0.00    2.16 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.16   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.95   clock uncertainty
                         -0.07    0.88   clock reconvergence pessimism
                          0.09    0.97   library hold time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  1.20   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.65    1.01    1.64 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.65    0.00    1.64 v _483_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.38    0.35    1.99 ^ _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _199_ (net)
                  0.38    0.00    1.99 ^ _485_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.23    0.20    2.19 v _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.23    0.00    2.19 v _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.19   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.95   clock uncertainty
                         -0.07    0.88   clock reconvergence pessimism
                          0.11    0.99   library hold time
                                  0.99   data required time
-----------------------------------------------------------------------------
                                  0.99   data required time
                                 -2.19   data arrival time
-----------------------------------------------------------------------------
                                  1.20   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.44    0.93    1.56 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.44    0.00    1.56 v _473_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.32    0.28    1.84 ^ _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.32    0.00    1.84 ^ _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.04    0.56    0.37    2.22 v _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.56    0.00    2.22 v _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.95   clock uncertainty
                         -0.07    0.88   clock reconvergence pessimism
                          0.07    0.95   library hold time
                                  0.95   data required time
-----------------------------------------------------------------------------
                                  0.95   data required time
                                 -2.22   data arrival time
-----------------------------------------------------------------------------
                                  1.27   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.39    0.90    1.52 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.39    0.00    1.52 v _477_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.59    0.43    1.95 ^ _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.59    0.00    1.95 ^ _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.45    0.36    2.31 v _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.45    0.00    2.31 v _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.31   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.69 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.94   clock uncertainty
                         -0.04    0.91   clock reconvergence pessimism
                          0.08    0.99   library hold time
                                  0.99   data required time
-----------------------------------------------------------------------------
                                  0.99   data required time
                                 -2.31   data arrival time
-----------------------------------------------------------------------------
                                  1.33   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01    0.14    0.67    1.30 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.14    0.00    1.30 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.07    0.35    0.39    1.68 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.35    0.00    1.69 v _463_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.51    0.43    2.12 ^ _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.51    0.00    2.12 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.36    0.29    2.40 v _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.36    0.00    2.41 v _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.41   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.69 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.69 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                         -0.07    0.87   clock reconvergence pessimism
                          0.09    0.96   library hold time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -2.41   data arrival time
-----------------------------------------------------------------------------
                                  1.44   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.44    0.93    1.56 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.44    0.00    1.56 v _471_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.59    0.44    2.00 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.59    0.00    2.00 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.03    0.55    0.43    2.43 v _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.55    0.00    2.43 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.43   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.69 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.69 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                         -0.04    0.90   clock reconvergence pessimism
                          0.06    0.96   library hold time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -2.43   data arrival time
-----------------------------------------------------------------------------
                                  1.47   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.46    0.90    1.52 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.46    0.00    1.52 v _234_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.27    0.23    1.75 ^ _234_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _036_ (net)
                  0.27    0.00    1.75 ^ _431_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.23    0.19    1.94 v _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _163_ (net)
                  0.23    0.00    1.94 v _436_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.13    0.36    2.30 v _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.13    0.00    2.30 v _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.20    2.50 v _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.12    0.00    2.50 v _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.50   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.27    0.69 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.69 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                         -0.07    0.87   clock reconvergence pessimism
                          0.14    1.01   library hold time
                                  1.01   data required time
-----------------------------------------------------------------------------
                                  1.01   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                  1.49   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.41    0.86    1.48 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.41    0.00    1.48 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.31    0.26    1.74 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.31    0.00    1.74 ^ _444_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.22    0.18    1.93 v _444_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _174_ (net)
                  0.22    0.00    1.93 v _448_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.35    2.28 v _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.12    0.00    2.28 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.15    0.22    2.50 v _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.15    0.00    2.50 v _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.50   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.69 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                         -0.07    0.87   clock reconvergence pessimism
                          0.13    1.00   library hold time
                                  1.00   data required time
-----------------------------------------------------------------------------
                                  1.00   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                  1.50   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.27    0.77    1.40 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.27    0.00    1.40 v _222_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.45    0.32    1.72 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _028_ (net)
                  0.45    0.00    1.72 ^ _450_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.24    0.22    1.94 v _450_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _179_ (net)
                  0.24    0.00    1.94 v _453_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.14    0.38    2.31 v _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.14    0.00    2.31 v _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.13    0.20    2.52 v _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.13    0.00    2.52 v _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.52   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.69 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.69 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                         -0.07    0.87   clock reconvergence pessimism
                          0.13    1.01   library hold time
                                  1.01   data required time
-----------------------------------------------------------------------------
                                  1.01   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                  1.51   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.53    1.10    1.72 ^ _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.53    0.00    1.72 ^ _488_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.23    0.26    1.98 v _488_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _203_ (net)
                  0.23    0.00    1.98 v _489_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.13    0.32    2.30 v _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.13    0.00    2.30 v _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21    2.52 v _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.14    0.00    2.52 v _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.52   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.69 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.69 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                         -0.07    0.87   clock reconvergence pessimism
                          0.13    1.00   library hold time
                                  1.00   data required time
-----------------------------------------------------------------------------
                                  1.00   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                  1.51   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.58    0.97    1.59 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.58    0.00    1.59 v _354_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.32    0.28    1.87 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _115_ (net)
                  0.32    0.00    1.87 ^ _498_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.22    0.18    2.05 v _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _210_ (net)
                  0.22    0.00    2.05 v _502_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.13    0.36    2.42 v _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.13    0.00    2.42 v _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.19    2.61 v _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.11    0.00    2.61 v _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.61   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.27    0.69 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.69 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                         -0.07    0.87   clock reconvergence pessimism
                          0.14    1.01   library hold time
                                  1.01   data required time
-----------------------------------------------------------------------------
                                  1.01   data required time
                                 -2.61   data arrival time
-----------------------------------------------------------------------------
                                  1.60   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01    0.14    0.67    1.30 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.14    0.00    1.30 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.07    0.35    0.39    1.68 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.35    0.00    1.69 v _440_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.25    0.26    1.94 ^ _440_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _171_ (net)
                  0.25    0.00    1.94 ^ _441_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.26    0.19    2.13 v _441_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _172_ (net)
                  0.26    0.00    2.13 v _442_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.32    2.45 v _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.12    0.00    2.45 v _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.19    2.64 v _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.11    0.00    2.64 v _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.64   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.27    0.69 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.69 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                         -0.04    0.90   clock reconvergence pessimism
                          0.14    1.04   library hold time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -2.64   data arrival time
-----------------------------------------------------------------------------
                                  1.60   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.70    1.32 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    1.32 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.39    0.44    1.76 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.39    0.00    1.77 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.40    0.50    2.26 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.40    0.00    2.26 v _465_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.32    0.29    2.55 ^ _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.32    0.00    2.55 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.15    0.12    2.68 v _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.15    0.00    2.68 v _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.68   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.27    0.69 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.69 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                         -0.07    0.87   clock reconvergence pessimism
                          0.13    1.00   library hold time
                                  1.00   data required time
-----------------------------------------------------------------------------
                                  1.00   data required time
                                 -2.68   data arrival time
-----------------------------------------------------------------------------
                                  1.67   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.70 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.70   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.69 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.37    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -10.70   data arrival time
-----------------------------------------------------------------------------
                                  9.39   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.70 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.70   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.68 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.37    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -10.70   data arrival time
-----------------------------------------------------------------------------
                                  9.39   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.70 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.63    0.51   11.21 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.63    0.00   11.21 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.95   clock uncertainty
                          0.00    0.95   clock reconvergence pessimism
                          0.39    1.34   library removal time
                                  1.34   data required time
-----------------------------------------------------------------------------
                                  1.34   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.70 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.63    0.51   11.21 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.63    0.00   11.21 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.95   clock uncertainty
                          0.00    0.95   clock reconvergence pessimism
                          0.39    1.34   library removal time
                                  1.34   data required time
-----------------------------------------------------------------------------
                                  1.34   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.70 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.50   11.20 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.20 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.69 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.69 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.38    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.20   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.70 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.50   11.20 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.20 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.69 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.69 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.38    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.20   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.70 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.50   11.20 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.20 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.69 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.69 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.38    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.20   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.70 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.50   11.20 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.20 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.69 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.69 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.38    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.20   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.70 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.50   11.20 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.20 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.69 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.69 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.38    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.20   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.70 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.50   11.20 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.20 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.69 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.69 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.38    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.20   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.70 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.50   11.20 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.20 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.69 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.37    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.20   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.70 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.63    0.51   11.21 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.63    0.00   11.21 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.95   clock uncertainty
                          0.00    0.95   clock reconvergence pessimism
                          0.38    1.33   library removal time
                                  1.33   data required time
-----------------------------------------------------------------------------
                                  1.33   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.70 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.63    0.51   11.21 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.63    0.00   11.21 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.95   clock uncertainty
                          0.00    0.95   clock reconvergence pessimism
                          0.38    1.33   library removal time
                                  1.33   data required time
-----------------------------------------------------------------------------
                                  1.33   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.70 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.63    0.51   11.21 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.63    0.00   11.21 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.95   clock uncertainty
                          0.00    0.95   clock reconvergence pessimism
                          0.38    1.33   library removal time
                                  1.33   data required time
-----------------------------------------------------------------------------
                                  1.33   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.70 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.63    0.51   11.21 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.63    0.00   11.21 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.69 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.38    1.33   library removal time
                                  1.33   data required time
-----------------------------------------------------------------------------
                                  1.33   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.70 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.63    0.51   11.21 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.63    0.00   11.21 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.69 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.38    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.70 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.50   11.20 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.20 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.69 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.69 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.37    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -11.20   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.70 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.50   11.20 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.20 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.69 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.69 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.37    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -11.20   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.69 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.55   11.24 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.24 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.27    0.69 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.69 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.39    1.33   library removal time
                                  1.33   data required time
-----------------------------------------------------------------------------
                                  1.33   data required time
                                -11.24   data arrival time
-----------------------------------------------------------------------------
                                  9.92   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.69 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.55   11.24 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.24 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.27    0.69 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.69 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.39    1.33   library removal time
                                  1.33   data required time
-----------------------------------------------------------------------------
                                  1.33   data required time
                                -11.24   data arrival time
-----------------------------------------------------------------------------
                                  9.92   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.69 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.55   11.24 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.25 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.25   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.27    0.69 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.69 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.39    1.33   library removal time
                                  1.33   data required time
-----------------------------------------------------------------------------
                                  1.33   data required time
                                -11.25   data arrival time
-----------------------------------------------------------------------------
                                  9.92   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.69 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.55   11.24 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.25 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.25   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.27    0.69 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.69 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.39    1.33   library removal time
                                  1.33   data required time
-----------------------------------------------------------------------------
                                  1.33   data required time
                                -11.25   data arrival time
-----------------------------------------------------------------------------
                                  9.92   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.69 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.55   11.24 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.25 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.25   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.27    0.69 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.69 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.39    1.33   library removal time
                                  1.33   data required time
-----------------------------------------------------------------------------
                                  1.33   data required time
                                -11.25   data arrival time
-----------------------------------------------------------------------------
                                  9.92   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.69 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.55   11.24 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.25 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.25   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.27    0.69 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.69 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.39    1.33   library removal time
                                  1.33   data required time
-----------------------------------------------------------------------------
                                  1.33   data required time
                                -11.25   data arrival time
-----------------------------------------------------------------------------
                                  9.92   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.69 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.55   11.24 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.24 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.69 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.39    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.24   data arrival time
-----------------------------------------------------------------------------
                                  9.92   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.69 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.55   11.24 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.24 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.69 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.39    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.24   data arrival time
-----------------------------------------------------------------------------
                                  9.92   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.69 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.55   11.24 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.24 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.69 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.94   clock uncertainty
                          0.00    0.94   clock reconvergence pessimism
                          0.39    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.24   data arrival time
-----------------------------------------------------------------------------
                                  9.92   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.43   10.69 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.69 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.55   11.24 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.24 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.68 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.39    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.24   data arrival time
-----------------------------------------------------------------------------
                                  9.92   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.11    0.10    0.72 v _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.11    0.00    0.72 v output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    0.83    0.69    1.41 v output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  0.83    0.00    1.41 v en_comp (out)
                                  1.41   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                 11.16   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.41    0.86    1.48 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.41    0.00    1.48 v _230_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.25    0.26    1.74 ^ _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.25    0.00    1.74 ^ output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.44    0.42    2.16 ^ output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.44    0.00    2.16 ^ data[2] (out)
                                  2.16   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                 11.91   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.27    0.77    1.40 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.27    0.00    1.40 v _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.32    0.26    1.65 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.32    0.00    1.65 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.20    0.16    1.81 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.20    0.00    1.81 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.42    2.23 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.34    0.00    2.23 v vref_z_p_o[0] (out)
                                  2.23   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.23   data arrival time
-----------------------------------------------------------------------------
                                 11.98   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.38    0.90    1.53 v _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[9] (net)
                  0.38    0.00    1.53 v _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.38    0.30    1.83 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.38    0.00    1.83 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.45    2.27 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.36    0.00    2.28 ^ vcm_o[8] (out)
                                  2.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                 12.03   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.52    0.93    1.55 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.52    0.00    1.55 v _236_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.27    0.31    1.86 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.27    0.00    1.86 ^ output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.44    0.42    2.28 ^ output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.44    0.00    2.28 ^ data[4] (out)
                                  2.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                 12.03   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.33    0.86    1.49 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.33    0.00    1.49 v _375_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.47    0.34    1.83 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.47    0.00    1.83 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.45    2.28 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.34    0.00    2.28 ^ vcm_o[1] (out)
                                  2.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                 12.03   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.27    0.77    1.40 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.27    0.00    1.40 v _291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.36    0.26    1.66 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.36    0.00    1.66 ^ _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.27    0.20    1.86 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.27    0.00    1.86 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.44    2.30 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.35    0.00    2.30 v vss_p_o[0] (out)
                                  2.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.30   data arrival time
-----------------------------------------------------------------------------
                                 12.05   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.55    0.95    1.57 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.55    0.00    1.57 v _233_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.28    0.32    1.89 ^ _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.28    0.00    1.89 ^ output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.44    0.42    2.31 ^ output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.44    0.00    2.31 ^ data[3] (out)
                                  2.31   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.31   data arrival time
-----------------------------------------------------------------------------
                                 12.06   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.34    0.87    1.49 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.34    0.00    1.50 v _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.52    0.36    1.86 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.52    0.00    1.86 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.46    2.33 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.35    0.00    2.33 ^ vcm_o[5] (out)
                                  2.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                 12.08   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.44    0.93    1.56 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.44    0.00    1.56 v _381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.40    0.32    1.88 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.40    0.00    1.89 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.44    2.33 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.35    0.00    2.33 ^ vcm_o[7] (out)
                                  2.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                 12.08   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.55    0.95    1.57 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.55    0.00    1.57 v _280_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.30    0.34    1.91 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.30    0.00    1.91 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.34    0.43    2.33 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.34    0.00    2.33 ^ vss_n_o[8] (out)
                                  2.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                 12.08   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.52    0.93    1.55 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.52    0.00    1.55 v _283_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.32    0.35    1.91 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.32    0.00    1.91 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    2.33 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.34    0.00    2.33 ^ vss_n_o[9] (out)
                                  2.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                 12.08   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.40    0.86    1.49 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.40    0.00    1.49 v _346_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.27    0.26    1.75 ^ _346_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.27    0.00    1.75 ^ _347_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.22    0.17    1.92 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.22    0.00    1.92 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.42    2.34 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.34    0.00    2.34 v vref_z_p_o[2] (out)
                                  2.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                 12.09   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.41    0.86    1.49 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.41    0.00    1.49 v _343_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.19    0.22    1.71 ^ _343_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _108_ (net)
                  0.19    0.00    1.71 ^ _344_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.26    0.20    1.90 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.26    0.00    1.90 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    2.34 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.34    0.00    2.34 v vref_z_p_o[1] (out)
                                  2.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                 12.09   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.33    0.86    1.48 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.33    0.00    1.48 v _378_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.02    0.57    0.39    1.88 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  0.57    0.00    1.88 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.47    2.35 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.34    0.00    2.35 ^ vcm_o[4] (out)
                                  2.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                 12.10   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.48 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.39    0.00    1.48 v _307_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.55    0.42    1.89 ^ _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.55    0.00    1.89 ^ output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47    2.36 ^ output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.34    0.00    2.36 ^ vref_z_n_o[4] (out)
                                  2.36   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                 12.11   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.58    0.97    1.59 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.58    0.00    1.59 v _224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.29    0.33    1.93 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.29    0.00    1.93 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.46    0.44    2.36 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.46    0.00    2.36 ^ data[0] (out)
                                  2.36   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                 12.11   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.40    0.91    1.54 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[10] (net)
                  0.40    0.00    1.54 v _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.50    0.37    1.91 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.50    0.00    1.91 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.37    0.47    2.38 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.37    0.00    2.39 ^ vcm_o[9] (out)
                                  2.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                 12.14   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.58    1.09    1.71 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.58    0.00    1.71 ^ _242_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.24    0.29    2.00 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.24    0.00    2.00 v output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.29    0.42    2.42 v output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.29    0.00    2.42 v data[5] (out)
                                  2.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.42   data arrival time
-----------------------------------------------------------------------------
                                 12.17   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.40    0.86    1.49 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.40    0.00    1.49 v _299_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.63    0.46    1.95 ^ _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  0.63    0.00    1.95 ^ output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48    2.43 ^ output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.34    0.00    2.43 ^ vref_z_n_o[2] (out)
                                  2.43   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.43   data arrival time
-----------------------------------------------------------------------------
                                 12.18   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.41    0.86    1.48 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.41    0.00    1.48 v _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.32    0.30    1.78 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.32    0.00    1.78 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.27    0.22    2.00 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.27    0.00    2.00 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    2.44 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.34    0.00    2.44 v vref_z_p_o[7] (out)
                                  2.44   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.44   data arrival time
-----------------------------------------------------------------------------
                                 12.19   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.58    1.09    1.71 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.58    0.00    1.71 ^ _285_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    0.32    0.28    1.99 v _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  0.32    0.00    1.99 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.45    2.44 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.34    0.00    2.44 v vss_n_o[10] (out)
                                  2.44   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.44   data arrival time
-----------------------------------------------------------------------------
                                 12.19   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.59    0.97    1.60 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.59    0.00    1.60 v _374_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.45    0.39    1.99 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.45    0.00    1.99 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.45    2.44 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.34    0.00    2.44 ^ vcm_o[0] (out)
                                  2.44   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.44   data arrival time
-----------------------------------------------------------------------------
                                 12.19   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.46    0.90    1.52 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.46    0.00    1.52 v _304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.58    0.45    1.97 ^ _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.58    0.00    1.97 ^ output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47    2.44 ^ output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.34    0.00    2.45 ^ vref_z_n_o[3] (out)
                                  2.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.45   data arrival time
-----------------------------------------------------------------------------
                                 12.20   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.48 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.39    0.00    1.48 v _266_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.51    0.50    1.98 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  0.51    0.00    1.98 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.46    2.45 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.34    0.00    2.45 ^ vss_n_o[4] (out)
                                  2.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.45   data arrival time
-----------------------------------------------------------------------------
                                 12.20   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.46    0.90    1.52 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.46    0.00    1.52 v _349_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.32    0.32    1.84 ^ _349_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _112_ (net)
                  0.32    0.00    1.84 ^ _350_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.24    0.18    2.02 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.24    0.00    2.02 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    2.45 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.34    0.00    2.45 v vref_z_p_o[3] (out)
                                  2.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.45   data arrival time
-----------------------------------------------------------------------------
                                 12.20   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.46    0.90    1.52 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.46    0.00    1.52 v _352_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.31    0.31    1.83 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.31    0.00    1.83 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.24    0.19    2.03 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.24    0.00    2.03 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    2.45 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.34    0.00    2.45 v vref_z_p_o[4] (out)
                                  2.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.45   data arrival time
-----------------------------------------------------------------------------
                                 12.20   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.41    0.86    1.48 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.41    0.00    1.48 v _277_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.51    0.51    1.99 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  0.51    0.00    1.99 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.46    2.45 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.34    0.00    2.45 ^ vss_n_o[7] (out)
                                  2.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.45   data arrival time
-----------------------------------------------------------------------------
                                 12.20   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.48 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.39    0.00    1.48 v _311_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.43    0.35    1.82 ^ _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.43    0.00    1.82 ^ _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.28    0.20    2.02 v _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.28    0.00    2.02 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    2.46 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.34    0.00    2.46 v vss_p_o[5] (out)
                                  2.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                 12.21   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.39    0.90    1.52 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.39    0.00    1.52 v _384_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.02    0.63    0.44    1.96 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  0.63    0.00    1.97 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.37    0.50    2.46 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.37    0.00    2.46 ^ vcm_o[10] (out)
                                  2.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                 12.21   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.67    1.14    1.77 ^ _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.67    0.00    1.77 ^ _260_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.03    0.27    0.24    2.01 v _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  0.27    0.00    2.01 v output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.37    0.45    2.46 v output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.37    0.00    2.47 v vss_n_o[2] (out)
                                  2.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                 12.22   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.41    0.86    1.49 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.41    0.00    1.49 v _301_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.36    0.29    1.78 ^ _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.36    0.00    1.78 ^ _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.33    0.23    2.02 v _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.33    0.00    2.02 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.45    2.47 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.34    0.00    2.47 v vss_p_o[2] (out)
                                  2.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                 12.22   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.41    0.86    1.48 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.41    0.00    1.48 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.31    0.26    1.74 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.31    0.00    1.74 ^ _366_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.30    0.28    2.02 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.30    0.00    2.03 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    2.47 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.34    0.00    2.47 v vref_z_p_o[8] (out)
                                  2.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                 12.22   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.42    0.87    1.49 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.42    0.00    1.50 v _296_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.37    0.32    1.81 ^ _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.37    0.00    1.81 ^ _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.28    0.20    2.01 v _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.28    0.00    2.01 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.38    0.46    2.47 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.38    0.00    2.47 v vss_p_o[1] (out)
                                  2.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                 12.22   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01    0.14    0.67    1.30 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.14    0.00    1.30 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.07    0.35    0.39    1.68 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.35    0.00    1.69 v _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.47    0.35    2.03 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.47    0.00    2.03 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.45    2.48 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.34    0.00    2.49 ^ vcm_o[2] (out)
                                  2.49   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 12.24   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.65    1.01    1.64 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.65    0.00    1.64 v _227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.36    0.41    2.05 ^ _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.36    0.00    2.05 ^ output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.44    0.44    2.49 ^ output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.44    0.00    2.49 ^ data[1] (out)
                                  2.49   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 12.24   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06    0.58    0.97    1.59 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[7] (net)
                  0.58    0.00    1.59 v _380_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.54    0.44    2.03 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.54    0.00    2.03 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.46    2.50 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.34    0.00    2.50 ^ vcm_o[6] (out)
                                  2.50   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 12.25   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.48 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.39    0.00    1.48 v _356_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.44    0.37    1.85 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.44    0.00    1.85 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.29    0.23    2.07 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.29    0.00    2.07 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    2.52 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.34    0.00    2.52 v vref_z_p_o[5] (out)
                                  2.52   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 12.27   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.42    0.87    1.49 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.42    0.00    1.50 v _253_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.54    0.54    2.03 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  0.54    0.00    2.03 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.38    0.48    2.52 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.38    0.00    2.52 ^ vss_n_o[0] (out)
                                  2.52   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 12.27   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.67    1.18    1.81 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.67    0.00    1.81 ^ _404_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.03    0.37    0.26    2.06 v _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  0.37    0.00    2.07 v output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.46    2.52 v output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.34    0.00    2.52 v sample_o (out)
                                  2.52   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 12.27   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.41    0.86    1.48 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.41    0.00    1.48 v _325_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.35    0.29    1.78 ^ _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.35    0.00    1.78 ^ _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.41    0.28    2.06 v _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.41    0.00    2.06 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47    2.53 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.34    0.00    2.53 v vss_p_o[8] (out)
                                  2.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                 12.28   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.46    0.90    1.52 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.46    0.00    1.52 v _308_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.36    0.30    1.82 ^ _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.36    0.00    1.82 ^ _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.36    0.26    2.07 v _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.36    0.00    2.08 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.46    2.54 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.34    0.00    2.54 v vss_p_o[4] (out)
                                  2.54   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                 12.29   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.42    0.87    1.49 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.42    0.00    1.50 v _286_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    0.77    0.55    2.04 ^ _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  0.77    0.00    2.04 ^ output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50    2.54 ^ output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.34    0.00    2.55 ^ vref_z_n_o[0] (out)
                                  2.55   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                 12.30   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.52    0.93    1.55 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.52    0.00    1.55 v _369_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.27    0.31    1.86 ^ _369_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _126_ (net)
                  0.27    0.00    1.86 ^ _370_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.02    0.34    0.24    2.10 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.34    0.00    2.10 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.45    2.55 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.34    0.00    2.55 v vref_z_p_o[9] (out)
                                  2.55   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                 12.30   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.40    0.86    1.49 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.40    0.00    1.49 v _305_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.40    0.33    1.81 ^ _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.40    0.00    1.81 ^ _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.40    0.28    2.09 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.40    0.00    2.09 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.46    2.56 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.34    0.00    2.56 v vss_p_o[3] (out)
                                  2.56   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.56   data arrival time
-----------------------------------------------------------------------------
                                 12.31   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.65    1.01    1.64 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.65    0.00    1.64 v _274_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.43    0.50    2.14 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  0.43    0.00    2.14 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.45    2.59 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.34    0.00    2.59 ^ vss_n_o[6] (out)
                                  2.59   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.59   data arrival time
-----------------------------------------------------------------------------
                                 12.34   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.58    0.97    1.59 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.58    0.00    1.59 v _310_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.67    0.53    2.12 ^ _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  0.67    0.00    2.13 ^ output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49    2.61 ^ output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.34    0.00    2.61 ^ vref_z_n_o[5] (out)
                                  2.61   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.61   data arrival time
-----------------------------------------------------------------------------
                                 12.36   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.58    0.97    1.59 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.58    0.00    1.59 v _270_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.53    0.57    2.16 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  0.53    0.00    2.16 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.47    2.63 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.35    0.00    2.63 ^ vss_n_o[5] (out)
                                  2.63   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.63   data arrival time
-----------------------------------------------------------------------------
                                 12.38   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.65    1.01    1.64 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.65    0.00    1.64 v _358_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.34    0.30    1.94 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _118_ (net)
                  0.34    0.00    1.94 ^ _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.30    0.27    2.21 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.30    0.00    2.21 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    2.66 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.34    0.00    2.66 v vref_z_p_o[6] (out)
                                  2.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.66   data arrival time
-----------------------------------------------------------------------------
                                 12.41   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.55    0.95    1.57 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.55    0.00    1.57 v _331_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.33    1.89 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _100_ (net)
                  0.33    0.00    1.89 ^ _332_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.42    0.29    2.19 v _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.42    0.00    2.19 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47    2.66 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.34    0.00    2.66 v vss_p_o[9] (out)
                                  2.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.66   data arrival time
-----------------------------------------------------------------------------
                                 12.41   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.07    0.36    0.88    1.51 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.36    0.00    1.51 v _385_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.07    0.62    0.45    1.96 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _129_ (net)
                  0.62    0.00    1.96 ^ _415_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.36    0.27    2.23 v _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  0.36    0.00    2.23 v output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.46    2.69 v output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.36    0.00    2.69 v en_vcm_sw_o (out)
                                  2.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.69   data arrival time
-----------------------------------------------------------------------------
                                 12.44   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.58    0.97    1.59 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.58    0.00    1.59 v _314_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.48    0.42    2.01 ^ _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.48    0.00    2.01 ^ _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.33    0.23    2.25 v _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.33    0.00    2.25 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.45    2.70 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.34    0.00    2.70 v vss_p_o[6] (out)
                                  2.70   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.70   data arrival time
-----------------------------------------------------------------------------
                                 12.45   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.68    1.15    1.77 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.68    0.00    1.77 ^ _257_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.44    0.44    2.21 v _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  0.44    0.00    2.21 v output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.37    0.49    2.70 v output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.37    0.00    2.71 v vss_n_o[1] (out)
                                  2.71   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                 12.46   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.77    1.20    1.82 ^ _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.77    0.00    1.82 ^ _262_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.03    0.40    0.41    2.24 v _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  0.40    0.00    2.24 v output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.36    0.47    2.71 v output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.36    0.00    2.72 v vss_n_o[3] (out)
                                  2.72   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                 12.47   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.65    1.01    1.64 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.65    0.00    1.64 v _313_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    0.73    0.58    2.22 ^ _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  0.73    0.00    2.22 ^ output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.50    2.72 ^ output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.35    0.00    2.72 ^ vref_z_n_o[6] (out)
                                  2.72   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                 12.47   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.52    0.93    1.55 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.52    0.00    1.55 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.43    0.35    1.90 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.43    0.00    1.91 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.42    0.38    2.29 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  0.42    0.00    2.29 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47    2.76 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.34    0.00    2.76 v vref_z_p_o[10] (out)
                                  2.76   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                 12.51   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.35    0.83    1.45 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.35    0.00    1.45 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.30    0.25    1.70 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.30    0.00    1.70 ^ _334_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.01    0.15    0.26    1.95 ^ _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.15    0.00    1.95 ^ _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.41    0.36    2.31 ^ _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.41    0.00    2.31 ^ output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    2.76 ^ output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.34    0.00    2.76 ^ vref_z_n_o[10] (out)
                                  2.76   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                 12.51   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.07    0.36    0.88    1.51 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.36    0.00    1.51 v _245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.50    0.33    1.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.50    0.00    1.84 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.41    0.50    2.34 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.41    0.00    2.34 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.37    0.46    2.80 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.37    0.00    2.80 ^ vcm_dummy_o (out)
                                  2.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.80   data arrival time
-----------------------------------------------------------------------------
                                 12.55   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.33    0.86    1.48 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.33    0.00    1.48 v _263_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.03    0.50    0.36    1.85 ^ _263_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _058_ (net)
                  0.50    0.00    1.85 ^ _401_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.19    0.12    1.97 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.19    0.00    1.97 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.36    0.37    2.34 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.36    0.00    2.34 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.31    0.46    2.80 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.31    0.00    2.80 v clk_data (out)
                                  2.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.80   data arrival time
-----------------------------------------------------------------------------
                                 12.55   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.52    0.93    1.55 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.52    0.00    1.55 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.43    0.35    1.90 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.43    0.00    1.91 ^ _336_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.04    0.48    0.43    2.33 v _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  0.48    0.00    2.33 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48    2.82 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.34    0.00    2.82 v vss_p_o[10] (out)
                                  2.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.82   data arrival time
-----------------------------------------------------------------------------
                                 12.57   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.41    0.86    1.48 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.41    0.00    1.48 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.31    0.26    1.74 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.31    0.00    1.74 ^ _317_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.13    0.24    1.98 ^ _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.13    0.00    1.98 ^ _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.55    0.44    2.42 ^ _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.55    0.00    2.42 ^ output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47    2.89 ^ output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.34    0.00    2.89 ^ vref_z_n_o[7] (out)
                                  2.89   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                 12.64   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.52    0.93    1.55 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.52    0.00    1.55 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.43    0.35    1.90 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.43    0.00    1.91 ^ _328_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.18    0.27    2.18 ^ _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.18    0.00    2.18 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.38    0.35    2.53 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.38    0.00    2.53 ^ output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.34    0.44    2.97 ^ output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.34    0.00    2.97 ^ vref_z_n_o[9] (out)
                                  2.97   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                 12.72   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24    0.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.62 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.55    0.95    1.57 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.55    0.00    1.57 v _321_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.37    0.32    1.88 ^ _321_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _093_ (net)
                  0.37    0.00    1.88 ^ _322_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.13    0.24    2.12 ^ _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.13    0.00    2.12 ^ _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.48    0.40    2.52 ^ _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.48    0.00    2.52 ^ output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.46    2.98 ^ output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.34    0.00    2.98 ^ vref_z_n_o[8] (out)
                                  2.98   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.98   data arrival time
-----------------------------------------------------------------------------
                                 12.73   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.27    0.90    1.52 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.27    0.00    1.52 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.39    0.45    1.97 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.39    0.00    1.97 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.39    0.47    2.44 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.39    0.00    2.44 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.27    0.21    2.66 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.27    0.00    2.66 v output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.43    3.09 v output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.34    0.00    3.09 v vcm_o[3] (out)
                                  3.09   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                 12.84   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25    0.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.62 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.41    0.86    1.49 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.41    0.00    1.49 v _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.55    0.41    1.90 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.55    0.00    1.90 ^ _293_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.13    0.25    2.15 ^ _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.13    0.00    2.15 ^ _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.60    0.47    2.61 ^ _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  0.60    0.00    2.61 ^ output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48    3.09 ^ output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.34    0.00    3.09 ^ vref_z_n_o[1] (out)
                                  3.09   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                 12.84   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.63 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.65    1.01    1.64 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.65    0.00    1.64 v _319_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.02    0.63    0.56    2.20 ^ _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.63    0.00    2.20 ^ _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.04    0.63    0.43    2.63 v _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  0.64    0.00    2.63 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.52    3.15 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.35    0.00    3.15 v vss_p_o[7] (out)
                                  3.15   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -3.15   data arrival time
-----------------------------------------------------------------------------
                                 12.90   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.62 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.24    0.75    1.38 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.24    0.00    1.38 v _393_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.04    0.49    0.66    2.04 v _393_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _135_ (net)
                  0.49    0.00    2.04 v _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01    0.19    0.45    2.49 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.19    0.00    2.49 v _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.27    2.76 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.21    0.00    2.76 v output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.37    0.43    3.20 v output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.37    0.00    3.20 v offset_cal_cycle (out)
                                  3.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                 12.95   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.19    0.08   10.08 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.19    0.00   10.08 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.04    0.74    0.55   10.63 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  0.74    0.00   10.63 ^ _405_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01    0.28    0.39   11.02 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.28    0.00   11.02 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.31    0.33   11.35 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.31    0.00   11.35 ^ output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.37    0.44   11.79 ^ output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.37    0.00   11.80 ^ en_offset_cal_o (out)
                                 11.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                -11.80   data arrival time
-----------------------------------------------------------------------------
                                 21.55   slack (MET)



worst slack corner Typical: 0.8184
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Fastest Corner ===================================

Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.04    0.07    0.04   25.04 v clk (in)
                                         clk (net)
                  0.07    0.00   25.04 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.19   25.23 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   25.23 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.07    0.18   25.41 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   25.41 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.18    0.11   25.52 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.18    0.00   25.52 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    0.92    0.67   26.20 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  0.92    0.00   26.20 ^ en_comp (out)
                                 26.20   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -26.20   data arrival time
-----------------------------------------------------------------------------
                                 13.55   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.27    0.36   11.22 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.27    0.00   11.22 ^ _319_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.02    0.45    0.29   11.51 v _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.45    0.00   11.51 v _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.04    0.52    0.46   11.97 ^ _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  0.52    0.00   11.97 ^ output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.37   12.34 ^ output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.22    0.00   12.34 ^ vss_p_o[7] (out)
                                 12.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.34   data arrival time
-----------------------------------------------------------------------------
                                 27.41   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.27    0.20   11.07 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.27    0.00   11.07 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.35   11.42 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.25    0.00   11.42 v _262_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.03    1.00    0.37   11.78 ^ _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  1.00    0.00   11.78 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.24    0.44   12.22 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.24    0.00   12.22 ^ vss_n_o[3] (out)
                                 12.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.22   data arrival time
-----------------------------------------------------------------------------
                                 27.53   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.27    0.20   11.07 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.27    0.00   11.07 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.35   11.42 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.25    0.00   11.42 v _257_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.69    0.39   11.80 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  0.69    0.00   11.81 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.24    0.40   12.21 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.24    0.00   12.21 ^ vss_n_o[1] (out)
                                 12.21   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.21   data arrival time
-----------------------------------------------------------------------------
                                 27.54   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    0.70    0.50   11.12 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.70    0.00   11.12 ^ _355_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.25    0.13   11.26 v _355_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _116_ (net)
                  0.25    0.00   11.26 v _356_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.43    0.34   11.60 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.43    0.00   11.60 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.25    0.20   11.80 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.25    0.00   11.80 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   12.13 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.22    0.00   12.13 v vref_z_p_o[5] (out)
                                 12.13   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.13   data arrival time
-----------------------------------------------------------------------------
                                 27.62   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    0.70    0.50   11.12 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.70    0.00   11.12 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.26    0.14   11.27 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _095_ (net)
                  0.26    0.00   11.27 v _365_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.36    0.30   11.57 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _123_ (net)
                  0.36    0.00   11.57 ^ _366_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.26    0.22   11.79 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.26    0.00   11.79 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   12.12 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.22    0.00   12.12 v vref_z_p_o[8] (out)
                                 12.12   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                 27.63   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.27    0.20   11.07 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.27    0.00   11.07 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.35   11.42 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.25    0.00   11.42 v _253_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.48    0.31   11.72 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  0.48    0.00   11.72 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.25    0.37   12.10 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.25    0.00   12.10 ^ vss_n_o[0] (out)
                                 12.10   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.10   data arrival time
-----------------------------------------------------------------------------
                                 27.65   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    0.70    0.50   11.12 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.70    0.00   11.12 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.11   11.23 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _119_ (net)
                  0.23    0.00   11.23 v _360_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.39    0.31   11.55 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _120_ (net)
                  0.39    0.00   11.55 ^ _361_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.26    0.21   11.76 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.26    0.00   11.76 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   12.09 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.22    0.00   12.09 v vref_z_p_o[6] (out)
                                 12.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.09   data arrival time
-----------------------------------------------------------------------------
                                 27.66   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.31    0.20   11.07 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.31    0.00   11.07 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.29    0.39   11.45 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.00   11.46 v _378_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.02    0.36    0.29   11.74 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  0.36    0.00   11.74 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.34   12.08 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.23    0.00   12.08 ^ vcm_o[4] (out)
                                 12.08   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.08   data arrival time
-----------------------------------------------------------------------------
                                 27.67   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.27    0.20   11.07 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.27    0.00   11.07 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.35   11.42 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.25    0.00   11.42 v _270_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.47    0.30   11.72 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  0.47    0.00   11.72 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.23    0.36   12.08 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.23    0.00   12.08 ^ vss_n_o[5] (out)
                                 12.08   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.08   data arrival time
-----------------------------------------------------------------------------
                                 27.67   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.27    0.20   11.07 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.27    0.00   11.07 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.35   11.42 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.25    0.00   11.42 v _260_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.03    0.54    0.27   11.69 ^ _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  0.54    0.00   11.69 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.24    0.38   12.07 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.24    0.00   12.07 ^ vss_n_o[2] (out)
                                 12.07   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.07   data arrival time
-----------------------------------------------------------------------------
                                 27.68   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.27    0.20   11.07 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.27    0.00   11.07 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.35   11.42 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.25    0.00   11.42 v _266_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.45    0.29   11.71 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  0.45    0.00   11.71 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.36   12.07 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.22    0.00   12.07 ^ vss_n_o[4] (out)
                                 12.07   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.07   data arrival time
-----------------------------------------------------------------------------
                                 27.68   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.27    0.20   11.07 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.27    0.00   11.07 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.35   11.42 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.25    0.00   11.42 v _277_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.45    0.29   11.71 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  0.45    0.00   11.71 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.36   12.07 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.22    0.00   12.07 ^ vss_n_o[7] (out)
                                 12.07   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.07   data arrival time
-----------------------------------------------------------------------------
                                 27.68   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.31    0.20   11.07 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.31    0.00   11.07 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.29    0.39   11.45 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.00   11.46 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.34    0.27   11.72 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.34    0.00   11.73 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.34   12.06 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.22    0.00   12.06 ^ vcm_o[6] (out)
                                 12.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                 27.69   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.14    0.08   10.08 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.14    0.00   10.08 v input16/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.13    0.19   10.27 v input16/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net16 (net)
                  0.13    0.00   10.27 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.03    0.32    0.56   10.84 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.32    0.00   10.84 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.10    0.31   11.14 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.10    0.00   11.14 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.29    0.29   11.43 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.29    0.00   11.44 v _326_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.34    0.29   11.72 ^ _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.34    0.00   11.72 ^ output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.34   12.06 ^ output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.22    0.00   12.06 ^ vss_p_o[8] (out)
                                 12.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                 27.69   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.31    0.20   11.07 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.31    0.00   11.07 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.29    0.39   11.45 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.00   11.46 v _379_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.33    0.26   11.72 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.33    0.00   11.72 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.33   12.06 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.23    0.00   12.06 ^ vcm_o[5] (out)
                                 12.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                 27.69   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.31    0.20   11.07 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.31    0.00   11.07 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.29    0.39   11.45 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.01   11.46 v _383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.31    0.26   11.72 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.31    0.00   11.72 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.34   12.06 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.24    0.00   12.06 ^ vcm_o[9] (out)
                                 12.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                 27.69   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.31    0.20   11.07 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.31    0.00   11.07 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.29    0.39   11.45 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.00   11.46 v _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.32    0.26   11.72 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.32    0.00   11.72 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.33   12.05 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.22    0.00   12.05 ^ vcm_o[3] (out)
                                 12.05   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                 27.70   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.27    0.36   11.22 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.27    0.00   11.22 ^ _314_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.36    0.23   11.45 v _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.36    0.00   11.45 v _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.29    0.27   11.72 ^ _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.29    0.00   11.72 ^ output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   12.05 ^ output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.22    0.00   12.05 ^ vss_p_o[6] (out)
                                 12.05   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                 27.70   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.27    0.36   11.22 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.27    0.00   11.22 ^ _305_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.27    0.20   11.42 v _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.27    0.00   11.42 v _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.33    0.28   11.70 ^ _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.33    0.00   11.70 ^ output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   12.04 ^ output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.22    0.00   12.04 ^ vss_p_o[3] (out)
                                 12.04   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.04   data arrival time
-----------------------------------------------------------------------------
                                 27.71   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.31    0.20   11.07 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.31    0.00   11.07 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.29    0.39   11.45 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.00   11.46 v _376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.30    0.25   11.71 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.30    0.00   11.71 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.33   12.03 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.22    0.00   12.03 ^ vcm_o[2] (out)
                                 12.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.03   data arrival time
-----------------------------------------------------------------------------
                                 27.72   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.31    0.20   11.07 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.31    0.00   11.07 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.29    0.39   11.45 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.00   11.46 v _375_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.30    0.25   11.70 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.30    0.00   11.71 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.33   12.03 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.23    0.00   12.03 ^ vcm_o[1] (out)
                                 12.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.03   data arrival time
-----------------------------------------------------------------------------
                                 27.72   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.27    0.20   11.07 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.27    0.00   11.07 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.35   11.42 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.25    0.00   11.42 v _274_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.38    0.26   11.68 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  0.38    0.00   11.68 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.34   12.02 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.22    0.00   12.02 ^ vss_n_o[6] (out)
                                 12.02   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.02   data arrival time
-----------------------------------------------------------------------------
                                 27.73   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.27    0.20   11.07 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.27    0.00   11.07 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    0.65    0.29   11.36 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  0.65    0.00   11.36 ^ _371_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.39    0.30   11.66 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  0.39    0.00   11.66 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.36   12.02 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.22    0.00   12.02 v vref_z_p_o[10] (out)
                                 12.02   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.02   data arrival time
-----------------------------------------------------------------------------
                                 27.73   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.31    0.20   11.07 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.31    0.00   11.07 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.29    0.39   11.45 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.00   11.46 v _374_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.23   11.69 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.29    0.00   11.69 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.33   12.02 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.23    0.00   12.02 ^ vcm_o[0] (out)
                                 12.02   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.02   data arrival time
-----------------------------------------------------------------------------
                                 27.73   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    0.70    0.50   11.12 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.70    0.00   11.12 ^ _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.22    0.10   11.22 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _121_ (net)
                  0.22    0.00   11.22 v _363_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.32    0.27   11.49 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.32    0.00   11.49 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.24    0.20   11.69 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.24    0.00   11.69 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   12.01 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.22    0.00   12.01 v vref_z_p_o[7] (out)
                                 12.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 27.74   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.27    0.36   11.22 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.27    0.00   11.22 ^ _308_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.26    0.18   11.40 v _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.26    0.00   11.40 v _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.31    0.27   11.66 ^ _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.31    0.00   11.66 ^ output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   12.00 ^ output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.22    0.00   12.00 ^ vss_p_o[4] (out)
                                 12.00   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.00   data arrival time
-----------------------------------------------------------------------------
                                 27.75   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.31    0.20   11.07 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.31    0.00   11.07 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.29    0.39   11.45 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.00   11.46 v _381_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.25    0.22   11.68 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.25    0.00   11.68 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.32   12.00 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.23    0.00   12.00 ^ vcm_o[7] (out)
                                 12.00   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.00   data arrival time
-----------------------------------------------------------------------------
                                 27.75   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.27    0.20   11.07 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.27    0.00   11.07 v _336_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.04    0.75    0.52   11.59 ^ _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  0.75    0.00   11.59 ^ output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.23    0.40   12.00 ^ output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.23    0.00   12.00 ^ vss_p_o[10] (out)
                                 12.00   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.00   data arrival time
-----------------------------------------------------------------------------
                                 27.75   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.31    0.20   11.07 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.31    0.00   11.07 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.29    0.39   11.45 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.01   11.46 v _382_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.24    0.21   11.67 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.24    0.00   11.67 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.32   11.99 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.24    0.00   12.00 ^ vcm_o[8] (out)
                                 12.00   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.00   data arrival time
-----------------------------------------------------------------------------
                                 27.75   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    0.70    0.50   11.12 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.70    0.00   11.12 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.24    0.13   11.25 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.24    0.00   11.25 v _337_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.32    0.27   11.52 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.32    0.00   11.52 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.19    0.14   11.67 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.19    0.00   11.67 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.31   11.98 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.22    0.00   11.98 v vref_z_p_o[0] (out)
                                 11.98   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.98   data arrival time
-----------------------------------------------------------------------------
                                 27.77   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.27    0.36   11.22 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.27    0.00   11.22 ^ _301_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.25    0.18   11.40 v _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.25    0.00   11.40 v _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.27    0.24   11.65 ^ _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.27    0.00   11.65 ^ output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.97 ^ output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.22    0.00   11.97 ^ vss_p_o[2] (out)
                                 11.97   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.97   data arrival time
-----------------------------------------------------------------------------
                                 27.78   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.27    0.36   11.22 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.27    0.00   11.22 ^ _311_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.28    0.21   11.43 v _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.28    0.00   11.43 v _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.24    0.22   11.65 ^ _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.24    0.00   11.65 ^ output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.97 ^ output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.22    0.00   11.97 ^ vss_p_o[5] (out)
                                 11.97   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.97   data arrival time
-----------------------------------------------------------------------------
                                 27.78   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    0.70    0.50   11.12 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.70    0.00   11.12 ^ _351_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.20    0.08   11.21 v _351_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _113_ (net)
                  0.20    0.00   11.21 v _352_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.32    0.26   11.47 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.32    0.00   11.47 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.22    0.17   11.64 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.22    0.00   11.64 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.96 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.22    0.00   11.97 v vref_z_p_o[4] (out)
                                 11.97   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.97   data arrival time
-----------------------------------------------------------------------------
                                 27.78   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.27    0.20   11.07 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.27    0.00   11.07 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.35   11.42 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.25    0.00   11.42 v _283_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.26    0.21   11.63 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.26    0.00   11.63 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.95 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.22    0.00   11.95 ^ vss_n_o[9] (out)
                                 11.95   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.95   data arrival time
-----------------------------------------------------------------------------
                                 27.80   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.27    0.36   11.22 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.27    0.00   11.22 ^ _296_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.22    0.18   11.41 v _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.22    0.00   11.41 v _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.21   11.61 ^ _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.23    0.00   11.61 ^ output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.25    0.33   11.94 ^ output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.25    0.00   11.95 ^ vss_p_o[1] (out)
                                 11.95   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.95   data arrival time
-----------------------------------------------------------------------------
                                 27.80   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.27    0.20   11.07 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.27    0.00   11.07 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.35   11.42 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.25    0.00   11.42 v _280_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.23    0.20   11.62 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.23    0.00   11.62 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.23    0.32   11.93 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.23    0.00   11.94 ^ vss_n_o[8] (out)
                                 11.94   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.94   data arrival time
-----------------------------------------------------------------------------
                                 27.81   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.27    0.36   11.22 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.27    0.00   11.22 ^ _291_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.22    0.18   11.40 v _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.22    0.00   11.40 v _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.25    0.21   11.61 ^ _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.25    0.00   11.61 ^ output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.32   11.93 ^ output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.23    0.00   11.93 ^ vss_p_o[0] (out)
                                 11.93   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.93   data arrival time
-----------------------------------------------------------------------------
                                 27.82   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.07   10.07 ^ vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.14    0.00   10.07 ^ input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.24   10.31 ^ input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.23    0.00   10.31 ^ _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.25    0.28   10.60 ^ _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.25    0.00   10.60 ^ _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.19    0.16   10.76 v _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.19    0.00   10.76 v _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.33    0.26   11.02 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.33    0.00   11.03 ^ _348_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.20    0.16   11.19 v _348_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _111_ (net)
                  0.20    0.00   11.19 v _350_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.48    0.32   11.51 ^ _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.48    0.00   11.51 ^ output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.23    0.36   11.87 ^ output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.23    0.00   11.88 ^ vref_z_p_o[3] (out)
                                 11.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.88   data arrival time
-----------------------------------------------------------------------------
                                 27.87   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    0.70    0.50   11.12 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.70    0.00   11.12 ^ _341_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.22    0.10   11.22 v _341_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _106_ (net)
                  0.22    0.00   11.22 v _342_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.16    0.16   11.38 ^ _342_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _107_ (net)
                  0.16    0.00   11.38 ^ _344_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.21    0.17   11.56 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.21    0.00   11.56 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.87 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.22    0.00   11.87 v vref_z_p_o[1] (out)
                                 11.87   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.87   data arrival time
-----------------------------------------------------------------------------
                                 27.88   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.27    0.20   11.07 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.27    0.00   11.07 v _368_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.30    0.24   11.31 ^ _368_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _125_ (net)
                  0.30    0.00   11.31 ^ _370_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.02    0.27    0.22   11.53 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.27    0.00   11.53 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   11.86 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.22    0.00   11.86 v vref_z_p_o[9] (out)
                                 11.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.86   data arrival time
-----------------------------------------------------------------------------
                                 27.89   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.07   10.07 ^ vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.14    0.00   10.07 ^ input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.24   10.31 ^ input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.23    0.00   10.31 ^ _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.25    0.28   10.60 ^ _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.25    0.00   10.60 ^ _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.19    0.16   10.76 v _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.19    0.00   10.76 v _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.33    0.26   11.02 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.33    0.00   11.03 ^ _345_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.19    0.16   11.18 v _345_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _109_ (net)
                  0.19    0.00   11.18 v _347_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.45    0.30   11.49 ^ _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.45    0.00   11.49 ^ output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.36   11.84 ^ output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.22    0.00   11.84 ^ vref_z_p_o[2] (out)
                                 11.84   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.84   data arrival time
-----------------------------------------------------------------------------
                                 27.91   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.14    0.08   10.08 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.14    0.00   10.08 v input16/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.13    0.19   10.27 v input16/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net16 (net)
                  0.13    0.00   10.27 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.03    0.32    0.56   10.84 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.32    0.00   10.84 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.10    0.31   11.14 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.10    0.00   11.14 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.29    0.29   11.43 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.29    0.00   11.44 v output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.34   11.77 v output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.22    0.00   11.77 v vref_z_n_o[8] (out)
                                 11.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.77   data arrival time
-----------------------------------------------------------------------------
                                 27.98   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.09    0.05   10.05 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.09    0.00   10.05 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.20   10.25 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.16    0.00   10.25 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.19    0.35   10.60 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.19    0.00   10.60 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.12    0.29   10.90 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.12    0.00   10.90 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.23    0.26   11.15 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.23    0.00   11.15 v _332_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.36    0.28   11.43 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.36    0.00   11.43 ^ output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.34   11.77 ^ output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.22    0.00   11.77 ^ vss_p_o[9] (out)
                                 11.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.77   data arrival time
-----------------------------------------------------------------------------
                                 27.98   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.27    0.20   11.07 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.27    0.00   11.07 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    0.65    0.29   11.36 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  0.65    0.00   11.36 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.23    0.39   11.75 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.23    0.00   11.75 ^ vss_n_o[10] (out)
                                 11.75   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.75   data arrival time
-----------------------------------------------------------------------------
                                 28.00   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.31    0.20   11.07 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.31    0.00   11.07 v _384_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.02    0.40    0.31   11.38 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  0.40    0.00   11.38 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.36   11.74 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.24    0.00   11.74 ^ vcm_o[10] (out)
                                 11.74   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.74   data arrival time
-----------------------------------------------------------------------------
                                 28.01   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.37   10.88 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.88 ^ _405_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01    0.18    0.28   11.16 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.18    0.00   11.16 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.24   11.40 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.21    0.00   11.40 ^ output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.32   11.72 ^ output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.24    0.00   11.72 ^ en_offset_cal_o (out)
                                 11.72   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.72   data arrival time
-----------------------------------------------------------------------------
                                 28.03   slack (MET)


Startpoint: vcm_o_i[7] (input port clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.09    0.05   10.05 v vcm_o_i[7] (in)
                                         vcm_o_i[7] (net)
                  0.09    0.00   10.05 v input15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.12    0.17   10.22 v input15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net15 (net)
                  0.12    0.00   10.22 v _276_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.02    0.26    0.51   10.73 v _276_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _068_ (net)
                  0.26    0.00   10.73 v _317_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.10    0.29   11.02 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.10    0.00   11.02 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.34    0.32   11.34 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.34    0.00   11.34 v output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.35   11.69 v output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.22    0.00   11.69 v vref_z_n_o[7] (out)
                                 11.69   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.69   data arrival time
-----------------------------------------------------------------------------
                                 28.06   slack (MET)


Startpoint: en_vcm_sw_o_i (input port clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.02    0.21    0.12   10.12 ^ en_vcm_sw_o_i (in)
                                         en_vcm_sw_o_i (net)
                  0.21    0.00   10.12 ^ input3/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.26    0.28   10.39 ^ input3/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net3 (net)
                  0.26    0.00   10.39 ^ _403_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.05    0.52    0.40   10.79 v _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _143_ (net)
                  0.52    0.00   10.80 v _404_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.03    0.59    0.49   11.29 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  0.59    0.00   11.29 ^ output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.23    0.38   11.67 ^ output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.23    0.00   11.67 ^ sample_o (out)
                                 11.67   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.67   data arrival time
-----------------------------------------------------------------------------
                                 28.08   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.28 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.28 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.19    0.34   10.62 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.19    0.00   10.62 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.25   10.86 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.86 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.27    0.36   11.22 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.27    0.00   11.22 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.33   11.55 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.24    0.00   11.55 ^ vcm_dummy_o (out)
                                 11.55   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.55   data arrival time
-----------------------------------------------------------------------------
                                 28.20   slack (MET)


Startpoint: vcm_o_i[1] (input port clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vcm_o_i[1] (in)
                                         vcm_o_i[1] (net)
                  0.11    0.00   10.06 v input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.21 v input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net9 (net)
                  0.09    0.00   10.21 v _256_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.19    0.33   10.54 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _054_ (net)
                  0.19    0.00   10.54 v _293_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.10    0.27   10.81 v _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.10    0.00   10.81 v _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.37    0.34   11.15 v _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  0.37    0.00   11.16 v output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.35   11.51 v output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.22    0.00   11.51 v vref_z_n_o[1] (out)
                                 11.51   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.51   data arrival time
-----------------------------------------------------------------------------
                                 28.24   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.09    0.05   10.05 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.09    0.00   10.05 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.20   10.25 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.16    0.00   10.25 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.19    0.35   10.60 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.19    0.00   10.60 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.12    0.29   10.90 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.12    0.00   10.90 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.23    0.26   11.15 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.23    0.00   11.15 v output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.23    0.33   11.48 v output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.23    0.00   11.48 v vref_z_n_o[9] (out)
                                 11.48   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.48   data arrival time
-----------------------------------------------------------------------------
                                 28.27   slack (MET)


Startpoint: vcm_o_i[6] (input port clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vcm_o_i[6] (in)
                                         vcm_o_i[6] (net)
                  0.08    0.00   10.04 v input14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.11    0.17   10.21 v input14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net14 (net)
                  0.11    0.00   10.21 v _272_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.03    0.79    0.52   10.73 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _065_ (net)
                  0.79    0.00   10.73 ^ _313_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    0.47    0.32   11.05 v _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  0.47    0.00   11.05 v output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.23    0.38   11.43 v output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.23    0.00   11.43 v vref_z_n_o[6] (out)
                                 11.43   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.43   data arrival time
-----------------------------------------------------------------------------
                                 28.32   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.12    0.06   10.06 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.12    0.00   10.06 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.04    0.49    0.40   10.46 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  0.49    0.00   10.46 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01    0.17    0.34   10.81 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.17    0.00   10.81 ^ _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.15    0.20   11.00 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.15    0.00   11.00 ^ output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.30   11.31 ^ output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.24    0.00   11.31 ^ offset_cal_cycle (out)
                                 11.31   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.31   data arrival time
-----------------------------------------------------------------------------
                                 28.44   slack (MET)


Startpoint: vcm_o_i[5] (input port clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.13    0.07   10.07 v vcm_o_i[5] (in)
                                         vcm_o_i[5] (net)
                  0.13    0.00   10.07 v input13/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.12    0.18   10.25 v input13/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net13 (net)
                  0.12    0.00   10.25 v _268_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.02    0.55    0.38   10.64 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _062_ (net)
                  0.55    0.00   10.64 ^ _310_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.43    0.29   10.92 v _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  0.43    0.00   10.92 v output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.37   11.29 v output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.22    0.00   11.29 v vref_z_n_o[5] (out)
                                 11.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.29   data arrival time
-----------------------------------------------------------------------------
                                 28.46   slack (MET)


Startpoint: vcm_o_i[0] (input port clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vcm_o_i[0] (in)
                                         vcm_o_i[0] (net)
                  0.10    0.00   10.05 v input7/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.10    0.16   10.22 v input7/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net7 (net)
                  0.10    0.00   10.22 v _249_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.47    0.32   10.54 ^ _249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _048_ (net)
                  0.47    0.00   10.54 ^ _286_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    0.44    0.32   10.86 v _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  0.44    0.00   10.86 v output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.37   11.23 v output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.22    0.00   11.23 v vref_z_n_o[0] (out)
                                 11.23   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.23   data arrival time
-----------------------------------------------------------------------------
                                 28.52   slack (MET)


Startpoint: vcm_o_i[10] (input port clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.13    0.07   10.07 v vcm_o_i[10] (in)
                                         vcm_o_i[10] (net)
                  0.13    0.00   10.07 v input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.12    0.18   10.25 v input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net8 (net)
                  0.12    0.00   10.25 v _334_/A2 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.01    0.14    0.37   10.62 v _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.14    0.00   10.62 v _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.25    0.27   10.90 v _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.25    0.00   10.90 v output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   11.22 v output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.22    0.00   11.22 v vref_z_n_o[10] (out)
                                 11.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.22   data arrival time
-----------------------------------------------------------------------------
                                 28.53   slack (MET)


Startpoint: vcm_o_i[2] (input port clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.17    0.09   10.09 ^ vcm_o_i[2] (in)
                                         vcm_o_i[2] (net)
                  0.17    0.00   10.09 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.25    0.26   10.36 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net10 (net)
                  0.25    0.00   10.36 ^ _298_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.24    0.17   10.52 v _298_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _082_ (net)
                  0.24    0.00   10.52 v _299_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.43    0.34   10.86 ^ _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  0.43    0.00   10.86 ^ output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.35   11.22 ^ output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.22    0.00   11.22 ^ vref_z_n_o[2] (out)
                                 11.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.22   data arrival time
-----------------------------------------------------------------------------
                                 28.53   slack (MET)


Startpoint: vcm_o_i[4] (input port clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.06   10.06 v vcm_o_i[4] (in)
                                         vcm_o_i[4] (net)
                  0.10    0.00   10.06 v input12/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.12    0.18   10.24 v input12/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net12 (net)
                  0.12    0.00   10.24 v _264_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.02    0.54    0.37   10.61 ^ _264_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _059_ (net)
                  0.54    0.00   10.61 ^ _307_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.34    0.25   10.86 v _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.34    0.00   10.86 v output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.35   11.21 v output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.22    0.00   11.21 v vref_z_n_o[4] (out)
                                 11.21   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                 28.54   slack (MET)


Startpoint: vcm_o_i[3] (input port clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.06   10.06 v vcm_o_i[3] (in)
                                         vcm_o_i[3] (net)
                  0.10    0.00   10.06 v input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.17    0.21   10.27 v input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net11 (net)
                  0.17    0.00   10.27 v _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.41    0.29   10.56 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _085_ (net)
                  0.41    0.00   10.56 ^ _304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.36    0.24   10.81 v _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.36    0.00   10.81 v output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.35   11.16 v output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.22    0.00   11.16 v vref_z_n_o[3] (out)
                                 11.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 28.59   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.45 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.08    0.48    0.83    1.28 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  0.48    0.00    1.28 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.11    0.31    0.42    1.69 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.31    0.01    1.70 ^ _238_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.47    0.41    2.11 ^ _238_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _039_ (net)
                  0.47    0.00    2.11 ^ _239_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.07    0.42    0.38    2.49 ^ _239_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _040_ (net)
                  0.42    0.00    2.49 ^ _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.28    0.17    2.66 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.28    0.00    2.67 v output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.19    0.34    3.01 v output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.19    0.00    3.01 v data[5] (out)
                                  3.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.01   data arrival time
-----------------------------------------------------------------------------
                                 36.74   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.45 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.45 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.65    0.92    1.37 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.65    0.00    1.37 ^ _248_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.39    0.34    1.71 v _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _047_ (net)
                  0.39    0.00    1.71 v _407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.04    0.49    0.42    2.13 ^ _407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _145_ (net)
                  0.49    0.00    2.13 ^ _408_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.27    0.18    2.31 v _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _146_ (net)
                  0.27    0.00    2.31 v _415_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.42    0.32    2.63 ^ _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  0.42    0.00    2.63 ^ output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.35    2.98 ^ output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.23    0.00    2.99 ^ en_vcm_sw_o (out)
                                  2.99   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.99   data arrival time
-----------------------------------------------------------------------------
                                 36.76   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.07    0.39    0.77    1.23 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.39    0.00    1.23 ^ _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.04    0.26    0.23    1.46 v _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _140_ (net)
                  0.26    0.00    1.46 v _399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     7    0.08    0.51    0.38    1.84 ^ _399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _141_ (net)
                  0.51    0.00    1.85 ^ _401_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.19    0.12    1.96 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.19    0.00    1.96 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.24    0.28    2.24 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.24    0.00    2.24 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.20    0.33    2.57 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.20    0.00    2.58 v clk_data (out)
                                  2.58   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.58   data arrival time
-----------------------------------------------------------------------------
                                 37.17   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.18    0.45 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.45 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.61    1.06 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    1.06 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.32    1.38 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.26    0.00    1.38 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.34    1.72 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.26    0.00    1.72 ^ _223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.13    0.10    1.82 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _029_ (net)
                  0.13    0.00    1.82 v _224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.26    0.17    1.99 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.26    0.00    1.99 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.31    0.33    2.32 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.31    0.00    2.32 ^ data[0] (out)
                                  2.32   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.32   data arrival time
-----------------------------------------------------------------------------
                                 37.43   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.18    0.45 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.45 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.61    1.06 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    1.06 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.32    1.38 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.26    0.00    1.38 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.34    1.72 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.26    0.00    1.72 ^ _227_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.32    0.14    1.86 v _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.32    0.00    1.86 v output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.19    0.35    2.21 v output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.19    0.00    2.22 v data[1] (out)
                                  2.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.22   data arrival time
-----------------------------------------------------------------------------
                                 37.53   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.18    0.45 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.45 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.44    0.79    1.24 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.44    0.00    1.24 ^ _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.37    0.32    1.56 v _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.37    0.00    1.56 v _229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.18    0.20    1.76 ^ _229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _033_ (net)
                  0.18    0.00    1.76 ^ _230_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.20    0.12    1.88 v _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.20    0.00    1.88 v output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.19    0.31    2.19 v output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.19    0.00    2.19 v data[2] (out)
                                  2.19   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.19   data arrival time
-----------------------------------------------------------------------------
                                 37.56   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.18    0.45 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.45 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.61    1.06 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    1.06 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.32    1.38 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.26    0.00    1.38 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.34    1.72 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.26    0.00    1.72 ^ _233_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.25    0.11    1.83 v _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.25    0.00    1.83 v output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.19    0.33    2.16 v output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.19    0.00    2.16 v data[3] (out)
                                  2.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                 37.59   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.18    0.45 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.45 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.61    1.06 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    1.06 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.32    1.38 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.26    0.00    1.38 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.34    1.72 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.26    0.00    1.72 ^ _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.24    0.11    1.83 v _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.24    0.00    1.83 v output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.19    0.33    2.15 v output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.19    0.00    2.16 v data[4] (out)
                                  2.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                 37.59   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.18    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.39    0.34   10.44 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.39    0.00   10.44 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.24    0.21   10.65 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.24    0.00   10.65 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.51    0.38   11.03 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.51    0.00   11.03 ^ _494_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20   11.23 ^ _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.07    0.00   11.23 ^ _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.08    0.14   11.37 ^ _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.08    0.00   11.37 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.37   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.41 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                         -0.19   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                -11.37   data arrival time
-----------------------------------------------------------------------------
                                 38.60   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.18    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.39    0.34   10.44 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.39    0.00   10.44 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.24    0.21   10.65 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.24    0.00   10.65 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.51    0.38   11.03 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.51    0.00   11.03 ^ _429_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20   11.23 ^ _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.07    0.00   11.23 ^ _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   11.36 ^ _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.07    0.00   11.36 ^ _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.36   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.18   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                -11.36   data arrival time
-----------------------------------------------------------------------------
                                 38.61   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.18    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.39    0.34   10.44 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.39    0.00   10.44 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.24    0.21   10.65 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.24    0.00   10.65 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.51    0.38   11.03 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.51    0.00   11.03 ^ _506_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20   11.23 ^ _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.07    0.00   11.23 ^ _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   11.36 ^ _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.07    0.00   11.36 ^ _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.36   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.41 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                         -0.18   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                -11.36   data arrival time
-----------------------------------------------------------------------------
                                 38.61   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.18    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.39    0.34   10.44 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.39    0.00   10.44 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.24    0.21   10.65 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.24    0.00   10.65 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.51    0.38   11.03 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.51    0.00   11.03 ^ _420_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.22    0.12   11.15 v _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _155_ (net)
                  0.22    0.00   11.15 v _421_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.19    0.17   11.32 ^ _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.19    0.00   11.32 ^ _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.32   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.21   49.95   library setup time
                                 49.95   data required time
-----------------------------------------------------------------------------
                                 49.95   data required time
                                -11.32   data arrival time
-----------------------------------------------------------------------------
                                 38.62   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.18    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.39    0.34   10.44 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.39    0.00   10.44 ^ _484_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.33    0.20   10.64 v _484_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _200_ (net)
                  0.33    0.00   10.64 v _485_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.39    0.24   10.88 ^ _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.39    0.00   10.88 ^ _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.41 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                         -0.23   49.92   library setup time
                                 49.92   data required time
-----------------------------------------------------------------------------
                                 49.92   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.05   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.18    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.39    0.34   10.44 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.39    0.00   10.44 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.24    0.21   10.65 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.24    0.00   10.65 v _425_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.21    0.18   10.84 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.21    0.00   10.84 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.84   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.21   49.94   library setup time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -10.84   data arrival time
-----------------------------------------------------------------------------
                                 39.11   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.18    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.39    0.34   10.44 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.39    0.00   10.44 ^ _448_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.20   10.64 ^ _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.08    0.00   10.64 ^ _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.11    0.15   10.80 ^ _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.11    0.00   10.80 ^ _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.80   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.19   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                 39.16   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.18    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.39    0.34   10.44 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.39    0.00   10.44 ^ _453_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.10    0.22   10.66 ^ _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.10    0.00   10.66 ^ _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.09    0.14   10.80 ^ _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.09    0.00   10.80 ^ _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.80   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00   50.41 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                         -0.19   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                 39.17   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.18    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.39    0.34   10.44 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.39    0.00   10.44 ^ _489_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.21   10.65 ^ _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.08    0.00   10.65 ^ _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.10    0.15   10.79 ^ _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.10    0.00   10.79 ^ _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.79   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00   50.41 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                         -0.19   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                -10.79   data arrival time
-----------------------------------------------------------------------------
                                 39.17   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.18    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.39    0.34   10.44 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.39    0.00   10.44 ^ _436_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.21   10.65 ^ _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.08    0.00   10.65 ^ _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.08    0.14   10.79 ^ _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.08    0.00   10.79 ^ _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.79   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.41 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                         -0.19   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                -10.79   data arrival time
-----------------------------------------------------------------------------
                                 39.18   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.18    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.39    0.34   10.44 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.39    0.00   10.44 ^ _502_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.21   10.65 ^ _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.08    0.00   10.65 ^ _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   10.79 ^ _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.07    0.00   10.79 ^ _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.79   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.41 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                         -0.18   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                -10.79   data arrival time
-----------------------------------------------------------------------------
                                 39.19   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.18    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.39    0.34   10.44 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.39    0.00   10.44 ^ _442_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20   10.64 ^ _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.07    0.00   10.64 ^ _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   10.77 ^ _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.07    0.00   10.77 ^ _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.41 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                         -0.18   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                -10.77   data arrival time
-----------------------------------------------------------------------------
                                 39.20   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.50 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.40   10.91 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.91 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.91   data arrival time
-----------------------------------------------------------------------------
                                 39.32   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.50 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.40   10.91 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.91 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.91   data arrival time
-----------------------------------------------------------------------------
                                 39.32   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.50 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.40   10.91 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.91 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.91   data arrival time
-----------------------------------------------------------------------------
                                 39.32   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.50 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.40   10.91 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.91 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.91   data arrival time
-----------------------------------------------------------------------------
                                 39.32   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.50 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.40   10.91 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.91 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.41 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.91   data arrival time
-----------------------------------------------------------------------------
                                 39.33   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.50 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.40   10.91 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.91 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.41 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.08   50.24   library recovery time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -10.91   data arrival time
-----------------------------------------------------------------------------
                                 39.33   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.50 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.40   10.91 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.91 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.41 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.08   50.24   library recovery time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -10.91   data arrival time
-----------------------------------------------------------------------------
                                 39.33   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.50 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.40   10.91 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.91 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.41 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.91   data arrival time
-----------------------------------------------------------------------------
                                 39.33   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.50 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.40   10.91 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.91 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.41 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.91   data arrival time
-----------------------------------------------------------------------------
                                 39.33   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.50 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.40   10.91 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.91 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.41 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.91   data arrival time
-----------------------------------------------------------------------------
                                 39.33   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.42    0.38   10.88 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.42    0.00   10.89 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.89   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.41 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.06   50.22   library recovery time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -10.89   data arrival time
-----------------------------------------------------------------------------
                                 39.33   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.42    0.38   10.88 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.42    0.00   10.89 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.89   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.41 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.06   50.22   library recovery time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -10.89   data arrival time
-----------------------------------------------------------------------------
                                 39.33   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.42    0.38   10.88 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.42    0.00   10.89 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.89   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.41 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.06   50.22   library recovery time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -10.89   data arrival time
-----------------------------------------------------------------------------
                                 39.33   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.42    0.38   10.88 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.42    0.00   10.88 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.41 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.06   50.22   library recovery time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.33   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.42    0.38   10.88 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.42    0.00   10.88 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.41 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.06   50.22   library recovery time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.33   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.42    0.38   10.88 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.42    0.00   10.89 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.89   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.41 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.08   50.24   library recovery time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -10.89   data arrival time
-----------------------------------------------------------------------------
                                 39.35   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.42    0.38   10.88 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.42    0.00   10.88 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.41 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.08   50.24   library recovery time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.35   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.37   10.88 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.88 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00   50.41 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.35   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.37   10.88 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.88 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00   50.41 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.35   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.37   10.88 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.88 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.41 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.36   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.37   10.88 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.88 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00   50.41 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.09   50.25   library recovery time
                                 50.25   data required time
-----------------------------------------------------------------------------
                                 50.25   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.37   10.88 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.88 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00   50.41 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.09   50.25   library recovery time
                                 50.25   data required time
-----------------------------------------------------------------------------
                                 50.25   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.37   10.88 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.88 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00   50.41 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.09   50.25   library recovery time
                                 50.25   data required time
-----------------------------------------------------------------------------
                                 50.25   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.37   10.88 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.88 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00   50.41 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.09   50.25   library recovery time
                                 50.25   data required time
-----------------------------------------------------------------------------
                                 50.25   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.37   10.88 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.88 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00   50.41 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.09   50.25   library recovery time
                                 50.25   data required time
-----------------------------------------------------------------------------
                                 50.25   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.35    0.37   10.88 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.35    0.00   10.88 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00   50.41 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                          0.09   50.25   library recovery time
                                 50.25   data required time
-----------------------------------------------------------------------------
                                 50.25   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: start (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ start (in)
                                         start (net)
                  0.09    0.00   10.04 ^ input6/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.11    0.16   10.20 ^ input6/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net6 (net)
                  0.11    0.00   10.20 ^ _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.22    0.14   10.34 v _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _131_ (net)
                  0.22    0.00   10.34 v _389_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.23    0.19   10.53 ^ _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.23    0.00   10.53 ^ _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.53   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.41 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.16   clock uncertainty
                          0.00   50.16   clock reconvergence pessimism
                         -0.21   49.95   library setup time
                                 49.95   data required time
-----------------------------------------------------------------------------
                                 49.95   data required time
                                -10.53   data arrival time
-----------------------------------------------------------------------------
                                 39.41   slack (MET)


Startpoint: single_ended (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.10    0.05   10.05 ^ single_ended (in)
                                         single_ended (net)
                  0.10    0.00   10.05 ^ input5/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.13    0.18   10.23 ^ input5/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net5 (net)
                  0.13    0.00   10.23 ^ _496_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.17    0.10   10.32 v _496_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _209_ (net)
                  0.17    0.00   10.32 v _497_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.20    0.16   10.49 ^ _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.20    0.00   10.49 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.49   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.21   49.94   library setup time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -10.49   data arrival time
-----------------------------------------------------------------------------
                                 39.46   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.51   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.07   50.22   library recovery time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -10.51   data arrival time
-----------------------------------------------------------------------------
                                 39.72   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.51 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.51   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.07   50.22   library recovery time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -10.51   data arrival time
-----------------------------------------------------------------------------
                                 39.72   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.43    0.81    1.26 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.43    0.00    1.26 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.21    1.47 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.47 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.26    0.38    1.85 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.26    0.00    1.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.58    0.41    2.27 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.58    0.00    2.27 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.40    2.67 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.26    0.00    2.67 ^ _471_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.39    0.25    2.92 v _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.39    0.00    2.92 v _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.03    0.37    0.33    3.25 ^ _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.37    0.00    3.25 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.25   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00   50.41 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.03   50.18   clock reconvergence pessimism
                         -0.23   49.95   library setup time
                                 49.95   data required time
-----------------------------------------------------------------------------
                                 49.95   data required time
                                 -3.25   data arrival time
-----------------------------------------------------------------------------
                                 46.70   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.43    0.81    1.26 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.43    0.00    1.26 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.21    1.47 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.47 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.26    0.38    1.85 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.26    0.00    1.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.58    0.41    2.27 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.58    0.00    2.27 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.40    2.67 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.26    0.00    2.67 ^ _473_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.13    2.80 v _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.23    0.00    2.80 v _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.04    0.47    0.36    3.16 ^ _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.47    0.00    3.16 ^ _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.41 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.16   clock uncertainty
                          0.04   50.20   clock reconvergence pessimism
                         -0.25   49.95   library setup time
                                 49.95   data required time
-----------------------------------------------------------------------------
                                 49.95   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                 46.79   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.43    0.81    1.26 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.43    0.00    1.26 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.21    1.47 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.47 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.26    0.38    1.85 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.26    0.00    1.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.58    0.41    2.27 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.58    0.00    2.27 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.40    2.67 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.26    0.00    2.67 ^ _463_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.30    0.23    2.90 v _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.30    0.00    2.90 v _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.24    0.22    3.12 ^ _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.24    0.00    3.12 ^ _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.12   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00   50.41 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.03   50.18   clock reconvergence pessimism
                         -0.21   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                 -3.12   data arrival time
-----------------------------------------------------------------------------
                                 46.85   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.43    0.81    1.26 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.43    0.00    1.26 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.21    1.47 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.47 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.26    0.38    1.85 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.26    0.00    1.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.58    0.41    2.27 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.58    0.00    2.27 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.40    2.67 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.26    0.00    2.67 ^ _457_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.34    0.22    2.89 v _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.34    0.00    2.89 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.21    0.20    3.09 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.21    0.00    3.09 ^ _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00   50.41 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.03   50.18   clock reconvergence pessimism
                         -0.21   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                 46.88   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.43    0.81    1.26 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.43    0.00    1.26 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.21    1.47 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.47 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.26    0.38    1.85 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.26    0.00    1.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.58    0.41    2.27 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.58    0.00    2.27 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.40    2.67 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.26    0.00    2.67 ^ _475_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.29    0.21    2.88 v _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.29    0.00    2.88 v _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.19    0.18    3.06 ^ _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.19    0.00    3.06 ^ _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.41 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.16   clock uncertainty
                          0.04   50.20   clock reconvergence pessimism
                         -0.21   50.00   library setup time
                                 50.00   data required time
-----------------------------------------------------------------------------
                                 50.00   data required time
                                 -3.06   data arrival time
-----------------------------------------------------------------------------
                                 46.94   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.43    0.81    1.26 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.43    0.00    1.26 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.21    1.47 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.47 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.26    0.38    1.85 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.26    0.00    1.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.58    0.41    2.27 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.58    0.00    2.27 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.40    2.67 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.26    0.01    2.67 ^ _467_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.16    0.10    2.77 v _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.16    0.00    2.77 v _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.24    0.20    2.97 ^ _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.24    0.00    2.97 ^ _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.97   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00   50.41 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.16   clock uncertainty
                          0.03   50.18   clock reconvergence pessimism
                         -0.21   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                 47.00   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.43    0.81    1.26 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.43    0.00    1.26 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.21    1.47 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.47 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.26    0.38    1.85 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.26    0.00    1.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.58    0.41    2.27 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.58    0.00    2.27 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.40    2.67 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.26    0.01    2.67 ^ _461_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.24    0.18    2.85 v _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.24    0.00    2.85 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.14    0.13    2.99 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.14    0.00    2.99 ^ _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.99   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00   50.41 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.16   clock uncertainty
                          0.03   50.18   clock reconvergence pessimism
                         -0.20   49.98   library setup time
                                 49.98   data required time
-----------------------------------------------------------------------------
                                 49.98   data required time
                                 -2.99   data arrival time
-----------------------------------------------------------------------------
                                 47.00   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.43    0.81    1.26 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.43    0.00    1.26 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.21    1.47 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.47 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.26    0.38    1.85 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.26    0.00    1.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.58    0.41    2.27 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.58    0.00    2.27 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.40    2.67 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.26    0.00    2.67 ^ _469_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.28    0.18    2.85 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.28    0.00    2.85 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.16    0.15    2.99 ^ _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.16    0.00    2.99 ^ _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.99   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.41 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.16   clock uncertainty
                          0.04   50.20   clock reconvergence pessimism
                         -0.20   50.00   library setup time
                                 50.00   data required time
-----------------------------------------------------------------------------
                                 50.00   data required time
                                 -2.99   data arrival time
-----------------------------------------------------------------------------
                                 47.01   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.43    0.81    1.26 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.43    0.00    1.26 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.21    1.47 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.47 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.26    0.38    1.85 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.26    0.00    1.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.58    0.41    2.27 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.58    0.00    2.27 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.40    2.67 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.26    0.01    2.67 ^ _459_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.20    0.08    2.75 v _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.20    0.00    2.75 v _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.21    0.19    2.94 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.21    0.00    2.94 ^ _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.94   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00   50.41 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.03   50.18   clock reconvergence pessimism
                         -0.21   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                 47.03   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.43    0.81    1.26 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.43    0.00    1.26 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.21    1.47 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.47 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.26    0.38    1.85 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.26    0.00    1.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.58    0.41    2.27 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.58    0.00    2.27 ^ _477_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.40    0.30    2.57 v _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.40    0.00    2.57 v _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.31    0.28    2.85 ^ _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.31    0.00    2.85 ^ _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.85   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.41 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.16   clock uncertainty
                          0.04   50.20   clock reconvergence pessimism
                         -0.23   49.98   library setup time
                                 49.98   data required time
-----------------------------------------------------------------------------
                                 49.98   data required time
                                 -2.85   data arrival time
-----------------------------------------------------------------------------
                                 47.12   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.43    0.81    1.26 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.43    0.00    1.26 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.21    1.47 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.47 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.26    0.38    1.85 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.26    0.00    1.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.58    0.41    2.27 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.58    0.00    2.27 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.26    0.40    2.67 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.26    0.01    2.67 ^ _465_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.20    0.10    2.77 v _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.20    0.00    2.77 v _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.10    0.10    2.87 ^ _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.10    0.00    2.87 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.87   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.41 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.03   50.18   clock reconvergence pessimism
                         -0.19   49.99   library setup time
                                 49.99   data required time
-----------------------------------------------------------------------------
                                 49.99   data required time
                                 -2.87   data arrival time
-----------------------------------------------------------------------------
                                 47.13   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.45 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.08    0.48    0.83    1.28 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  0.48    0.00    1.28 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.11    0.31    0.42    1.69 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.31    0.01    1.70 ^ _392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.19    0.15    1.85 v _392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _134_ (net)
                  0.19    0.00    1.85 v _394_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.28    0.21    2.06 ^ _394_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _136_ (net)
                  0.28    0.00    2.07 ^ _397_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
     1    0.01    0.23    0.16    2.23 v _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
                                         _139_ (net)
                  0.23    0.00    2.23 v _400_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.01    0.43    0.30    2.53 ^ _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.43    0.00    2.53 ^ _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.53   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.41 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.16   clock uncertainty
                          0.03   50.18   clock reconvergence pessimism
                         -0.25   49.94   library setup time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                 47.41   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.43    0.81    1.26 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.43    0.00    1.26 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.21    1.47 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.47 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.26    0.38    1.85 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.26    0.00    1.85 v _479_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.21    0.19    2.05 ^ _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.21    0.00    2.05 ^ _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.05   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.03   50.18   clock reconvergence pessimism
                         -0.21   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                 47.92   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.27 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.18    0.45 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.45 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.43    0.81    1.26 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.43    0.00    1.26 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.21    1.47 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.47 v _385_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.06    0.43    0.35    1.82 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _129_ (net)
                  0.43    0.00    1.82 ^ _386_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.27    0.20    2.02 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.27    0.00    2.02 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.02   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.41 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.41 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.16   clock uncertainty
                          0.04   50.20   clock reconvergence pessimism
                         -0.14   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                 -2.02   data arrival time
-----------------------------------------------------------------------------
                                 48.04   slack (MET)



worst slack corner Fastest: 13.5512
======================= Slowest Corner ===================================

Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.04    0.19    0.10   25.10 v clk (in)
                                         clk (net)
                  0.19    0.00   25.10 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.53   25.64 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   25.64 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.50   26.14 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   26.14 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.52    0.33   26.47 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.52    0.00   26.47 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    2.35    1.75   28.21 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  2.35    0.00   28.22 ^ en_comp (out)
                                 28.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -28.22   data arrival time
-----------------------------------------------------------------------------
                                 11.53   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.71    0.99   13.50 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.71    0.00   13.50 ^ _319_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.02    1.27    0.89   14.38 v _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  1.27    0.00   14.39 v _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.04    1.36    1.23   15.62 ^ _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  1.36    0.00   15.62 ^ output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.98   16.60 ^ output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.59    0.00   16.60 ^ vss_p_o[7] (out)
                                 16.60   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -16.60   data arrival time
-----------------------------------------------------------------------------
                                 23.15   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    2.22    1.68   13.39 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.22    0.00   13.39 ^ _355_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.70    0.38   13.78 v _355_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _116_ (net)
                  0.70    0.00   13.78 v _356_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    1.25    1.04   14.81 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  1.25    0.00   14.81 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.70    0.59   15.41 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.70    0.00   15.41 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.61    0.93   16.33 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.61    0.00   16.34 v vref_z_p_o[5] (out)
                                 16.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -16.34   data arrival time
-----------------------------------------------------------------------------
                                 23.41   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    2.22    1.68   13.39 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.22    0.00   13.39 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.76    0.43   13.82 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _095_ (net)
                  0.76    0.00   13.82 v _365_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    1.05    0.92   14.74 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _123_ (net)
                  1.05    0.00   14.74 ^ _366_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.74    0.64   15.38 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.74    0.00   15.38 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.93   16.31 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.60    0.00   16.31 v vref_z_p_o[8] (out)
                                 16.31   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -16.31   data arrival time
-----------------------------------------------------------------------------
                                 23.44   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.77    0.60   13.10 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.77    0.00   13.10 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.68    0.99   14.10 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.68    0.00   14.10 v _262_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.03    3.09    0.98   15.08 ^ _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  3.09    0.00   15.08 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.65    1.19   16.27 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.65    0.00   16.27 ^ vss_n_o[3] (out)
                                 16.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -16.27   data arrival time
-----------------------------------------------------------------------------
                                 23.48   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.77    0.60   13.10 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.77    0.00   13.10 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.68    0.99   14.10 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.68    0.00   14.10 v _257_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    2.02    1.03   15.13 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  2.02    0.00   15.13 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.65    1.09   16.23 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.65    0.00   16.23 ^ vss_n_o[1] (out)
                                 16.23   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -16.23   data arrival time
-----------------------------------------------------------------------------
                                 23.52   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    2.22    1.68   13.39 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.22    0.00   13.39 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.66    0.32   13.72 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _119_ (net)
                  0.66    0.00   13.72 v _360_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    1.14    0.95   14.67 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _120_ (net)
                  1.14    0.00   14.67 ^ _361_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.72    0.63   15.30 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.72    0.00   15.30 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.93   16.23 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.60    0.00   16.23 v vref_z_p_o[6] (out)
                                 16.23   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -16.23   data arrival time
-----------------------------------------------------------------------------
                                 23.52   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    2.22    1.68   13.39 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.22    0.00   13.39 ^ _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.61    0.28   13.68 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _121_ (net)
                  0.61    0.00   13.68 v _363_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.93    0.82   14.50 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.93    0.00   14.50 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.67    0.59   15.08 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.67    0.00   15.09 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.91   16.00 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.60    0.00   16.00 v vref_z_p_o[7] (out)
                                 16.00   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -16.00   data arrival time
-----------------------------------------------------------------------------
                                 23.75   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.77    0.60   13.10 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.77    0.00   13.10 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.68    0.99   14.10 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.68    0.00   14.10 v _253_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    1.42    0.83   14.93 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  1.42    0.00   14.93 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.66    1.02   15.94 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.66    0.00   15.95 ^ vss_n_o[0] (out)
                                 15.95   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.95   data arrival time
-----------------------------------------------------------------------------
                                 23.80   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    2.22    1.68   13.39 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.22    0.00   13.39 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.76    0.43   13.82 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _095_ (net)
                  0.76    0.00   13.82 v _325_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.78    0.59   14.41 ^ _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.78    0.00   14.41 ^ _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.78    0.58   14.99 v _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.78    0.00   15.00 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.94   15.94 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.60    0.00   15.94 v vss_p_o[8] (out)
                                 15.94   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.94   data arrival time
-----------------------------------------------------------------------------
                                 23.81   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    2.22    1.68   13.39 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.22    0.00   13.39 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.71    0.38   13.77 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.71    0.00   13.77 v _337_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.94    0.84   14.61 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.94    0.00   14.61 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.50    0.43   15.04 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.50    0.00   15.04 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.87   15.91 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.60    0.00   15.91 v vref_z_p_o[0] (out)
                                 15.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.91   data arrival time
-----------------------------------------------------------------------------
                                 23.84   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.77    0.60   13.10 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.77    0.00   13.10 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.68    0.99   14.10 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.68    0.00   14.10 v _260_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.03    1.72    0.74   14.84 ^ _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  1.72    0.00   14.84 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.64    1.06   15.90 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.64    0.00   15.90 ^ vss_n_o[2] (out)
                                 15.90   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.90   data arrival time
-----------------------------------------------------------------------------
                                 23.85   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.85    0.60   13.10 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.85    0.00   13.10 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.75    1.04   14.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.75    0.00   14.14 v _378_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.02    1.05    0.83   14.97 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  1.05    0.00   14.97 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.59    0.93   15.90 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.59    0.00   15.90 ^ vcm_o[4] (out)
                                 15.90   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.90   data arrival time
-----------------------------------------------------------------------------
                                 23.85   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.77    0.60   13.10 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.77    0.00   13.10 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.68    0.99   14.10 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.68    0.00   14.10 v _270_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    1.37    0.81   14.91 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  1.37    0.00   14.91 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.60    0.99   15.90 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.60    0.00   15.90 ^ vss_n_o[5] (out)
                                 15.90   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.90   data arrival time
-----------------------------------------------------------------------------
                                 23.85   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.77    0.60   13.10 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.77    0.00   13.10 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.68    0.99   14.10 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.68    0.00   14.10 v _266_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    1.34    0.80   14.90 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  1.34    0.00   14.90 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.98   15.87 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.59    0.00   15.88 ^ vss_n_o[4] (out)
                                 15.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.88   data arrival time
-----------------------------------------------------------------------------
                                 23.87   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.77    0.60   13.10 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.77    0.00   13.10 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.68    0.99   14.10 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.68    0.00   14.10 v _277_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    1.34    0.80   14.90 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  1.34    0.00   14.90 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.98   15.87 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.59    0.00   15.87 ^ vss_n_o[7] (out)
                                 15.87   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.87   data arrival time
-----------------------------------------------------------------------------
                                 23.88   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    2.22    1.68   13.39 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.22    0.00   13.39 ^ _351_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.59    0.25   13.64 v _351_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _113_ (net)
                  0.59    0.00   13.64 v _352_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.93    0.81   14.44 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.93    0.00   14.44 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.61    0.51   14.96 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.61    0.00   14.96 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.90   15.86 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.60    0.00   15.86 v vref_z_p_o[4] (out)
                                 15.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.86   data arrival time
-----------------------------------------------------------------------------
                                 23.89   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.85    0.60   13.10 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.85    0.00   13.10 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.75    1.04   14.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.75    0.00   14.14 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.99    0.78   14.92 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.99    0.00   14.92 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.59    0.91   15.83 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.59    0.00   15.84 ^ vcm_o[6] (out)
                                 15.84   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.84   data arrival time
-----------------------------------------------------------------------------
                                 23.91   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.77    0.60   13.10 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.77    0.00   13.10 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    2.11    0.80   13.91 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  2.11    0.00   13.91 ^ _371_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    1.13    0.89   14.80 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  1.13    0.00   14.80 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.61    1.03   15.83 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.61    0.00   15.83 v vref_z_p_o[10] (out)
                                 15.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.83   data arrival time
-----------------------------------------------------------------------------
                                 23.92   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.85    0.60   13.10 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.85    0.00   13.10 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.75    1.04   14.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.75    0.00   14.14 v _379_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.96    0.77   14.91 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.96    0.00   14.91 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.60    0.91   15.82 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.60    0.00   15.83 ^ vcm_o[5] (out)
                                 15.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.83   data arrival time
-----------------------------------------------------------------------------
                                 23.92   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.71    0.99   13.50 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.71    0.00   13.50 ^ _314_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.98    0.70   14.20 v _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.98    0.00   14.20 v _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.77    0.75   14.95 ^ _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.77    0.00   14.95 ^ output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.87   15.83 ^ output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.58    0.00   15.83 ^ vss_p_o[6] (out)
                                 15.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.83   data arrival time
-----------------------------------------------------------------------------
                                 23.92   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.85    0.60   13.10 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.85    0.00   13.10 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.75    1.04   14.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.75    0.01   14.15 v _383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.91    0.74   14.89 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.91    0.00   14.89 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.64    0.93   15.81 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.64    0.00   15.82 ^ vcm_o[9] (out)
                                 15.82   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.82   data arrival time
-----------------------------------------------------------------------------
                                 23.93   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.85    0.60   13.10 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.85    0.00   13.10 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.75    1.04   14.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.75    0.00   14.14 v _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.95    0.76   14.90 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.95    0.00   14.90 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.59    0.90   15.81 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.59    0.00   15.81 ^ vcm_o[3] (out)
                                 15.81   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.81   data arrival time
-----------------------------------------------------------------------------
                                 23.94   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.71    0.99   13.50 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.71    0.00   13.50 ^ _305_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.75    0.61   14.11 v _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.75    0.00   14.11 v _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.87    0.78   14.89 ^ _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.87    0.00   14.89 ^ output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.90   15.79 ^ output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.58    0.00   15.79 ^ vss_p_o[3] (out)
                                 15.79   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.79   data arrival time
-----------------------------------------------------------------------------
                                 23.96   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.85    0.60   13.10 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.85    0.00   13.10 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.75    1.04   14.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.75    0.00   14.14 v _376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.88    0.72   14.86 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.88    0.00   14.86 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.59    0.89   15.75 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.59    0.00   15.76 ^ vcm_o[2] (out)
                                 15.76   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.76   data arrival time
-----------------------------------------------------------------------------
                                 23.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.77    0.60   13.10 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.77    0.00   13.10 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.68    0.99   14.10 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.68    0.00   14.10 v _274_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    1.12    0.71   14.81 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  1.12    0.00   14.81 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.94   15.75 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.59    0.00   15.76 ^ vss_n_o[6] (out)
                                 15.76   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.76   data arrival time
-----------------------------------------------------------------------------
                                 23.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.85    0.60   13.10 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.85    0.00   13.10 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.75    1.04   14.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.75    0.00   14.14 v _375_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.87    0.71   14.86 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.87    0.00   14.86 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.59    0.89   15.75 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.59    0.00   15.75 ^ vcm_o[1] (out)
                                 15.75   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.75   data arrival time
-----------------------------------------------------------------------------
                                 24.00   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.77    0.60   13.10 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.77    0.00   13.10 v _336_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.04    2.20    1.55   14.65 ^ _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  2.20    0.00   14.65 ^ output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    1.09   15.74 ^ output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.60    0.00   15.74 ^ vss_p_o[10] (out)
                                 15.74   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.74   data arrival time
-----------------------------------------------------------------------------
                                 24.01   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.85    0.60   13.10 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.85    0.00   13.10 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.75    1.04   14.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.75    0.00   14.14 v _374_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.84    0.67   14.82 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.84    0.00   14.82 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.59    0.89   15.70 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.59    0.00   15.71 ^ vcm_o[0] (out)
                                 15.71   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.71   data arrival time
-----------------------------------------------------------------------------
                                 24.04   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    2.22    1.68   13.39 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.22    0.00   13.39 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.71    0.38   13.77 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.71    0.00   13.77 v _291_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.78    0.59   14.37 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.78    0.00   14.37 ^ _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.67    0.41   14.78 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.67    0.00   14.78 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.62    0.92   15.70 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.62    0.00   15.70 v vss_p_o[0] (out)
                                 15.70   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.70   data arrival time
-----------------------------------------------------------------------------
                                 24.05   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.71    0.99   13.50 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.71    0.00   13.50 ^ _308_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.71    0.55   14.05 v _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.71    0.00   14.05 v _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.80    0.72   14.77 ^ _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.80    0.00   14.78 ^ output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.89   15.66 ^ output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.59    0.00   15.66 ^ vss_p_o[4] (out)
                                 15.66   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.66   data arrival time
-----------------------------------------------------------------------------
                                 24.09   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.85    0.60   13.10 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.85    0.00   13.10 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.75    1.04   14.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.75    0.01   14.15 v _381_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.62   14.77 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.74    0.00   14.77 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.60    0.87   15.64 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.60    0.00   15.64 ^ vcm_o[7] (out)
                                 15.64   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.64   data arrival time
-----------------------------------------------------------------------------
                                 24.11   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.85    0.60   13.10 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.85    0.00   13.10 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.75    1.04   14.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.75    0.01   14.15 v _382_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.71    0.60   14.75 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.71    0.00   14.75 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.62    0.88   15.63 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.62    0.00   15.63 ^ vcm_o[8] (out)
                                 15.63   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.63   data arrival time
-----------------------------------------------------------------------------
                                 24.12   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.71    0.99   13.50 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.71    0.00   13.50 ^ _311_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.79    0.64   14.14 v _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.79    0.00   14.14 v _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.65    0.61   14.76 ^ _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.65    0.00   14.76 ^ output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.85   15.61 ^ output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.59    0.00   15.61 ^ vss_p_o[5] (out)
                                 15.61   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.61   data arrival time
-----------------------------------------------------------------------------
                                 24.14   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.71    0.99   13.50 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.71    0.00   13.50 ^ _301_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.69    0.56   14.06 v _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.69    0.00   14.06 v _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.73    0.67   14.73 ^ _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.73    0.00   14.73 ^ output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.87   15.60 ^ output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.58    0.00   15.60 ^ vss_p_o[2] (out)
                                 15.60   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.60   data arrival time
-----------------------------------------------------------------------------
                                 24.15   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    2.22    1.68   13.39 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.22    0.00   13.39 ^ _341_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.61    0.29   13.68 v _341_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _106_ (net)
                  0.61    0.00   13.68 v _342_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.44    0.45   14.13 ^ _342_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _107_ (net)
                  0.44    0.00   14.13 ^ _344_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.61    0.55   14.68 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.61    0.00   14.68 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.90   15.57 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.60    0.00   15.57 v vref_z_p_o[1] (out)
                                 15.57   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.57   data arrival time
-----------------------------------------------------------------------------
                                 24.18   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.77    0.60   13.10 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.77    0.00   13.10 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.68    0.99   14.10 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.68    0.00   14.10 v _283_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.76    0.59   14.68 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.76    0.00   14.68 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.87   15.56 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.58    0.00   15.56 ^ vss_n_o[9] (out)
                                 15.56   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.56   data arrival time
-----------------------------------------------------------------------------
                                 24.19   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.71    0.99   13.50 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.71    0.00   13.50 ^ _296_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.64    0.57   14.07 v _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.64    0.00   14.07 v _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.62    0.58   14.65 ^ _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.62    0.00   14.65 ^ output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.64    0.88   15.53 ^ output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.64    0.00   15.54 ^ vss_p_o[1] (out)
                                 15.54   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.54   data arrival time
-----------------------------------------------------------------------------
                                 24.21   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.77    0.60   13.10 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.77    0.00   13.10 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.68    0.99   14.10 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.68    0.00   14.10 v _280_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.69    0.56   14.65 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.69    0.00   14.65 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.59    0.87   15.52 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.59    0.00   15.52 ^ vss_n_o[8] (out)
                                 15.52   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.52   data arrival time
-----------------------------------------------------------------------------
                                 24.23   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.77    0.60   13.10 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.77    0.00   13.10 v _368_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.92    0.74   13.84 ^ _368_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _125_ (net)
                  0.92    0.00   13.84 ^ _370_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.02    0.81    0.68   14.52 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.81    0.00   14.52 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.95   15.48 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.60    0.00   15.48 v vref_z_p_o[9] (out)
                                 15.48   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.48   data arrival time
-----------------------------------------------------------------------------
                                 24.27   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.77    0.60   13.10 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.77    0.00   13.10 v _348_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.89    0.71   13.81 ^ _348_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _111_ (net)
                  0.89    0.00   13.81 ^ _350_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.72    0.63   14.44 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.72    0.00   14.44 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.93   15.37 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.60    0.00   15.37 v vref_z_p_o[3] (out)
                                 15.37   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.37   data arrival time
-----------------------------------------------------------------------------
                                 24.38   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.77    0.60   13.10 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.77    0.00   13.10 v _345_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.82    0.67   13.77 ^ _345_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _109_ (net)
                  0.82    0.00   13.77 ^ _347_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.70    0.60   14.37 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.70    0.00   14.37 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.92   15.29 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.60    0.00   15.29 v vref_z_p_o[2] (out)
                                 15.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.29   data arrival time
-----------------------------------------------------------------------------
                                 24.46   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.34    0.19   10.19 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.34    0.00   10.19 v input16/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.36    0.53   10.72 v input16/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net16 (net)
                  0.36    0.00   10.72 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.03    0.90    1.81   12.53 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.90    0.00   12.53 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.29    0.94   13.47 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.29    0.00   13.47 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.78    0.80   14.27 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.78    0.00   14.27 v output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.94   15.21 v output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.60    0.00   15.21 v vref_z_n_o[8] (out)
                                 15.21   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.21   data arrival time
-----------------------------------------------------------------------------
                                 24.54   slack (MET)


Startpoint: vcm_o_i[7] (input port clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.22    0.11   10.11 v vcm_o_i[7] (in)
                                         vcm_o_i[7] (net)
                  0.22    0.00   10.11 v input15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.32    0.47   10.59 v input15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net15 (net)
                  0.32    0.00   10.59 v _276_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.02    0.75    1.66   12.25 v _276_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _068_ (net)
                  0.75    0.00   12.25 v _317_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.30    0.91   13.15 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.30    0.00   13.15 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.89    0.87   14.03 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.89    0.00   14.03 v output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.97   15.00 v output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.60    0.00   15.00 v vref_z_n_o[7] (out)
                                 15.00   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.00   data arrival time
-----------------------------------------------------------------------------
                                 24.75   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.24    0.12   10.12 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.24    0.00   10.12 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.43    0.55   10.68 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.43    0.00   10.68 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.54    1.06   11.74 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.54    0.00   11.74 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.34    0.90   12.64 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.34    0.00   12.64 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.62    0.71   13.35 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.62    0.00   13.35 v _332_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.93    0.74   14.09 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.93    0.00   14.09 ^ output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.91   15.00 ^ output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.59    0.00   15.00 ^ vss_p_o[9] (out)
                                 15.00   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.00   data arrival time
-----------------------------------------------------------------------------
                                 24.75   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.85    0.60   13.10 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.85    0.00   13.11 v _384_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.02    1.16    0.91   14.02 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  1.16    0.00   14.02 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.64    0.97   14.99 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.64    0.00   14.99 ^ vcm_o[10] (out)
                                 14.99   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.99   data arrival time
-----------------------------------------------------------------------------
                                 24.76   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.77    0.60   13.10 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.77    0.00   13.10 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    2.11    0.80   13.91 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  2.11    0.00   13.91 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    1.08   14.98 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.60    0.00   14.98 ^ vss_n_o[10] (out)
                                 14.98   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.98   data arrival time
-----------------------------------------------------------------------------
                                 24.77   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.98   12.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.33 ^ _405_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01    0.50    0.82   13.16 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.50    0.00   13.16 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.54    0.65   13.81 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.54    0.00   13.81 ^ output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.63    0.85   14.66 ^ output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.63    0.00   14.67 ^ en_offset_cal_o (out)
                                 14.67   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.67   data arrival time
-----------------------------------------------------------------------------
                                 25.08   slack (MET)


Startpoint: en_vcm_sw_o_i (input port clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.02    0.55    0.28   10.28 ^ en_vcm_sw_o_i (in)
                                         en_vcm_sw_o_i (net)
                  0.55    0.00   10.28 ^ input3/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.67    0.74   11.03 ^ input3/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net3 (net)
                  0.67    0.00   11.03 ^ _403_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.05    1.39    1.07   12.10 v _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _143_ (net)
                  1.39    0.00   12.10 v _404_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.03    1.80    1.44   13.55 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  1.80    0.00   13.55 ^ output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.60    1.03   14.58 ^ output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.60    0.00   14.58 ^ sample_o (out)
                                 14.58   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.58   data arrival time
-----------------------------------------------------------------------------
                                 25.17   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.11   10.11 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.21    0.00   10.11 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.63   10.74 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.56    0.00   10.74 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.51    0.97   11.71 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.51    0.00   11.71 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.97    0.79   12.51 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.97    0.00   12.51 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.71    0.99   13.50 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.71    0.00   13.50 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.64    0.89   14.39 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.64    0.00   14.39 ^ vcm_dummy_o (out)
                                 14.39   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.39   data arrival time
-----------------------------------------------------------------------------
                                 25.36   slack (MET)


Startpoint: vcm_o_i[1] (input port clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.27    0.15   10.15 v vcm_o_i[1] (in)
                                         vcm_o_i[1] (net)
                  0.27    0.00   10.15 v input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.24    0.43   10.57 v input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net9 (net)
                  0.24    0.00   10.57 v _256_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.55    1.01   11.58 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _054_ (net)
                  0.55    0.00   11.58 v _293_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.29    0.84   12.42 v _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.29    0.00   12.42 v _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.04    0.98    0.92   13.35 v _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  0.98    0.00   13.35 v output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.99   14.34 v output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.60    0.00   14.34 v vref_z_n_o[1] (out)
                                 14.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.34   data arrival time
-----------------------------------------------------------------------------
                                 25.41   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.24    0.12   10.12 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.24    0.00   10.12 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.43    0.55   10.68 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.43    0.00   10.68 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.54    1.06   11.74 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.54    0.00   11.74 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.34    0.90   12.64 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.34    0.00   12.64 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.62    0.71   13.35 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.62    0.00   13.35 v output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.61    0.91   14.26 v output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.61    0.00   14.26 v vref_z_n_o[9] (out)
                                 14.26   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.26   data arrival time
-----------------------------------------------------------------------------
                                 25.49   slack (MET)


Startpoint: vcm_o_i[6] (input port clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vcm_o_i[6] (in)
                                         vcm_o_i[6] (net)
                  0.19    0.00   10.09 v input14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.32    0.46   10.55 v input14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net14 (net)
                  0.32    0.00   10.55 v _272_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.03    2.48    1.64   12.19 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _065_ (net)
                  2.48    0.00   12.19 ^ _313_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    1.32    0.94   13.14 v _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  1.32    0.00   13.14 v output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.62    1.08   14.22 v output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.62    0.00   14.22 v vref_z_n_o[6] (out)
                                 14.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.22   data arrival time
-----------------------------------------------------------------------------
                                 25.53   slack (MET)


Startpoint: vcm_o_i[5] (input port clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.32    0.18   10.18 v vcm_o_i[5] (in)
                                         vcm_o_i[5] (net)
                  0.32    0.00   10.18 v input13/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.32    0.50   10.67 v input13/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net13 (net)
                  0.32    0.00   10.67 v _268_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.02    1.76    1.21   11.88 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _062_ (net)
                  1.76    0.00   11.88 ^ _310_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    1.19    0.84   12.73 v _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  1.19    0.00   12.73 v output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.61    1.05   13.77 v output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.61    0.00   13.78 v vref_z_n_o[5] (out)
                                 13.78   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.78   data arrival time
-----------------------------------------------------------------------------
                                 25.97   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.32    0.14   10.14 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.32    0.00   10.14 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.04    1.26    1.06   11.20 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  1.26    0.00   11.20 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01    0.47    1.05   12.25 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.47    0.00   12.25 ^ _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.39    0.55   12.80 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.39    0.00   12.80 ^ output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.63    0.81   13.62 ^ output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.63    0.00   13.62 ^ offset_cal_cycle (out)
                                 13.62   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.62   data arrival time
-----------------------------------------------------------------------------
                                 26.13   slack (MET)


Startpoint: vcm_o_i[10] (input port clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.32    0.18   10.18 v vcm_o_i[10] (in)
                                         vcm_o_i[10] (net)
                  0.32    0.00   10.18 v input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.32    0.50   10.67 v input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net8 (net)
                  0.32    0.00   10.67 v _334_/A2 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.01    0.42    1.25   11.92 v _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.42    0.00   11.92 v _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.66    0.76   12.68 v _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.66    0.00   12.68 v output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.91   13.60 v output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.60    0.00   13.60 v vref_z_n_o[10] (out)
                                 13.60   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.60   data arrival time
-----------------------------------------------------------------------------
                                 26.15   slack (MET)


Startpoint: vcm_o_i[0] (input port clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.25    0.13   10.13 v vcm_o_i[0] (in)
                                         vcm_o_i[0] (net)
                  0.25    0.00   10.13 v input7/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.28    0.45   10.58 v input7/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net7 (net)
                  0.28    0.00   10.58 v _249_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    1.46    1.02   11.60 ^ _249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _048_ (net)
                  1.46    0.00   11.60 ^ _286_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    1.23    0.93   12.53 v _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  1.23    0.00   12.53 v output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.61    1.06   13.59 v output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.61    0.00   13.59 v vref_z_n_o[0] (out)
                                 13.59   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.59   data arrival time
-----------------------------------------------------------------------------
                                 26.16   slack (MET)


Startpoint: vcm_o_i[4] (input port clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.26    0.14   10.14 v vcm_o_i[4] (in)
                                         vcm_o_i[4] (net)
                  0.26    0.00   10.14 v input12/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.34    0.50   10.64 v input12/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net12 (net)
                  0.34    0.00   10.64 v _264_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.02    1.72    1.19   11.82 ^ _264_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _059_ (net)
                  1.72    0.00   11.82 ^ _307_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.98    0.72   12.54 v _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.98    0.00   12.55 v output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    1.00   13.54 v output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.60    0.00   13.54 v vref_z_n_o[4] (out)
                                 13.54   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.54   data arrival time
-----------------------------------------------------------------------------
                                 26.21   slack (MET)


Startpoint: vcm_o_i[2] (input port clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.26    0.14   10.14 v vcm_o_i[2] (in)
                                         vcm_o_i[2] (net)
                  0.26    0.00   10.14 v input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.63    0.69   10.83 v input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net10 (net)
                  0.63    0.00   10.83 v _298_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    1.12    0.83   11.65 ^ _298_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _082_ (net)
                  1.12    0.00   11.65 ^ _299_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    1.03    0.76   12.41 v _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  1.03    0.00   12.41 v output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.61    1.01   13.42 v output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.61    0.00   13.43 v vref_z_n_o[2] (out)
                                 13.43   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.43   data arrival time
-----------------------------------------------------------------------------
                                 26.32   slack (MET)


Startpoint: vcm_o_i[3] (input port clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.26    0.14   10.14 v vcm_o_i[3] (in)
                                         vcm_o_i[3] (net)
                  0.26    0.00   10.14 v input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.46    0.58   10.72 v input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net11 (net)
                  0.46    0.00   10.72 v _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    1.25    0.87   11.58 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _085_ (net)
                  1.25    0.00   11.58 ^ _304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.99    0.71   12.30 v _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.99    0.00   12.30 v output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    1.00   13.30 v output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.60    0.00   13.30 v vref_z_n_o[3] (out)
                                 13.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.30   data arrival time
-----------------------------------------------------------------------------
                                 26.45   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.49    1.22 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.23 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    1.71    2.70    3.93 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  1.71    0.00    3.93 ^ _248_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    1.05    0.93    4.85 v _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _047_ (net)
                  1.05    0.00    4.86 v _407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.04    1.28    1.13    5.98 ^ _407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _145_ (net)
                  1.28    0.00    5.98 ^ _408_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.74    0.52    6.50 v _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _146_ (net)
                  0.74    0.00    6.50 v _415_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    1.24    0.95    7.45 ^ _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  1.24    0.00    7.45 ^ output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.61    0.97    8.41 ^ output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.61    0.00    8.42 ^ en_vcm_sw_o (out)
                                  8.42   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -8.42   data arrival time
-----------------------------------------------------------------------------
                                 31.33   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.22 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.22 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.09    1.27    2.51    3.73 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  1.27    0.00    3.73 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.11    0.83    1.12    4.85 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.83    0.01    4.85 ^ _238_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    1.25    1.08    5.94 ^ _238_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _039_ (net)
                  1.25    0.00    5.94 ^ _239_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    1.11    1.03    6.97 ^ _239_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _040_ (net)
                  1.11    0.00    6.97 ^ _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.75    0.53    7.49 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.75    0.00    7.49 v output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.50    0.91    8.41 v output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.50    0.00    8.41 v data[5] (out)
                                  8.41   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -8.41   data arrival time
-----------------------------------------------------------------------------
                                 31.34   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.07    1.04    2.37    3.60 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  1.04    0.00    3.60 ^ _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.04    0.72    0.65    4.25 v _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _140_ (net)
                  0.72    0.00    4.25 v _399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     7    0.08    1.33    1.02    5.27 ^ _399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _141_ (net)
                  1.33    0.00    5.27 ^ _401_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.48    0.34    5.62 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.48    0.00    5.62 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.64    0.76    6.38 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.64    0.00    6.38 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.52    0.90    7.27 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.52    0.00    7.27 v clk_data (out)
                                  7.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -7.27   data arrival time
-----------------------------------------------------------------------------
                                 32.48   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.50    1.23 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.23 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.49    1.90    3.13 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.49    0.00    3.13 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.68    0.88    4.00 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.68    0.00    4.00 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.68    0.92    4.92 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.68    0.00    4.92 ^ _223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.37    0.29    5.22 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _029_ (net)
                  0.37    0.00    5.22 v _224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.74    0.47    5.69 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.74    0.00    5.69 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.79    0.88    6.57 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.79    0.00    6.57 ^ data[0] (out)
                                  6.57   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -6.57   data arrival time
-----------------------------------------------------------------------------
                                 33.18   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.50    1.23 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.23 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.49    1.90    3.13 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.49    0.00    3.13 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.68    0.88    4.00 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.68    0.00    4.00 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.68    0.92    4.92 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.68    0.00    4.93 ^ _227_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.82    0.42    5.34 v _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.82    0.00    5.34 v output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.50    0.93    6.28 v output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.50    0.00    6.28 v data[1] (out)
                                  6.28   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -6.28   data arrival time
-----------------------------------------------------------------------------
                                 33.47   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.50    1.23 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.23 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    1.18    2.37    3.60 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  1.18    0.00    3.60 ^ _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.99    0.88    4.48 v _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.99    0.00    4.48 v _229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.49    0.54    5.02 ^ _229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _033_ (net)
                  0.49    0.00    5.02 ^ _230_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.52    0.36    5.38 v _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.52    0.00    5.38 v output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.49    0.84    6.22 v output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.49    0.00    6.22 v data[2] (out)
                                  6.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -6.22   data arrival time
-----------------------------------------------------------------------------
                                 33.53   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.50    1.23 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.23 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.49    1.90    3.13 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.49    0.00    3.13 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.68    0.88    4.00 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.68    0.00    4.00 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.68    0.92    4.92 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.68    0.00    4.93 ^ _233_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.66    0.33    5.26 v _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.66    0.00    5.26 v output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.49    0.88    6.14 v output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.49    0.00    6.14 v data[3] (out)
                                  6.14   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -6.14   data arrival time
-----------------------------------------------------------------------------
                                 33.61   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.50    1.23 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    1.23 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.49    1.90    3.13 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.49    0.00    3.13 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.68    0.88    4.00 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.68    0.00    4.00 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.68    0.92    4.92 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.68    0.00    4.93 ^ _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.62    0.32    5.25 v _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.62    0.00    5.25 v output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.49    0.87    6.12 v output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.49    0.00    6.12 v data[4] (out)
                                  6.12   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -6.12   data arrival time
-----------------------------------------------------------------------------
                                 33.63   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.46    0.23   10.23 ^ comp_p (in)
                                         comp_p (net)
                  0.46    0.00   10.23 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    1.02    0.90   11.13 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  1.02    0.00   11.14 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.64    0.58   11.72 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.64    0.00   11.72 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    1.49    1.13   12.84 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  1.49    0.00   12.85 ^ _494_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.20    0.60   13.44 ^ _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.20    0.00   13.44 ^ _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.22    0.39   13.83 ^ _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.22    0.00   13.83 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45   51.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00   51.11 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                         -0.59   50.27   library setup time
                                 50.27   data required time
-----------------------------------------------------------------------------
                                 50.27   data required time
                                -13.83   data arrival time
-----------------------------------------------------------------------------
                                 36.44   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.46    0.23   10.23 ^ comp_p (in)
                                         comp_p (net)
                  0.46    0.00   10.23 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    1.02    0.90   11.13 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  1.02    0.00   11.14 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.64    0.58   11.72 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.64    0.00   11.72 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    1.49    1.13   12.84 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  1.49    0.00   12.84 ^ _429_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.20    0.60   13.44 ^ _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.20    0.00   13.44 ^ _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.37   13.81 ^ _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.20    0.00   13.81 ^ _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.81   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   51.10 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                         -0.59   50.26   library setup time
                                 50.26   data required time
-----------------------------------------------------------------------------
                                 50.26   data required time
                                -13.81   data arrival time
-----------------------------------------------------------------------------
                                 36.45   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.46    0.23   10.23 ^ comp_p (in)
                                         comp_p (net)
                  0.46    0.00   10.23 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    1.02    0.90   11.13 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  1.02    0.00   11.14 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.64    0.58   11.72 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.64    0.00   11.72 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    1.49    1.13   12.84 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  1.49    0.00   12.85 ^ _506_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.19    0.59   13.44 ^ _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.19    0.00   13.44 ^ _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.37   13.81 ^ _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.20    0.00   13.81 ^ _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.81   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45   51.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00   51.11 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                         -0.59   50.27   library setup time
                                 50.27   data required time
-----------------------------------------------------------------------------
                                 50.27   data required time
                                -13.81   data arrival time
-----------------------------------------------------------------------------
                                 36.47   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.46    0.23   10.23 ^ comp_p (in)
                                         comp_p (net)
                  0.46    0.00   10.23 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    1.02    0.90   11.13 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  1.02    0.00   11.14 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.64    0.58   11.72 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.64    0.00   11.72 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    1.49    1.13   12.84 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  1.49    0.00   12.84 ^ _420_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.61    0.39   13.23 v _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _155_ (net)
                  0.61    0.00   13.23 v _421_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.52    0.48   13.71 ^ _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.52    0.00   13.71 ^ _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.71   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   51.10 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                         -0.66   50.20   library setup time
                                 50.20   data required time
-----------------------------------------------------------------------------
                                 50.20   data required time
                                -13.71   data arrival time
-----------------------------------------------------------------------------
                                 36.48   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.46    0.23   10.23 ^ comp_p (in)
                                         comp_p (net)
                  0.46    0.00   10.23 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    1.02    0.90   11.13 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  1.02    0.00   11.13 ^ _484_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.94    0.58   11.72 v _484_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _200_ (net)
                  0.94    0.00   11.72 v _485_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    1.23    0.68   12.40 ^ _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  1.23    0.00   12.40 ^ _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.40   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.12 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.87   clock uncertainty
                          0.00   50.87   clock reconvergence pessimism
                         -0.75   50.12   library setup time
                                 50.12   data required time
-----------------------------------------------------------------------------
                                 50.12   data required time
                                -12.40   data arrival time
-----------------------------------------------------------------------------
                                 37.72   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.46    0.23   10.23 ^ comp_p (in)
                                         comp_p (net)
                  0.46    0.00   10.23 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    1.02    0.90   11.13 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  1.02    0.00   11.14 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.64    0.58   11.72 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.64    0.00   11.72 v _425_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.60    0.54   12.25 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.60    0.00   12.25 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.25   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   51.10 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                         -0.67   50.18   library setup time
                                 50.18   data required time
-----------------------------------------------------------------------------
                                 50.18   data required time
                                -12.25   data arrival time
-----------------------------------------------------------------------------
                                 37.93   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.46    0.23   10.23 ^ comp_p (in)
                                         comp_p (net)
                  0.46    0.00   10.23 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    1.02    0.90   11.13 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  1.02    0.00   11.14 ^ _448_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.21    0.59   11.72 ^ _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.21    0.00   11.72 ^ _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.28    0.43   12.16 ^ _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.28    0.00   12.16 ^ _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   51.10 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                         -0.61   50.24   library setup time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -12.16   data arrival time
-----------------------------------------------------------------------------
                                 38.09   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.46    0.23   10.23 ^ comp_p (in)
                                         comp_p (net)
                  0.46    0.00   10.23 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    1.02    0.90   11.13 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  1.02    0.00   11.13 ^ _453_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.27    0.63   11.76 ^ _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.27    0.00   11.76 ^ _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.23    0.41   12.17 ^ _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.23    0.00   12.17 ^ _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.17   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45   51.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.11 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                         -0.59   50.26   library setup time
                                 50.26   data required time
-----------------------------------------------------------------------------
                                 50.26   data required time
                                -12.17   data arrival time
-----------------------------------------------------------------------------
                                 38.09   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.46    0.23   10.23 ^ comp_p (in)
                                         comp_p (net)
                  0.46    0.00   10.23 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    1.02    0.90   11.13 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  1.02    0.00   11.13 ^ _489_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.23    0.60   11.73 ^ _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.23    0.00   11.74 ^ _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   12.16 ^ _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.26    0.00   12.16 ^ _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45   51.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.11 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                         -0.60   50.26   library setup time
                                 50.26   data required time
-----------------------------------------------------------------------------
                                 50.26   data required time
                                -12.16   data arrival time
-----------------------------------------------------------------------------
                                 38.10   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.46    0.23   10.23 ^ comp_p (in)
                                         comp_p (net)
                  0.46    0.00   10.23 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    1.02    0.90   11.13 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  1.02    0.00   11.14 ^ _436_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.22    0.60   11.73 ^ _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.22    0.00   11.73 ^ _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.23    0.39   12.13 ^ _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.23    0.00   12.13 ^ _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.13   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45   51.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00   51.11 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                         -0.59   50.27   library setup time
                                 50.27   data required time
-----------------------------------------------------------------------------
                                 50.27   data required time
                                -12.13   data arrival time
-----------------------------------------------------------------------------
                                 38.14   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.46    0.23   10.23 ^ comp_p (in)
                                         comp_p (net)
                  0.46    0.00   10.23 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    1.02    0.90   11.13 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  1.02    0.00   11.14 ^ _502_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.23    0.61   11.75 ^ _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.23    0.00   11.75 ^ _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.38   12.13 ^ _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.20    0.00   12.13 ^ _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.13   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45   51.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00   51.11 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                         -0.59   50.27   library setup time
                                 50.27   data required time
-----------------------------------------------------------------------------
                                 50.27   data required time
                                -12.13   data arrival time
-----------------------------------------------------------------------------
                                 38.14   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.46    0.23   10.23 ^ comp_p (in)
                                         comp_p (net)
                  0.46    0.00   10.23 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    1.02    0.90   11.13 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  1.02    0.00   11.14 ^ _442_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.18    0.57   11.71 ^ _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.18    0.00   11.71 ^ _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.21    0.37   12.08 ^ _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.21    0.00   12.08 ^ _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.08   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45   51.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00   51.11 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                         -0.59   50.27   library setup time
                                 50.27   data required time
-----------------------------------------------------------------------------
                                 50.27   data required time
                                -12.08   data arrival time
-----------------------------------------------------------------------------
                                 38.19   slack (MET)


Startpoint: start (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ start (in)
                                         start (net)
                  0.24    0.00   10.09 ^ input6/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.31    0.46   10.55 ^ input6/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net6 (net)
                  0.31    0.00   10.55 ^ _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.64    0.40   10.95 v _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _131_ (net)
                  0.64    0.00   10.95 v _389_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.67    0.53   11.49 ^ _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.67    0.00   11.49 ^ _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.49   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.12 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.87   clock uncertainty
                          0.00   50.87   clock reconvergence pessimism
                         -0.70   50.17   library setup time
                                 50.17   data required time
-----------------------------------------------------------------------------
                                 50.17   data required time
                                -11.49   data arrival time
-----------------------------------------------------------------------------
                                 38.68   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.34 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    1.07   12.41 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.41 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.41   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   51.10 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                          0.36   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.41   data arrival time
-----------------------------------------------------------------------------
                                 38.80   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.34 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    1.07   12.41 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.41 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.41   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   51.10 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                          0.36   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.41   data arrival time
-----------------------------------------------------------------------------
                                 38.80   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.34 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    1.07   12.41 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.41 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.41   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   51.10 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                          0.36   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.41   data arrival time
-----------------------------------------------------------------------------
                                 38.80   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.34 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    1.07   12.41 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.41 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.41   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   51.10 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                          0.36   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.41   data arrival time
-----------------------------------------------------------------------------
                                 38.80   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.34 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    1.07   12.41 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.42 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.42   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45   51.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00   51.11 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                          0.36   51.22   library recovery time
                                 51.22   data required time
-----------------------------------------------------------------------------
                                 51.22   data required time
                                -12.42   data arrival time
-----------------------------------------------------------------------------
                                 38.81   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.34 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    1.07   12.41 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.42 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.42   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45   51.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00   51.11 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                          0.36   51.22   library recovery time
                                 51.22   data required time
-----------------------------------------------------------------------------
                                 51.22   data required time
                                -12.42   data arrival time
-----------------------------------------------------------------------------
                                 38.81   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.34 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    1.07   12.41 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.41 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.41   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45   51.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00   51.11 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                          0.36   51.22   library recovery time
                                 51.22   data required time
-----------------------------------------------------------------------------
                                 51.22   data required time
                                -12.41   data arrival time
-----------------------------------------------------------------------------
                                 38.81   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.34 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    1.07   12.41 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.41 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.41   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45   51.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00   51.11 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                          0.36   51.22   library recovery time
                                 51.22   data required time
-----------------------------------------------------------------------------
                                 51.22   data required time
                                -12.41   data arrival time
-----------------------------------------------------------------------------
                                 38.81   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.34 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    1.07   12.41 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.41 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.41   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45   51.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00   51.11 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                          0.36   51.22   library recovery time
                                 51.22   data required time
-----------------------------------------------------------------------------
                                 51.22   data required time
                                -12.41   data arrival time
-----------------------------------------------------------------------------
                                 38.81   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.34 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    1.07   12.41 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.41 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.41   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45   51.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00   51.11 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                          0.36   51.22   library recovery time
                                 51.22   data required time
-----------------------------------------------------------------------------
                                 51.22   data required time
                                -12.41   data arrival time
-----------------------------------------------------------------------------
                                 38.81   slack (MET)


Startpoint: single_ended (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.28    0.12   10.12 ^ single_ended (in)
                                         single_ended (net)
                  0.28    0.00   10.12 ^ input5/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.36    0.50   10.61 ^ input5/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net5 (net)
                  0.36    0.00   10.61 ^ _496_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.48    0.28   10.90 v _496_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _209_ (net)
                  0.48    0.00   10.90 v _497_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.57    0.45   11.35 ^ _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.57    0.00   11.35 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   51.10 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                         -0.68   50.17   library setup time
                                 50.17   data required time
-----------------------------------------------------------------------------
                                 50.17   data required time
                                -11.35   data arrival time
-----------------------------------------------------------------------------
                                 38.82   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.08    1.09    1.00   12.34 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.09    0.00   12.35 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.12 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.87   clock uncertainty
                          0.00   50.87   clock reconvergence pessimism
                          0.33   51.19   library recovery time
                                 51.19   data required time
-----------------------------------------------------------------------------
                                 51.19   data required time
                                -12.35   data arrival time
-----------------------------------------------------------------------------
                                 38.85   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.08    1.09    1.00   12.34 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.09    0.00   12.35 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.12 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.87   clock uncertainty
                          0.00   50.87   clock reconvergence pessimism
                          0.33   51.19   library recovery time
                                 51.19   data required time
-----------------------------------------------------------------------------
                                 51.19   data required time
                                -12.35   data arrival time
-----------------------------------------------------------------------------
                                 38.85   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.08    1.09    1.00   12.34 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.09    0.00   12.35 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.12 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.87   clock uncertainty
                          0.00   50.87   clock reconvergence pessimism
                          0.33   51.19   library recovery time
                                 51.19   data required time
-----------------------------------------------------------------------------
                                 51.19   data required time
                                -12.35   data arrival time
-----------------------------------------------------------------------------
                                 38.85   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.08    1.09    1.00   12.34 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.09    0.00   12.35 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.12 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.87   clock uncertainty
                          0.00   50.87   clock reconvergence pessimism
                          0.33   51.19   library recovery time
                                 51.19   data required time
-----------------------------------------------------------------------------
                                 51.19   data required time
                                -12.35   data arrival time
-----------------------------------------------------------------------------
                                 38.85   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.08    1.09    1.00   12.34 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.09    0.00   12.35 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.12 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.87   clock uncertainty
                          0.00   50.87   clock reconvergence pessimism
                          0.33   51.19   library recovery time
                                 51.19   data required time
-----------------------------------------------------------------------------
                                 51.19   data required time
                                -12.35   data arrival time
-----------------------------------------------------------------------------
                                 38.85   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.98   12.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.33 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45   51.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.11 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                          0.35   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.33   data arrival time
-----------------------------------------------------------------------------
                                 38.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.98   12.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.33 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45   51.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.11 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                          0.35   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.33   data arrival time
-----------------------------------------------------------------------------
                                 38.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.08    1.09    1.00   12.34 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.09    0.00   12.35 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.12 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.87   clock uncertainty
                          0.00   50.87   clock reconvergence pessimism
                          0.36   51.23   library recovery time
                                 51.23   data required time
-----------------------------------------------------------------------------
                                 51.23   data required time
                                -12.35   data arrival time
-----------------------------------------------------------------------------
                                 38.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.08    1.09    1.00   12.34 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.09    0.00   12.35 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.12 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.87   clock uncertainty
                          0.00   50.87   clock reconvergence pessimism
                          0.36   51.23   library recovery time
                                 51.23   data required time
-----------------------------------------------------------------------------
                                 51.23   data required time
                                -12.35   data arrival time
-----------------------------------------------------------------------------
                                 38.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.98   12.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.33 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.12 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.87   clock uncertainty
                          0.00   50.87   clock reconvergence pessimism
                          0.35   51.22   library recovery time
                                 51.22   data required time
-----------------------------------------------------------------------------
                                 51.22   data required time
                                -12.33   data arrival time
-----------------------------------------------------------------------------
                                 38.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.98   12.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.33 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45   51.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.11 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                          0.38   51.24   library recovery time
                                 51.24   data required time
-----------------------------------------------------------------------------
                                 51.24   data required time
                                -12.33   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.98   12.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.33 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45   51.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.11 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                          0.38   51.24   library recovery time
                                 51.24   data required time
-----------------------------------------------------------------------------
                                 51.24   data required time
                                -12.33   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.98   12.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.33 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45   51.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.11 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                          0.38   51.24   library recovery time
                                 51.24   data required time
-----------------------------------------------------------------------------
                                 51.24   data required time
                                -12.33   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.98   12.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.33 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45   51.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.11 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                          0.38   51.24   library recovery time
                                 51.24   data required time
-----------------------------------------------------------------------------
                                 51.24   data required time
                                -12.33   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.98   12.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.33 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45   51.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.11 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                          0.38   51.24   library recovery time
                                 51.24   data required time
-----------------------------------------------------------------------------
                                 51.24   data required time
                                -12.33   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.92    0.98   12.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.92    0.00   12.33 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45   51.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.11 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.00   50.86   clock reconvergence pessimism
                          0.38   51.24   library recovery time
                                 51.24   data required time
-----------------------------------------------------------------------------
                                 51.24   data required time
                                -12.33   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   51.10 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                          0.35   51.20   library recovery time
                                 51.20   data required time
-----------------------------------------------------------------------------
                                 51.20   data required time
                                -11.35   data arrival time
-----------------------------------------------------------------------------
                                 39.85   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.35 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   51.10 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                          0.35   51.20   library recovery time
                                 51.20   data required time
-----------------------------------------------------------------------------
                                 51.20   data required time
                                -11.35   data arrival time
-----------------------------------------------------------------------------
                                 39.85   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.17    2.45    3.69 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.17    0.00    3.69 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.69    0.57    4.27 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.69    0.00    4.27 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.67    1.02    5.29 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.67    0.00    5.29 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.68    1.20    6.49 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.68    0.00    6.49 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.70    1.09    7.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.70    0.00    7.59 ^ _471_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    1.03    0.72    8.31 v _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  1.03    0.00    8.31 v _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.03    0.96    0.89    9.20 ^ _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.96    0.00    9.20 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.20   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45   51.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.11 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.07   50.93   clock reconvergence pessimism
                         -0.72   50.21   library setup time
                                 50.21   data required time
-----------------------------------------------------------------------------
                                 50.21   data required time
                                 -9.20   data arrival time
-----------------------------------------------------------------------------
                                 41.01   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.17    2.45    3.69 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.17    0.00    3.69 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.69    0.57    4.27 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.69    0.00    4.27 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.67    1.02    5.29 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.67    0.00    5.29 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.68    1.20    6.49 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.68    0.00    6.49 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.70    1.09    7.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.70    0.00    7.59 ^ _473_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.62    0.38    7.97 v _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.62    0.00    7.97 v _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.04    1.21    0.95    8.92 ^ _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  1.21    0.00    8.92 ^ _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.92   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.12 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.87   clock uncertainty
                          0.12   50.98   clock reconvergence pessimism
                         -0.77   50.22   library setup time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                 -8.92   data arrival time
-----------------------------------------------------------------------------
                                 41.29   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.17    2.45    3.69 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.17    0.00    3.69 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.69    0.57    4.27 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.69    0.00    4.27 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.67    1.02    5.29 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.67    0.00    5.29 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.68    1.20    6.49 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.68    0.00    6.49 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.70    1.09    7.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.70    0.00    7.59 ^ _463_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.84    0.67    8.26 v _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.84    0.00    8.26 v _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.62    0.59    8.85 ^ _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.62    0.00    8.85 ^ _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.85   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45   51.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.11 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.07   50.93   clock reconvergence pessimism
                         -0.67   50.26   library setup time
                                 50.26   data required time
-----------------------------------------------------------------------------
                                 50.26   data required time
                                 -8.85   data arrival time
-----------------------------------------------------------------------------
                                 41.41   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.17    2.45    3.69 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.17    0.00    3.69 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.69    0.57    4.27 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.69    0.00    4.27 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.67    1.02    5.29 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.67    0.00    5.29 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.68    1.20    6.49 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.68    0.00    6.49 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.70    1.09    7.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.70    0.00    7.59 ^ _457_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.91    0.65    8.24 v _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.91    0.00    8.24 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.55    0.53    8.77 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.55    0.00    8.77 ^ _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45   51.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.11 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.07   50.93   clock reconvergence pessimism
                         -0.66   50.27   library setup time
                                 50.27   data required time
-----------------------------------------------------------------------------
                                 50.27   data required time
                                 -8.77   data arrival time
-----------------------------------------------------------------------------
                                 41.50   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.17    2.45    3.69 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.17    0.00    3.69 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.69    0.57    4.27 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.69    0.00    4.27 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.67    1.02    5.29 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.67    0.00    5.29 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.68    1.20    6.49 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.68    0.00    6.49 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.70    1.09    7.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.70    0.00    7.59 ^ _475_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.79    0.61    8.20 v _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.79    0.00    8.20 v _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.52    0.50    8.69 ^ _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.52    0.00    8.69 ^ _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.69   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.12 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.87   clock uncertainty
                          0.12   50.98   clock reconvergence pessimism
                         -0.67   50.31   library setup time
                                 50.31   data required time
-----------------------------------------------------------------------------
                                 50.31   data required time
                                 -8.69   data arrival time
-----------------------------------------------------------------------------
                                 41.62   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.17    2.45    3.69 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.17    0.00    3.69 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.69    0.57    4.27 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.69    0.00    4.27 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.67    1.02    5.29 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.67    0.00    5.29 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.68    1.20    6.49 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.68    0.00    6.49 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.70    1.09    7.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.70    0.01    7.59 ^ _461_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.66    0.53    8.12 v _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.66    0.00    8.12 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.37    0.37    8.49 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.37    0.00    8.49 ^ _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.49   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45   51.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.11 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.86   clock uncertainty
                          0.07   50.93   clock reconvergence pessimism
                         -0.64   50.28   library setup time
                                 50.28   data required time
-----------------------------------------------------------------------------
                                 50.28   data required time
                                 -8.49   data arrival time
-----------------------------------------------------------------------------
                                 41.79   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.17    2.45    3.69 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.17    0.00    3.69 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.69    0.57    4.27 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.69    0.00    4.27 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.67    1.02    5.29 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.67    0.00    5.29 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.68    1.20    6.49 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.68    0.00    6.49 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.70    1.09    7.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.70    0.01    7.59 ^ _467_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.45    0.30    7.89 v _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.45    0.00    7.89 v _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.63    0.53    8.42 ^ _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.63    0.00    8.42 ^ _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.42   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45   51.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.11 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.86   clock uncertainty
                          0.07   50.93   clock reconvergence pessimism
                         -0.69   50.24   library setup time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                 -8.42   data arrival time
-----------------------------------------------------------------------------
                                 41.82   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.17    2.45    3.69 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.17    0.00    3.69 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.69    0.57    4.27 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.69    0.00    4.27 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.67    1.02    5.29 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.67    0.00    5.29 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.68    1.20    6.49 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.68    0.00    6.49 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.70    1.09    7.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.70    0.00    7.59 ^ _469_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.74    0.52    8.10 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.74    0.00    8.10 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.41    0.40    8.51 ^ _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.41    0.00    8.51 ^ _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.51   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.12 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.87   clock uncertainty
                          0.12   50.98   clock reconvergence pessimism
                         -0.65   50.33   library setup time
                                 50.33   data required time
-----------------------------------------------------------------------------
                                 50.33   data required time
                                 -8.51   data arrival time
-----------------------------------------------------------------------------
                                 41.82   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.17    2.45    3.69 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.17    0.00    3.69 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.69    0.57    4.27 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.69    0.00    4.27 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.67    1.02    5.29 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.67    0.00    5.29 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.68    1.20    6.49 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.68    0.00    6.49 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.70    1.09    7.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.70    0.01    7.59 ^ _459_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.53    0.25    7.84 v _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.53    0.00    7.84 v _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.54    0.50    8.34 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.54    0.00    8.34 ^ _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.45   51.11 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.11 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.07   50.93   clock reconvergence pessimism
                         -0.66   50.27   library setup time
                                 50.27   data required time
-----------------------------------------------------------------------------
                                 50.27   data required time
                                 -8.34   data arrival time
-----------------------------------------------------------------------------
                                 41.93   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.17    2.45    3.69 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.17    0.00    3.69 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.69    0.57    4.27 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.69    0.00    4.27 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.67    1.02    5.29 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.67    0.00    5.29 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.68    1.20    6.49 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.68    0.00    6.49 ^ _477_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    1.11    0.89    7.39 v _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  1.11    0.00    7.39 v _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.82    0.78    8.17 ^ _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.82    0.00    8.17 ^ _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.17   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.12 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.87   clock uncertainty
                          0.12   50.98   clock reconvergence pessimism
                         -0.72   50.27   library setup time
                                 50.27   data required time
-----------------------------------------------------------------------------
                                 50.27   data required time
                                 -8.17   data arrival time
-----------------------------------------------------------------------------
                                 42.09   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.17    2.45    3.69 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.17    0.00    3.69 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.69    0.57    4.27 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.69    0.00    4.27 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.67    1.02    5.29 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.67    0.00    5.29 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.68    1.20    6.49 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.68    0.00    6.49 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.70    1.09    7.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.70    0.01    7.59 ^ _465_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.51    0.29    7.88 v _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.51    0.00    7.88 v _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.28    0.27    8.15 ^ _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.28    0.00    8.15 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.15   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.22    0.45   51.11 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00   51.11 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.86   clock uncertainty
                          0.07   50.93   clock reconvergence pessimism
                         -0.60   50.33   library setup time
                                 50.33   data required time
-----------------------------------------------------------------------------
                                 50.33   data required time
                                 -8.15   data arrival time
-----------------------------------------------------------------------------
                                 42.17   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.22 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00    1.22 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.09    1.27    2.51    3.73 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  1.27    0.00    3.73 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.11    0.83    1.12    4.85 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.83    0.01    4.85 ^ _392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.53    0.44    5.29 v _392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _134_ (net)
                  0.53    0.00    5.29 v _394_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.75    0.58    5.87 ^ _394_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _136_ (net)
                  0.75    0.00    5.87 ^ _397_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
     1    0.01    0.61    0.47    6.34 v _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
                                         _139_ (net)
                  0.61    0.00    6.34 v _400_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.01    1.26    0.89    7.24 ^ _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  1.26    0.00    7.24 ^ _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  7.24   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.12 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.87   clock uncertainty
                          0.07   50.94   clock reconvergence pessimism
                         -0.77   50.16   library setup time
                                 50.16   data required time
-----------------------------------------------------------------------------
                                 50.16   data required time
                                 -7.24   data arrival time
-----------------------------------------------------------------------------
                                 42.93   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.17    2.45    3.69 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.17    0.00    3.69 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.69    0.57    4.27 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.69    0.00    4.27 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.67    1.02    5.29 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.67    0.00    5.29 v _479_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.62    0.57    5.86 ^ _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.62    0.00    5.86 ^ _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  5.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   51.10 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.85   clock uncertainty
                          0.07   50.92   clock reconvergence pessimism
                         -0.69   50.23   library setup time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                 -5.86   data arrival time
-----------------------------------------------------------------------------
                                 44.37   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.33    0.17    0.17 ^ clk (in)
                                         clk (net)
                  0.33    0.00    0.17 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.56    0.73 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00    0.73 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.50    1.23 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.23 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.69    1.85    3.08 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.69    0.00    3.09 v _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.89    0.77    3.86 ^ _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.89    0.00    3.86 ^ _385_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.07    1.00    0.74    4.59 v _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _129_ (net)
                  1.00    0.00    4.59 v _386_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    1.01    0.84    5.43 ^ _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  1.01    0.00    5.43 ^ _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  5.43   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.11 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.12 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.87   clock uncertainty
                          0.12   50.98   clock reconvergence pessimism
                         -0.72   50.26   library setup time
                                 50.26   data required time
-----------------------------------------------------------------------------
                                 50.26   data required time
                                 -5.43   data arrival time
-----------------------------------------------------------------------------
                                 44.83   slack (MET)



worst slack corner Slowest: 11.5341
======================= Typical Corner ===================================

Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.04    0.11    0.06   25.06 v clk (in)
                                         clk (net)
                  0.11    0.00   25.06 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30   25.36 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   25.36 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28   25.64 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   25.64 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.28    0.18   25.82 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.28    0.00   25.82 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    1.38    1.01   26.83 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  1.38    0.00   26.83 ^ en_comp (out)
                                 26.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -26.83   data arrival time
-----------------------------------------------------------------------------
                                 12.92   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.41    0.55   11.93 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.41    0.00   11.93 ^ _319_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.02    0.70    0.47   12.40 v _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.70    0.00   12.40 v _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.04    0.79    0.70   13.09 ^ _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  0.79    0.00   13.10 ^ output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.56   13.65 ^ output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.34    0.00   13.65 ^ vss_p_o[7] (out)
                                 13.65   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.65   data arrival time
-----------------------------------------------------------------------------
                                 26.10   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.43    0.32   11.70 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.43    0.00   11.70 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.55   12.25 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.38    0.00   12.25 v _262_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.03    1.66    0.56   12.81 ^ _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  1.66    0.00   12.81 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.37    0.67   13.48 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.37    0.00   13.48 ^ vss_n_o[3] (out)
                                 13.48   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.48   data arrival time
-----------------------------------------------------------------------------
                                 26.27   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.43    0.32   11.70 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.43    0.00   11.70 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.55   12.25 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.38    0.00   12.25 v _257_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    1.12    0.59   12.84 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  1.12    0.00   12.84 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.37    0.62   13.46 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.37    0.00   13.46 ^ vss_n_o[1] (out)
                                 13.46   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.46   data arrival time
-----------------------------------------------------------------------------
                                 26.29   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    1.17    0.86   11.82 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.17    0.00   11.83 ^ _355_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.39    0.21   12.03 v _355_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _116_ (net)
                  0.39    0.00   12.03 v _356_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.69    0.56   12.59 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.69    0.00   12.59 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.39    0.32   12.91 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.39    0.00   12.91 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   13.43 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.34    0.00   13.43 v vref_z_p_o[5] (out)
                                 13.43   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.43   data arrival time
-----------------------------------------------------------------------------
                                 26.32   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    1.17    0.86   11.82 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.17    0.00   11.83 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.41    0.23   12.06 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _095_ (net)
                  0.41    0.00   12.06 v _365_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.58    0.49   12.54 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _123_ (net)
                  0.58    0.00   12.54 ^ _366_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.41    0.35   12.89 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.41    0.00   12.89 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.52   13.41 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.34    0.00   13.41 v vref_z_p_o[8] (out)
                                 13.41   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.41   data arrival time
-----------------------------------------------------------------------------
                                 26.34   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    1.17    0.86   11.82 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.17    0.00   11.83 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.36    0.17   12.00 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _119_ (net)
                  0.36    0.00   12.00 v _360_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.63    0.51   12.51 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _120_ (net)
                  0.63    0.00   12.51 ^ _361_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.41    0.34   12.85 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.41    0.00   12.85 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.52   13.37 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.34    0.00   13.37 v vref_z_p_o[6] (out)
                                 13.37   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.37   data arrival time
-----------------------------------------------------------------------------
                                 26.38   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.43    0.32   11.70 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.43    0.00   11.70 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.55   12.25 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.38    0.00   12.25 v _253_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.78    0.47   12.72 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  0.78    0.00   12.72 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.38    0.57   13.29 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.38    0.00   13.29 ^ vss_n_o[0] (out)
                                 13.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.29   data arrival time
-----------------------------------------------------------------------------
                                 26.46   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.48    0.33   11.70 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.48    0.00   11.70 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.44    0.59   12.29 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.44    0.00   12.29 v _378_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.02    0.58    0.45   12.75 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  0.58    0.00   12.75 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.52   13.27 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.34    0.00   13.27 ^ vcm_o[4] (out)
                                 13.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.27   data arrival time
-----------------------------------------------------------------------------
                                 26.48   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.20    0.12   10.12 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.20    0.00   10.12 v input16/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.20    0.30   10.42 v input16/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net16 (net)
                  0.20    0.00   10.42 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.03    0.50    0.94   11.36 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.50    0.00   11.36 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.16    0.50   11.86 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.16    0.00   11.86 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.45    0.45   12.31 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.45    0.00   12.31 v _326_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.51    0.44   12.75 ^ _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.51    0.00   12.75 ^ output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   13.26 ^ output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.34    0.00   13.27 ^ vss_p_o[8] (out)
                                 13.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.27   data arrival time
-----------------------------------------------------------------------------
                                 26.48   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.43    0.32   11.70 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.43    0.00   11.70 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.55   12.25 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.38    0.00   12.25 v _270_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.76    0.46   12.71 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  0.76    0.00   12.71 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.56   13.26 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.35    0.00   13.26 ^ vss_n_o[5] (out)
                                 13.26   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.26   data arrival time
-----------------------------------------------------------------------------
                                 26.49   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.43    0.32   11.70 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.43    0.00   11.70 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.55   12.25 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.38    0.00   12.25 v _260_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.03    0.91    0.42   12.66 ^ _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  0.91    0.00   12.66 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.37    0.59   13.25 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.37    0.00   13.26 ^ vss_n_o[2] (out)
                                 13.26   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.26   data arrival time
-----------------------------------------------------------------------------
                                 26.49   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.43    0.32   11.70 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.43    0.00   11.70 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.55   12.25 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.38    0.00   12.25 v _266_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.73    0.45   12.70 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  0.73    0.00   12.70 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.55   13.25 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.34    0.00   13.25 ^ vss_n_o[4] (out)
                                 13.25   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.25   data arrival time
-----------------------------------------------------------------------------
                                 26.50   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.43    0.32   11.70 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.43    0.00   11.70 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.55   12.25 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.38    0.00   12.25 v _277_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.73    0.45   12.70 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  0.73    0.00   12.70 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.55   13.25 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.34    0.00   13.25 ^ vss_n_o[7] (out)
                                 13.25   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.25   data arrival time
-----------------------------------------------------------------------------
                                 26.50   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    1.17    0.86   11.82 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.17    0.00   11.83 ^ _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.34    0.15   11.98 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _121_ (net)
                  0.34    0.00   11.98 v _363_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.51    0.44   12.42 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.51    0.00   12.42 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.37    0.32   12.73 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.37    0.00   12.73 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   13.24 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.34    0.00   13.24 v vref_z_p_o[7] (out)
                                 13.24   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.24   data arrival time
-----------------------------------------------------------------------------
                                 26.51   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.48    0.33   11.70 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.48    0.00   11.70 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.44    0.59   12.29 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.44    0.00   12.29 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.55    0.43   12.72 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.55    0.00   12.72 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.51   13.23 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.34    0.00   13.23 ^ vcm_o[6] (out)
                                 13.23   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.23   data arrival time
-----------------------------------------------------------------------------
                                 26.52   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.48    0.33   11.70 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.48    0.00   11.70 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.44    0.59   12.29 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.44    0.00   12.29 v _379_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.53    0.42   12.71 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.53    0.00   12.71 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.51   13.23 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.35    0.00   13.23 ^ vcm_o[5] (out)
                                 13.23   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.23   data arrival time
-----------------------------------------------------------------------------
                                 26.52   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.48    0.33   11.70 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.48    0.00   11.70 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.44    0.59   12.29 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.44    0.01   12.30 v _383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.50    0.41   12.70 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.50    0.00   12.70 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.37    0.52   13.22 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.37    0.00   13.23 ^ vcm_o[9] (out)
                                 13.23   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.23   data arrival time
-----------------------------------------------------------------------------
                                 26.52   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.48    0.33   11.70 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.48    0.00   11.70 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.44    0.59   12.29 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.44    0.00   12.29 v _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.52    0.42   12.71 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.52    0.00   12.71 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.51   13.22 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.34    0.00   13.22 ^ vcm_o[3] (out)
                                 13.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.22   data arrival time
-----------------------------------------------------------------------------
                                 26.53   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.41    0.55   11.93 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.41    0.00   11.93 ^ _314_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.55    0.37   12.30 v _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.55    0.00   12.30 v _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.44    0.42   12.72 ^ _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.44    0.00   12.72 ^ output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   13.21 ^ output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.34    0.00   13.21 ^ vss_p_o[6] (out)
                                 13.21   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.21   data arrival time
-----------------------------------------------------------------------------
                                 26.54   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.43    0.32   11.70 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.43    0.00   11.70 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    1.12    0.45   12.15 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  1.12    0.00   12.15 ^ _371_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.62    0.48   12.63 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  0.62    0.00   12.63 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.57   13.20 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.35    0.00   13.20 v vref_z_p_o[10] (out)
                                 13.20   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.20   data arrival time
-----------------------------------------------------------------------------
                                 26.55   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.41    0.55   11.93 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.41    0.00   11.93 ^ _305_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.41    0.32   12.25 v _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.41    0.00   12.25 v _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.50    0.44   12.69 ^ _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.50    0.00   12.69 ^ output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   13.20 ^ output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.34    0.00   13.20 ^ vss_p_o[3] (out)
                                 13.20   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.20   data arrival time
-----------------------------------------------------------------------------
                                 26.55   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    1.17    0.86   11.82 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.17    0.00   11.83 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.39    0.20   12.03 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.39    0.00   12.03 v _337_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.51    0.45   12.48 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.51    0.00   12.48 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.29    0.23   12.71 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.29    0.00   12.71 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   13.19 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.34    0.00   13.19 v vref_z_p_o[0] (out)
                                 13.19   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.48    0.33   11.70 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.48    0.00   11.70 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.44    0.59   12.29 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.44    0.00   12.29 v _376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.49    0.39   12.69 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.49    0.00   12.69 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.50   13.19 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.34    0.00   13.19 ^ vcm_o[2] (out)
                                 13.19   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.48    0.33   11.70 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.48    0.00   11.70 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.44    0.59   12.29 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.44    0.00   12.29 v _375_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.48    0.39   12.69 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.48    0.00   12.69 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.50   13.19 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.34    0.00   13.19 ^ vcm_o[1] (out)
                                 13.19   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.43    0.32   11.70 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.43    0.00   11.70 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.55   12.25 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.38    0.00   12.25 v _274_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.62    0.40   12.65 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  0.62    0.00   12.65 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.53   13.18 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.34    0.00   13.18 ^ vss_n_o[6] (out)
                                 13.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.18   data arrival time
-----------------------------------------------------------------------------
                                 26.57   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    1.17    0.86   11.82 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.17    0.00   11.83 ^ _351_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.33    0.13   11.96 v _351_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _113_ (net)
                  0.33    0.00   11.96 v _352_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.51    0.43   12.39 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.51    0.00   12.39 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.34    0.28   12.66 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.34    0.00   12.66 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   13.17 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.34    0.00   13.17 v vref_z_p_o[4] (out)
                                 13.17   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.17   data arrival time
-----------------------------------------------------------------------------
                                 26.58   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.48    0.33   11.70 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.48    0.00   11.70 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.44    0.59   12.29 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.44    0.00   12.29 v _374_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.46    0.37   12.66 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.46    0.00   12.66 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.50   13.16 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.34    0.00   13.16 ^ vcm_o[0] (out)
                                 13.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.16   data arrival time
-----------------------------------------------------------------------------
                                 26.59   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.43    0.32   11.70 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.43    0.00   11.70 v _336_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.04    1.22    0.84   12.54 ^ _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  1.22    0.00   12.54 ^ output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.61   13.16 ^ output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.35    0.00   13.16 ^ vss_p_o[10] (out)
                                 13.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.16   data arrival time
-----------------------------------------------------------------------------
                                 26.59   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.48    0.33   11.70 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.48    0.00   11.70 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.44    0.59   12.29 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.44    0.00   12.29 v _381_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.41    0.34   12.64 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.41    0.00   12.64 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.49   13.13 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.35    0.00   13.13 ^ vcm_o[7] (out)
                                 13.13   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.13   data arrival time
-----------------------------------------------------------------------------
                                 26.62   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.41    0.55   11.93 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.41    0.00   11.93 ^ _308_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.40    0.29   12.22 v _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.40    0.00   12.22 v _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.46    0.41   12.62 ^ _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.46    0.00   12.62 ^ output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   13.13 ^ output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.34    0.00   13.13 ^ vss_p_o[4] (out)
                                 13.13   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.13   data arrival time
-----------------------------------------------------------------------------
                                 26.62   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.48    0.33   11.70 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.48    0.00   11.70 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.44    0.59   12.29 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.44    0.01   12.30 v _382_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.39    0.33   12.63 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.39    0.00   12.63 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.50   13.12 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.36    0.00   13.13 ^ vcm_o[8] (out)
                                 13.13   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.13   data arrival time
-----------------------------------------------------------------------------
                                 26.62   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.41    0.55   11.93 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.41    0.00   11.93 ^ _301_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.38    0.29   12.22 v _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.38    0.00   12.22 v _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.42    0.37   12.60 ^ _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.42    0.00   12.60 ^ output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49   13.09 ^ output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.34    0.00   13.09 ^ vss_p_o[2] (out)
                                 13.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.09   data arrival time
-----------------------------------------------------------------------------
                                 26.66   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.41    0.55   11.93 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.41    0.00   11.93 ^ _311_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.43    0.34   12.26 v _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.43    0.00   12.26 v _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.37    0.34   12.61 ^ _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.37    0.00   12.61 ^ output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   13.09 ^ output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.34    0.00   13.09 ^ vss_p_o[5] (out)
                                 13.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.09   data arrival time
-----------------------------------------------------------------------------
                                 26.66   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    1.17    0.86   11.82 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.17    0.00   11.83 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.39    0.20   12.03 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.39    0.00   12.03 v _291_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.45    0.32   12.35 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.45    0.00   12.35 ^ _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.38    0.22   12.57 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.38    0.00   12.57 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.52   13.09 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.35    0.00   13.09 v vss_p_o[0] (out)
                                 13.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.09   data arrival time
-----------------------------------------------------------------------------
                                 26.66   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.43    0.32   11.70 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.43    0.00   11.70 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.55   12.25 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.38    0.00   12.25 v _283_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.41    0.33   12.57 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.41    0.00   12.57 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49   13.06 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.34    0.00   13.07 ^ vss_n_o[9] (out)
                                 13.07   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.07   data arrival time
-----------------------------------------------------------------------------
                                 26.68   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.41    0.55   11.93 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.41    0.00   11.93 ^ _296_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.35    0.30   12.23 v _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.35    0.00   12.23 v _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.36    0.32   12.55 ^ _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.36    0.00   12.55 ^ output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.37    0.50   13.05 ^ output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.37    0.00   13.05 ^ vss_p_o[1] (out)
                                 13.05   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.05   data arrival time
-----------------------------------------------------------------------------
                                 26.70   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.43    0.32   11.70 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.43    0.00   11.70 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.55   12.25 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.38    0.00   12.25 v _280_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.38    0.31   12.56 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.38    0.00   12.56 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.34    0.49   13.05 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.34    0.00   13.05 ^ vss_n_o[8] (out)
                                 13.05   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.05   data arrival time
-----------------------------------------------------------------------------
                                 26.70   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.06    1.17    0.86   11.82 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.17    0.00   11.83 ^ _341_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.34    0.15   11.98 v _341_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _106_ (net)
                  0.34    0.00   11.98 v _342_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.25    0.25   12.23 ^ _342_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _107_ (net)
                  0.25    0.00   12.23 ^ _344_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.33    0.29   12.52 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.33    0.00   12.52 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   13.01 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.34    0.00   13.01 v vref_z_p_o[1] (out)
                                 13.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.01   data arrival time
-----------------------------------------------------------------------------
                                 26.73   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.43    0.32   11.70 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.43    0.00   11.70 v _368_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.49    0.40   12.09 ^ _368_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _125_ (net)
                  0.49    0.00   12.09 ^ _370_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.02    0.43    0.35   12.45 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.43    0.00   12.45 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.52   12.97 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.34    0.00   12.97 v vref_z_p_o[9] (out)
                                 12.97   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.97   data arrival time
-----------------------------------------------------------------------------
                                 26.78   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.43    0.32   11.70 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.43    0.00   11.70 v _348_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.47    0.38   12.08 ^ _348_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _111_ (net)
                  0.47    0.00   12.08 ^ _350_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.40    0.33   12.40 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.40    0.00   12.40 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.52   12.92 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.34    0.00   12.92 v vref_z_p_o[3] (out)
                                 12.92   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.92   data arrival time
-----------------------------------------------------------------------------
                                 26.83   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.43    0.32   11.70 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.43    0.00   11.70 v _345_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.43    0.36   12.06 ^ _345_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _109_ (net)
                  0.43    0.00   12.06 ^ _347_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.39    0.31   12.37 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.39    0.00   12.37 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   12.88 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.34    0.00   12.88 v vref_z_p_o[2] (out)
                                 12.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.88   data arrival time
-----------------------------------------------------------------------------
                                 26.87   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.20    0.12   10.12 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.20    0.00   10.12 v input16/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.20    0.30   10.42 v input16/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net16 (net)
                  0.20    0.00   10.42 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.03    0.50    0.94   11.36 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.50    0.00   11.36 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.16    0.50   11.86 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.16    0.00   11.86 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.45    0.45   12.31 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.45    0.00   12.31 v output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.53   12.84 v output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.34    0.00   12.84 v vref_z_n_o[8] (out)
                                 12.84   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.84   data arrival time
-----------------------------------------------------------------------------
                                 26.91   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.14    0.07   10.07 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.14    0.00   10.07 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.31   10.39 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.25    0.00   10.39 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.30    0.57   10.96 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.30    0.00   10.96 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.19    0.48   11.44 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.19    0.00   11.44 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.36    0.40   11.84 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.36    0.00   11.84 v _332_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.54    0.42   12.26 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.54    0.00   12.26 ^ output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.52   12.78 ^ output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.34    0.00   12.78 ^ vss_p_o[9] (out)
                                 12.78   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.78   data arrival time
-----------------------------------------------------------------------------
                                 26.97   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.48    0.33   11.70 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.48    0.00   11.70 v _384_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.02    0.64    0.50   12.20 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  0.64    0.00   12.20 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.37    0.55   12.75 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.37    0.00   12.75 ^ vcm_o[10] (out)
                                 12.75   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.75   data arrival time
-----------------------------------------------------------------------------
                                 27.00   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.43    0.32   11.70 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.43    0.00   11.70 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    1.12    0.45   12.15 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  1.12    0.00   12.15 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.60   12.75 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.35    0.00   12.75 ^ vss_n_o[10] (out)
                                 12.75   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.75   data arrival time
-----------------------------------------------------------------------------
                                 27.00   slack (MET)


Startpoint: vcm_o_i[7] (input port clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.13    0.07   10.07 v vcm_o_i[7] (in)
                                         vcm_o_i[7] (net)
                  0.13    0.00   10.07 v input15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.27   10.34 v input15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net15 (net)
                  0.18    0.00   10.34 v _276_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.02    0.42    0.86   11.20 v _276_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _068_ (net)
                  0.42    0.00   11.20 v _317_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.16    0.48   11.68 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.16    0.00   11.68 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.52    0.50   12.17 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.52    0.00   12.17 v output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.54   12.72 v output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.34    0.00   12.72 v vref_z_n_o[7] (out)
                                 12.72   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.72   data arrival time
-----------------------------------------------------------------------------
                                 27.03   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.56   11.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.33 ^ _405_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01    0.28    0.44   11.77 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.28    0.00   11.78 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.31    0.37   12.14 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.31    0.00   12.14 ^ output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.37    0.49   12.63 ^ output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.37    0.00   12.63 ^ en_offset_cal_o (out)
                                 12.63   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.63   data arrival time
-----------------------------------------------------------------------------
                                 27.12   slack (MET)


Startpoint: en_vcm_sw_o_i (input port clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.02    0.32    0.17   10.17 ^ en_vcm_sw_o_i (in)
                                         en_vcm_sw_o_i (net)
                  0.32    0.00   10.17 ^ input3/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.39    0.42   10.59 ^ input3/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net3 (net)
                  0.39    0.00   10.59 ^ _403_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.05    0.80    0.62   11.21 v _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _143_ (net)
                  0.80    0.00   11.21 v _404_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.03    0.97    0.79   12.00 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  0.97    0.00   12.01 ^ output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.35    0.58   12.59 ^ output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.35    0.00   12.59 ^ sample_o (out)
                                 12.59   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.59   data arrival time
-----------------------------------------------------------------------------
                                 27.16   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.36   10.42 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.32    0.00   10.42 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.29    0.53   10.96 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.29    0.00   10.96 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.52    0.41   11.37 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.52    0.00   11.37 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.41    0.55   11.93 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.41    0.00   11.93 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.37    0.50   12.43 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.37    0.00   12.43 ^ vcm_dummy_o (out)
                                 12.43   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.43   data arrival time
-----------------------------------------------------------------------------
                                 27.32   slack (MET)


Startpoint: vcm_o_i[1] (input port clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.16    0.09   10.09 v vcm_o_i[1] (in)
                                         vcm_o_i[1] (net)
                  0.16    0.00   10.09 v input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.24   10.33 v input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net9 (net)
                  0.14    0.00   10.33 v _256_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.31    0.54   10.87 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _054_ (net)
                  0.31    0.00   10.87 v _293_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.16    0.45   11.31 v _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.16    0.00   11.31 v _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.56    0.53   11.84 v _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  0.56    0.00   11.84 v output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.55   12.39 v output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.34    0.00   12.40 v vref_z_n_o[1] (out)
                                 12.40   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.40   data arrival time
-----------------------------------------------------------------------------
                                 27.35   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.14    0.07   10.07 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.14    0.00   10.07 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.31   10.39 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.25    0.00   10.39 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.30    0.57   10.96 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.30    0.00   10.96 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.19    0.48   11.44 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.19    0.00   11.44 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.36    0.40   11.84 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.36    0.00   11.84 v output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.51   12.35 v output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.35    0.00   12.35 v vref_z_n_o[9] (out)
                                 12.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.35   data arrival time
-----------------------------------------------------------------------------
                                 27.40   slack (MET)


Startpoint: vcm_o_i[6] (input port clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vcm_o_i[6] (in)
                                         vcm_o_i[6] (net)
                  0.11    0.00   10.06 v input14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.26   10.32 v input14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net14 (net)
                  0.18    0.00   10.32 v _272_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.03    1.30    0.87   11.19 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _065_ (net)
                  1.30    0.00   11.19 ^ _313_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    0.73    0.51   11.70 v _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  0.73    0.00   11.70 v output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.59   12.29 v output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.35    0.00   12.30 v vref_z_n_o[6] (out)
                                 12.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.30   data arrival time
-----------------------------------------------------------------------------
                                 27.45   slack (MET)


Startpoint: vcm_o_i[5] (input port clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.19    0.11   10.11 v vcm_o_i[5] (in)
                                         vcm_o_i[5] (net)
                  0.19    0.00   10.11 v input13/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.28   10.39 v input13/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net13 (net)
                  0.18    0.00   10.39 v _268_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.02    0.92    0.64   11.03 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _062_ (net)
                  0.92    0.00   11.03 ^ _310_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.67    0.46   11.48 v _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  0.67    0.00   11.48 v output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.58   12.06 v output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.35    0.00   12.06 v vref_z_n_o[5] (out)
                                 12.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                 27.69   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.19    0.09   10.09 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.19    0.00   10.09 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.04    0.74    0.61   10.70 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  0.74    0.00   10.70 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01    0.26    0.55   11.25 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.26    0.00   11.25 ^ _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.22    0.31   11.56 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.22    0.00   11.56 ^ output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.37    0.46   12.02 ^ output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.37    0.00   12.02 ^ offset_cal_cycle (out)
                                 12.02   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.02   data arrival time
-----------------------------------------------------------------------------
                                 27.73   slack (MET)


Startpoint: vcm_o_i[10] (input port clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.19    0.11   10.11 v vcm_o_i[10] (in)
                                         vcm_o_i[10] (net)
                  0.19    0.00   10.11 v input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.18    0.28   10.39 v input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net8 (net)
                  0.18    0.00   10.39 v _334_/A2 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.01    0.23    0.64   11.02 v _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.23    0.00   11.02 v _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.38    0.42   11.45 v _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.38    0.00   11.45 v output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   11.96 v output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.34    0.00   11.96 v vref_z_n_o[10] (out)
                                 11.96   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.96   data arrival time
-----------------------------------------------------------------------------
                                 27.79   slack (MET)


Startpoint: vcm_o_i[0] (input port clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.15    0.08   10.08 v vcm_o_i[0] (in)
                                         vcm_o_i[0] (net)
                  0.15    0.00   10.08 v input7/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.33 v input7/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net7 (net)
                  0.16    0.00   10.33 v _249_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.77    0.54   10.87 ^ _249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _048_ (net)
                  0.77    0.00   10.87 ^ _286_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    0.68    0.51   11.38 v _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  0.68    0.00   11.38 v output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.58   11.96 v output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.35    0.00   11.96 v vref_z_n_o[0] (out)
                                 11.96   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.96   data arrival time
-----------------------------------------------------------------------------
                                 27.79   slack (MET)


Startpoint: vcm_o_i[4] (input port clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.16    0.09   10.09 v vcm_o_i[4] (in)
                                         vcm_o_i[4] (net)
                  0.16    0.00   10.09 v input12/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.28   10.36 v input12/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net12 (net)
                  0.19    0.00   10.36 v _264_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.02    0.90    0.63   10.99 ^ _264_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _059_ (net)
                  0.90    0.00   10.99 ^ _307_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.53    0.39   11.38 v _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.53    0.00   11.38 v output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.55   11.93 v output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.34    0.00   11.93 v vref_z_n_o[4] (out)
                                 11.93   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.93   data arrival time
-----------------------------------------------------------------------------
                                 27.82   slack (MET)


Startpoint: vcm_o_i[2] (input port clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.15    0.08   10.08 v vcm_o_i[2] (in)
                                         vcm_o_i[2] (net)
                  0.15    0.00   10.08 v input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.36    0.39   10.47 v input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net10 (net)
                  0.36    0.00   10.47 v _298_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.61    0.45   10.92 ^ _298_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _082_ (net)
                  0.61    0.00   10.92 ^ _299_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.57    0.42   11.34 v _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  0.57    0.00   11.34 v output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.56   11.90 v output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.35    0.00   11.90 v vref_z_n_o[2] (out)
                                 11.90   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.90   data arrival time
-----------------------------------------------------------------------------
                                 27.85   slack (MET)


Startpoint: vcm_o_i[3] (input port clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.16    0.08   10.08 v vcm_o_i[3] (in)
                                         vcm_o_i[3] (net)
                  0.16    0.00   10.08 v input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.26    0.33   10.41 v input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net11 (net)
                  0.26    0.00   10.41 v _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.66    0.47   10.88 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _085_ (net)
                  0.66    0.00   10.88 ^ _304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.56    0.39   11.27 v _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.56    0.00   11.27 v output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.55   11.83 v output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.34    0.00   11.83 v vref_z_n_o[3] (out)
                                 11.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.83   data arrival time
-----------------------------------------------------------------------------
                                 27.92   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.69 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.08    0.44    1.03    1.71 v _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  0.44    0.00    1.72 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.11    0.48    0.62    2.33 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.48    0.01    2.34 v _238_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.09    0.44    0.59    2.93 v _238_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _039_ (net)
                  0.44    0.00    2.93 v _239_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.39    0.55    3.48 v _239_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _040_ (net)
                  0.39    0.00    3.48 v _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.95    0.66    4.14 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.95    0.00    4.14 ^ output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.45    0.53    4.67 ^ output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.45    0.00    4.67 ^ data[5] (out)
                                  4.67   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -4.67   data arrival time
-----------------------------------------------------------------------------
                                 35.08   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.69 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.69 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.99    1.46    2.15 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.99    0.00    2.15 ^ _248_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.60    0.52    2.67 v _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _047_ (net)
                  0.60    0.00    2.67 v _407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.04    0.74    0.64    3.32 ^ _407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _145_ (net)
                  0.74    0.00    3.32 ^ _408_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.41    0.28    3.60 v _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _146_ (net)
                  0.41    0.00    3.60 v _415_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.68    0.51    4.11 ^ _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  0.68    0.00    4.11 ^ output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.54    4.66 ^ output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.36    0.00    4.66 ^ en_vcm_sw_o (out)
                                  4.66   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -4.66   data arrival time
-----------------------------------------------------------------------------
                                 35.09   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.07    0.59    1.25    1.95 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.59    0.00    1.95 ^ _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.04    0.41    0.36    2.31 v _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _140_ (net)
                  0.41    0.00    2.31 v _399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     7    0.08    0.77    0.58    2.89 ^ _399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _141_ (net)
                  0.77    0.00    2.90 ^ _401_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.29    0.19    3.08 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.29    0.00    3.08 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.36    0.43    3.51 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.36    0.00    3.51 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.31    0.51    4.02 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.31    0.00    4.02 v clk_data (out)
                                  4.02   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -4.02   data arrival time
-----------------------------------------------------------------------------
                                 35.73   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.27    0.69 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.69 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.27    0.99    1.69 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.27    0.00    1.69 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.39    0.49    2.18 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.39    0.00    2.18 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.39    0.52    2.70 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.39    0.00    2.70 ^ _223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.20    0.16    2.86 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _029_ (net)
                  0.20    0.00    2.86 v _224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.41    0.26    3.12 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.41    0.00    3.12 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.46    0.50    3.62 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.46    0.00    3.62 ^ data[0] (out)
                                  3.62   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.62   data arrival time
-----------------------------------------------------------------------------
                                 36.13   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.27    0.69 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.69 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.27    0.99    1.69 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.27    0.00    1.69 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.39    0.49    2.18 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.39    0.00    2.18 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.39    0.52    2.70 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.39    0.00    2.70 ^ _227_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.48    0.23    2.93 v _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.48    0.00    2.93 v output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.53    3.46 v output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.29    0.00    3.46 v data[1] (out)
                                  3.46   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.46   data arrival time
-----------------------------------------------------------------------------
                                 36.29   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.27    0.69 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.69 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.68    1.27    1.96 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.68    0.00    1.96 ^ _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.57    0.50    2.46 v _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.57    0.00    2.46 v _229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.28    0.30    2.76 ^ _229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _033_ (net)
                  0.28    0.00    2.76 ^ _230_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.30    0.19    2.95 v _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.30    0.00    2.95 v output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.29    0.48    3.43 v output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.29    0.00    3.43 v data[2] (out)
                                  3.43   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.43   data arrival time
-----------------------------------------------------------------------------
                                 36.32   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.27    0.69 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.69 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.27    0.99    1.69 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.27    0.00    1.69 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.39    0.49    2.18 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.39    0.00    2.18 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.39    0.52    2.70 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.39    0.00    2.70 ^ _233_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.38    0.18    2.88 v _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.38    0.00    2.88 v output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.50    3.38 v output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.29    0.00    3.38 v data[3] (out)
                                  3.38   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.38   data arrival time
-----------------------------------------------------------------------------
                                 36.37   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.27    0.69 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.69 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.27    0.99    1.69 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.27    0.00    1.69 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.39    0.49    2.18 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.39    0.00    2.18 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.39    0.52    2.70 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.39    0.00    2.70 ^ _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.36    0.17    2.87 v _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.36    0.00    2.87 v output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.50    3.37 v output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.29    0.00    3.37 v data[4] (out)
                                  3.37   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.37   data arrival time
-----------------------------------------------------------------------------
                                 36.38   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.27    0.14   10.14 ^ comp_p (in)
                                         comp_p (net)
                  0.27    0.00   10.14 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.59    0.52   10.66 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.59    0.00   10.66 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.37    0.33   10.99 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.37    0.00   10.99 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.82    0.61   11.59 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.82    0.00   11.59 ^ _494_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.32   11.92 ^ _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.11    0.00   11.92 ^ _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.13    0.21   12.13 ^ _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.13    0.00   12.13 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.13   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25   50.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.62 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                         -0.30   50.08   library setup time
                                 50.08   data required time
-----------------------------------------------------------------------------
                                 50.08   data required time
                                -12.13   data arrival time
-----------------------------------------------------------------------------
                                 37.95   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.27    0.14   10.14 ^ comp_p (in)
                                         comp_p (net)
                  0.27    0.00   10.14 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.59    0.52   10.66 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.59    0.00   10.66 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.37    0.33   10.99 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.37    0.00   10.99 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.82    0.61   11.59 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.82    0.00   11.59 ^ _429_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.32   11.91 ^ _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.11    0.00   11.91 ^ _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.20   12.12 ^ _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.11    0.00   12.12 ^ _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.12   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00   50.62 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                         -0.30   50.07   library setup time
                                 50.07   data required time
-----------------------------------------------------------------------------
                                 50.07   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                 37.95   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.27    0.14   10.14 ^ comp_p (in)
                                         comp_p (net)
                  0.27    0.00   10.14 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.59    0.52   10.66 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.59    0.00   10.66 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.37    0.33   10.99 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.37    0.00   10.99 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.82    0.61   11.59 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.82    0.00   11.59 ^ _506_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.32   11.91 ^ _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.11    0.00   11.91 ^ _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.20   12.12 ^ _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.11    0.00   12.12 ^ _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.12   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25   50.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.62 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                         -0.30   50.08   library setup time
                                 50.08   data required time
-----------------------------------------------------------------------------
                                 50.08   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                 37.96   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.27    0.14   10.14 ^ comp_p (in)
                                         comp_p (net)
                  0.27    0.00   10.14 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.59    0.52   10.66 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.59    0.00   10.66 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.37    0.33   10.99 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.37    0.00   10.99 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.82    0.61   11.59 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.82    0.00   11.59 ^ _420_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.34    0.20   11.79 v _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _155_ (net)
                  0.34    0.00   11.79 v _421_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.29    0.27   12.06 ^ _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.29    0.00   12.06 ^ _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00   50.62 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                         -0.33   50.04   library setup time
                                 50.04   data required time
-----------------------------------------------------------------------------
                                 50.04   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                 37.98   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.27    0.14   10.14 ^ comp_p (in)
                                         comp_p (net)
                  0.27    0.00   10.14 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.59    0.52   10.66 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.59    0.00   10.66 ^ _484_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.52    0.32   10.97 v _484_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _200_ (net)
                  0.52    0.00   10.97 v _485_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.65    0.38   11.35 ^ _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.65    0.00   11.35 ^ _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.63 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.38   clock uncertainty
                          0.00   50.38   clock reconvergence pessimism
                         -0.38   49.99   library setup time
                                 49.99   data required time
-----------------------------------------------------------------------------
                                 49.99   data required time
                                -11.35   data arrival time
-----------------------------------------------------------------------------
                                 38.64   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.27    0.14   10.14 ^ comp_p (in)
                                         comp_p (net)
                  0.27    0.00   10.14 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.59    0.52   10.66 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.59    0.00   10.66 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.37    0.33   10.99 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.37    0.00   10.99 v _425_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.32    0.29   11.28 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.32    0.00   11.28 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.28   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00   50.62 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                         -0.34   50.03   library setup time
                                 50.03   data required time
-----------------------------------------------------------------------------
                                 50.03   data required time
                                -11.28   data arrival time
-----------------------------------------------------------------------------
                                 38.75   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.27    0.14   10.14 ^ comp_p (in)
                                         comp_p (net)
                  0.27    0.00   10.14 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.59    0.52   10.66 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.59    0.00   10.66 ^ _448_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.32   10.98 ^ _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.12    0.00   10.98 ^ _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.24   11.22 ^ _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.16    0.00   11.22 ^ _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00   50.62 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                         -0.31   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                -11.22   data arrival time
-----------------------------------------------------------------------------
                                 38.84   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.27    0.14   10.14 ^ comp_p (in)
                                         comp_p (net)
                  0.27    0.00   10.14 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.59    0.52   10.66 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.59    0.00   10.66 ^ _453_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.15    0.34   11.00 ^ _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.15    0.00   11.00 ^ _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.13    0.23   11.23 ^ _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.13    0.00   11.23 ^ _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.23   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.62 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                         -0.30   50.07   library setup time
                                 50.07   data required time
-----------------------------------------------------------------------------
                                 50.07   data required time
                                -11.23   data arrival time
-----------------------------------------------------------------------------
                                 38.85   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.27    0.14   10.14 ^ comp_p (in)
                                         comp_p (net)
                  0.27    0.00   10.14 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.59    0.52   10.66 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.59    0.00   10.66 ^ _489_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.13    0.33   10.98 ^ _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.13    0.00   10.98 ^ _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.15    0.23   11.22 ^ _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.15    0.00   11.22 ^ _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.62 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                         -0.30   50.07   library setup time
                                 50.07   data required time
-----------------------------------------------------------------------------
                                 50.07   data required time
                                -11.22   data arrival time
-----------------------------------------------------------------------------
                                 38.85   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.27    0.14   10.14 ^ comp_p (in)
                                         comp_p (net)
                  0.27    0.00   10.14 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.59    0.52   10.66 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.59    0.00   10.66 ^ _436_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.12    0.33   10.98 ^ _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.12    0.00   10.98 ^ _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.13    0.22   11.20 ^ _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.13    0.00   11.20 ^ _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.20   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25   50.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.62 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                         -0.30   50.08   library setup time
                                 50.08   data required time
-----------------------------------------------------------------------------
                                 50.08   data required time
                                -11.20   data arrival time
-----------------------------------------------------------------------------
                                 38.87   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.27    0.14   10.14 ^ comp_p (in)
                                         comp_p (net)
                  0.27    0.00   10.14 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.59    0.52   10.66 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.59    0.00   10.66 ^ _502_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.13    0.33   10.99 ^ _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.13    0.00   10.99 ^ _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.21   11.20 ^ _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.12    0.00   11.20 ^ _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.20   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25   50.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.62 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                         -0.30   50.08   library setup time
                                 50.08   data required time
-----------------------------------------------------------------------------
                                 50.08   data required time
                                -11.20   data arrival time
-----------------------------------------------------------------------------
                                 38.87   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.27    0.14   10.14 ^ comp_p (in)
                                         comp_p (net)
                  0.27    0.00   10.14 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.59    0.52   10.66 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.59    0.00   10.66 ^ _442_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   10.97 ^ _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.10    0.00   10.97 ^ _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.21   11.18 ^ _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.12    0.00   11.18 ^ _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25   50.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.62 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                         -0.30   50.08   library setup time
                                 50.08   data required time
-----------------------------------------------------------------------------
                                 50.08   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.61   11.37 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.38 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.38   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00   50.62 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.38   data arrival time
-----------------------------------------------------------------------------
                                 39.16   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.61   11.37 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.38 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.38   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00   50.62 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.38   data arrival time
-----------------------------------------------------------------------------
                                 39.16   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.61   11.37 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.38 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.38   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00   50.62 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.38   data arrival time
-----------------------------------------------------------------------------
                                 39.16   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.61   11.37 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.38 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.38   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00   50.62 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.38   data arrival time
-----------------------------------------------------------------------------
                                 39.16   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.61   11.37 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.38 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.38   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25   50.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.62 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.38   data arrival time
-----------------------------------------------------------------------------
                                 39.17   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.61   11.37 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.38 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.38   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25   50.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.62 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.38   data arrival time
-----------------------------------------------------------------------------
                                 39.17   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.61   11.37 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.38 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.38   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25   50.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.62 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.38   data arrival time
-----------------------------------------------------------------------------
                                 39.17   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.61   11.37 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.38 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.38   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25   50.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.62 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.38   data arrival time
-----------------------------------------------------------------------------
                                 39.17   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.61   11.37 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.38 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.38   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25   50.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.62 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.38   data arrival time
-----------------------------------------------------------------------------
                                 39.17   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.61   11.37 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.38 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.38   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25   50.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.62 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.38   data arrival time
-----------------------------------------------------------------------------
                                 39.17   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.63    0.57   11.34 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.63    0.00   11.34 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.63 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.38   clock uncertainty
                          0.00   50.38   clock reconvergence pessimism
                          0.14   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.34   data arrival time
-----------------------------------------------------------------------------
                                 39.18   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.63    0.57   11.34 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.63    0.00   11.34 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.63 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.38   clock uncertainty
                          0.00   50.38   clock reconvergence pessimism
                          0.14   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.34   data arrival time
-----------------------------------------------------------------------------
                                 39.18   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.63    0.57   11.34 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.63    0.00   11.34 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.63 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.38   clock uncertainty
                          0.00   50.38   clock reconvergence pessimism
                          0.14   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.34   data arrival time
-----------------------------------------------------------------------------
                                 39.18   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.63    0.57   11.34 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.63    0.00   11.34 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.63 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.38   clock uncertainty
                          0.00   50.38   clock reconvergence pessimism
                          0.14   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.34   data arrival time
-----------------------------------------------------------------------------
                                 39.18   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.63    0.57   11.34 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.63    0.00   11.34 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.63 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.38   clock uncertainty
                          0.00   50.38   clock reconvergence pessimism
                          0.14   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.34   data arrival time
-----------------------------------------------------------------------------
                                 39.18   slack (MET)


Startpoint: start (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ start (in)
                                         start (net)
                  0.14    0.00   10.06 ^ input6/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.25   10.31 ^ input6/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net6 (net)
                  0.18    0.00   10.31 ^ _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.35    0.22   10.53 v _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _131_ (net)
                  0.35    0.00   10.53 v _389_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.37    0.30   10.83 ^ _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.37    0.00   10.83 ^ _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.63 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.38   clock uncertainty
                          0.00   50.38   clock reconvergence pessimism
                         -0.35   50.03   library setup time
                                 50.03   data required time
-----------------------------------------------------------------------------
                                 50.03   data required time
                                -10.83   data arrival time
-----------------------------------------------------------------------------
                                 39.20   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.63    0.57   11.34 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.63    0.00   11.34 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.63 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.38   clock uncertainty
                          0.00   50.38   clock reconvergence pessimism
                          0.16   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.34   data arrival time
-----------------------------------------------------------------------------
                                 39.20   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.63    0.57   11.34 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.63    0.00   11.34 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.63 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.38   clock uncertainty
                          0.00   50.38   clock reconvergence pessimism
                          0.16   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.34   data arrival time
-----------------------------------------------------------------------------
                                 39.21   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.56   11.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.33 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.62 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.16   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.33   data arrival time
-----------------------------------------------------------------------------
                                 39.21   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.56   11.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.33 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.62 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.16   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.33   data arrival time
-----------------------------------------------------------------------------
                                 39.21   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.56   11.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.33 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.63 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.38   clock uncertainty
                          0.00   50.38   clock reconvergence pessimism
                          0.16   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.33   data arrival time
-----------------------------------------------------------------------------
                                 39.21   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.56   11.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.33 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.62 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.18   50.55   library recovery time
                                 50.55   data required time
-----------------------------------------------------------------------------
                                 50.55   data required time
                                -11.33   data arrival time
-----------------------------------------------------------------------------
                                 39.22   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.56   11.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.33 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.62 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.18   50.56   library recovery time
                                 50.56   data required time
-----------------------------------------------------------------------------
                                 50.56   data required time
                                -11.33   data arrival time
-----------------------------------------------------------------------------
                                 39.22   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.56   11.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.33 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.62 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.18   50.55   library recovery time
                                 50.55   data required time
-----------------------------------------------------------------------------
                                 50.55   data required time
                                -11.33   data arrival time
-----------------------------------------------------------------------------
                                 39.23   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.56   11.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.33 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.62 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.18   50.56   library recovery time
                                 50.56   data required time
-----------------------------------------------------------------------------
                                 50.56   data required time
                                -11.33   data arrival time
-----------------------------------------------------------------------------
                                 39.23   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.56   11.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.33 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.62 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.18   50.56   library recovery time
                                 50.56   data required time
-----------------------------------------------------------------------------
                                 50.56   data required time
                                -11.33   data arrival time
-----------------------------------------------------------------------------
                                 39.23   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.53    0.56   11.33 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.53    0.00   11.33 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.62 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.18   50.56   library recovery time
                                 50.56   data required time
-----------------------------------------------------------------------------
                                 50.56   data required time
                                -11.33   data arrival time
-----------------------------------------------------------------------------
                                 39.23   slack (MET)


Startpoint: single_ended (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.16    0.07   10.07 ^ single_ended (in)
                                         single_ended (net)
                  0.16    0.00   10.07 ^ input5/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.20    0.28   10.35 ^ input5/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net5 (net)
                  0.20    0.00   10.35 ^ _496_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.27    0.15   10.50 v _496_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _209_ (net)
                  0.27    0.00   10.50 v _497_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.31    0.25   10.76 ^ _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.31    0.00   10.76 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.76   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00   50.62 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                         -0.35   50.02   library setup time
                                 50.02   data required time
-----------------------------------------------------------------------------
                                 50.02   data required time
                                -10.76   data arrival time
-----------------------------------------------------------------------------
                                 39.27   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00   50.62 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.16   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -10.77   data arrival time
-----------------------------------------------------------------------------
                                 39.76   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00   50.62 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.16   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -10.77   data arrival time
-----------------------------------------------------------------------------
                                 39.76   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.67    1.30    2.00 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.67    0.00    2.00 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.40    0.32    2.32 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.40    0.00    2.32 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.39    0.58    2.91 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.39    0.00    2.91 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.93    0.66    3.57 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.93    0.00    3.57 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.40    0.61    4.18 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.40    0.00    4.18 ^ _471_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.59    0.40    4.58 v _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.59    0.00    4.58 v _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.03    0.56    0.50    5.08 ^ _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.56    0.00    5.09 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  5.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.62 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.04   50.41   clock reconvergence pessimism
                         -0.37   50.04   library setup time
                                 50.04   data required time
-----------------------------------------------------------------------------
                                 50.04   data required time
                                 -5.09   data arrival time
-----------------------------------------------------------------------------
                                 44.95   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.67    1.30    2.00 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.67    0.00    2.00 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.40    0.32    2.32 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.40    0.00    2.32 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.39    0.58    2.91 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.39    0.00    2.91 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.93    0.66    3.57 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.93    0.00    3.57 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.40    0.61    4.18 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.40    0.00    4.18 ^ _473_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.35    0.21    4.39 v _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.35    0.00    4.39 v _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.04    0.71    0.54    4.94 ^ _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.71    0.00    4.94 ^ _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.94   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.63 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.38   clock uncertainty
                          0.07   50.44   clock reconvergence pessimism
                         -0.40   50.05   library setup time
                                 50.05   data required time
-----------------------------------------------------------------------------
                                 50.05   data required time
                                 -4.94   data arrival time
-----------------------------------------------------------------------------
                                 45.10   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.67    1.30    2.00 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.67    0.00    2.00 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.40    0.32    2.32 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.40    0.00    2.32 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.39    0.58    2.91 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.39    0.00    2.91 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.93    0.66    3.57 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.93    0.00    3.57 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.40    0.61    4.18 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.40    0.00    4.18 ^ _463_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.47    0.36    4.55 v _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.47    0.00    4.55 v _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.36    0.33    4.88 ^ _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.36    0.00    4.88 ^ _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.62 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.04   50.41   clock reconvergence pessimism
                         -0.34   50.07   library setup time
                                 50.07   data required time
-----------------------------------------------------------------------------
                                 50.07   data required time
                                 -4.88   data arrival time
-----------------------------------------------------------------------------
                                 45.18   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.67    1.30    2.00 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.67    0.00    2.00 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.40    0.32    2.32 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.40    0.00    2.32 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.39    0.58    2.91 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.39    0.00    2.91 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.93    0.66    3.57 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.93    0.00    3.57 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.40    0.61    4.18 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.40    0.00    4.18 ^ _457_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.52    0.35    4.54 v _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.52    0.00    4.54 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.32    0.30    4.84 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.32    0.00    4.84 ^ _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.84   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.62 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.04   50.41   clock reconvergence pessimism
                         -0.34   50.08   library setup time
                                 50.08   data required time
-----------------------------------------------------------------------------
                                 50.08   data required time
                                 -4.84   data arrival time
-----------------------------------------------------------------------------
                                 45.24   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.67    1.30    2.00 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.67    0.00    2.00 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.40    0.32    2.32 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.40    0.00    2.32 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.39    0.58    2.91 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.39    0.00    2.91 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.93    0.66    3.57 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.93    0.00    3.57 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.40    0.61    4.18 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.40    0.00    4.18 ^ _475_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.44    0.33    4.51 v _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.44    0.00    4.51 v _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.30    0.28    4.79 ^ _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.30    0.00    4.79 ^ _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.79   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.63 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.38   clock uncertainty
                          0.07   50.44   clock reconvergence pessimism
                         -0.34   50.10   library setup time
                                 50.10   data required time
-----------------------------------------------------------------------------
                                 50.10   data required time
                                 -4.79   data arrival time
-----------------------------------------------------------------------------
                                 45.31   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.67    1.30    2.00 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.67    0.00    2.00 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.40    0.32    2.32 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.40    0.00    2.32 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.39    0.58    2.91 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.39    0.00    2.91 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.93    0.66    3.57 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.93    0.00    3.57 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.40    0.61    4.18 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.40    0.01    4.18 ^ _461_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.37    0.29    4.47 v _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.37    0.00    4.47 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.22    0.21    4.68 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.22    0.00    4.68 ^ _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.68   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.62 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.04   50.41   clock reconvergence pessimism
                         -0.33   50.09   library setup time
                                 50.09   data required time
-----------------------------------------------------------------------------
                                 50.09   data required time
                                 -4.68   data arrival time
-----------------------------------------------------------------------------
                                 45.41   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.67    1.30    2.00 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.67    0.00    2.00 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.40    0.32    2.32 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.40    0.00    2.32 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.39    0.58    2.91 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.39    0.00    2.91 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.93    0.66    3.57 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.93    0.00    3.57 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.40    0.61    4.18 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.40    0.01    4.19 ^ _467_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.25    0.16    4.35 v _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.25    0.00    4.35 v _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.36    0.30    4.65 ^ _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.36    0.00    4.65 ^ _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.65   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.62 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.04   50.41   clock reconvergence pessimism
                         -0.35   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                 -4.65   data arrival time
-----------------------------------------------------------------------------
                                 45.41   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.67    1.30    2.00 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.67    0.00    2.00 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.40    0.32    2.32 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.40    0.00    2.32 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.39    0.58    2.91 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.39    0.00    2.91 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.93    0.66    3.57 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.93    0.00    3.57 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.40    0.61    4.18 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.40    0.00    4.18 ^ _469_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.42    0.28    4.46 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.42    0.00    4.46 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.24    0.23    4.69 ^ _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.24    0.00    4.69 ^ _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.69   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.63 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.38   clock uncertainty
                          0.07   50.44   clock reconvergence pessimism
                         -0.33   50.11   library setup time
                                 50.11   data required time
-----------------------------------------------------------------------------
                                 50.11   data required time
                                 -4.69   data arrival time
-----------------------------------------------------------------------------
                                 45.42   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.67    1.30    2.00 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.67    0.00    2.00 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.40    0.32    2.32 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.40    0.00    2.32 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.39    0.58    2.91 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.39    0.00    2.91 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.93    0.66    3.57 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.93    0.00    3.57 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.40    0.61    4.18 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.40    0.01    4.19 ^ _459_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.30    0.13    4.32 v _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.30    0.00    4.32 v _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.31    0.29    4.60 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.31    0.00    4.60 ^ _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.60   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.62 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.04   50.41   clock reconvergence pessimism
                         -0.34   50.08   library setup time
                                 50.08   data required time
-----------------------------------------------------------------------------
                                 50.08   data required time
                                 -4.60   data arrival time
-----------------------------------------------------------------------------
                                 45.47   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.67    1.30    2.00 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.67    0.00    2.00 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.40    0.32    2.32 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.40    0.00    2.32 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.39    0.58    2.91 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.39    0.00    2.91 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.93    0.66    3.57 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.93    0.00    3.57 ^ _477_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.62    0.48    4.05 v _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.62    0.00    4.05 v _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.47    0.44    4.49 ^ _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.47    0.00    4.49 ^ _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.49   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.63 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.38   clock uncertainty
                          0.07   50.44   clock reconvergence pessimism
                         -0.37   50.08   library setup time
                                 50.08   data required time
-----------------------------------------------------------------------------
                                 50.08   data required time
                                 -4.49   data arrival time
-----------------------------------------------------------------------------
                                 45.59   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.67    1.30    2.00 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.67    0.00    2.00 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.40    0.32    2.32 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.40    0.00    2.32 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.39    0.58    2.91 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.39    0.00    2.91 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.93    0.66    3.57 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.93    0.00    3.57 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.40    0.61    4.18 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.40    0.01    4.19 ^ _465_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.30    0.16    4.34 v _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.30    0.00    4.34 v _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.16    0.15    4.49 ^ _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.16    0.00    4.49 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.49   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.06    0.12    0.25   50.62 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.62 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.04   50.41   clock reconvergence pessimism
                         -0.30   50.11   library setup time
                                 50.11   data required time
-----------------------------------------------------------------------------
                                 50.11   data required time
                                 -4.49   data arrival time
-----------------------------------------------------------------------------
                                 45.62   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00    0.69 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.08    0.73    1.34    2.02 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  0.73    0.00    2.03 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.11    0.48    0.63    2.66 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.48    0.01    2.67 ^ _392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.30    0.24    2.90 v _392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _134_ (net)
                  0.30    0.00    2.90 v _394_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.43    0.33    3.23 ^ _394_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _136_ (net)
                  0.43    0.00    3.23 ^ _397_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
     1    0.01    0.35    0.26    3.49 v _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
                                         _139_ (net)
                  0.35    0.00    3.49 v _400_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.01    0.70    0.48    3.97 ^ _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.70    0.00    3.97 ^ _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.97   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.63 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.38   clock uncertainty
                          0.04   50.42   clock reconvergence pessimism
                         -0.40   50.02   library setup time
                                 50.02   data required time
-----------------------------------------------------------------------------
                                 50.02   data required time
                                 -3.97   data arrival time
-----------------------------------------------------------------------------
                                 46.05   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.67    1.30    2.00 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.67    0.00    2.00 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.40    0.32    2.32 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.40    0.00    2.32 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.39    0.58    2.91 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.39    0.00    2.91 v _479_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.34    0.31    3.21 ^ _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.34    0.00    3.21 ^ _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.21   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00   50.62 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.04   50.41   clock reconvergence pessimism
                         -0.35   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                 46.84   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.19    0.10    0.10 ^ clk (in)
                                         clk (net)
                  0.19    0.00    0.10 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.42 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28    0.69 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.70 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.67    1.30    2.00 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.67    0.00    2.00 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.40    0.32    2.32 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.40    0.00    2.32 v _385_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.07    0.66    0.53    2.85 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _129_ (net)
                  0.66    0.00    2.85 ^ _386_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.40    0.31    3.16 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.40    0.00    3.16 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.38 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.63 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.63 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.38   clock uncertainty
                          0.07   50.44   clock reconvergence pessimism
                         -0.22   50.23   library setup time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                 47.07   slack (MET)



worst slack corner Typical: 12.9171
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Fastest Corner ===================================

Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.19 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.19 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.37    0.32   10.50 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.37    0.00   10.50 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.41    0.40   10.91 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.41    0.00   10.91 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.25 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.91   data arrival time
-----------------------------------------------------------------------------
                                 39.32   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.04    0.07    0.04   25.04 v clk (in)
                                         clk (net)
                  0.07    0.00   25.04 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.19   25.23 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   25.23 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.07    0.18   25.41 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   25.41 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.18    0.11   25.52 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.18    0.00   25.52 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    0.92    0.67   26.20 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  0.92    0.00   26.20 ^ en_comp (out)
                                 26.20   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -26.20   data arrival time
-----------------------------------------------------------------------------
                                 13.55   slack (MET)



======================= Slowest Corner ===================================

Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.42   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.26    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.96    0.84   11.34 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.96    0.00   11.34 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    1.07    1.07   12.41 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.07    0.00   12.41 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.41   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.33    0.15   50.15 ^ clk (in)
                                         clk (net)
                  0.33    0.00   50.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.29    0.51   50.66 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.29    0.00   50.66 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.10 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   51.10 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                          0.36   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.41   data arrival time
-----------------------------------------------------------------------------
                                 38.80   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.04    0.19    0.10   25.10 v clk (in)
                                         clk (net)
                  0.19    0.00   25.10 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.53   25.64 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   25.64 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.21    0.50   26.14 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   26.14 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.52    0.33   26.47 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.52    0.00   26.47 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    2.35    1.75   28.21 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  2.35    0.00   28.22 ^ en_comp (out)
                                 28.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -28.22   data arrival time
-----------------------------------------------------------------------------
                                 11.53   slack (MET)



======================= Typical Corner ===================================

Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.29 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.07    0.56    0.48   10.77 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.00   10.77 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.11    0.61    0.61   11.37 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.61    0.00   11.38 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.38   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.19    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.19    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.62 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.12    0.00   50.62 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.38   data arrival time
-----------------------------------------------------------------------------
                                 39.16   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.04    0.11    0.06   25.06 v clk (in)
                                         clk (net)
                  0.11    0.00   25.06 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30   25.36 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   25.36 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.28   25.64 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   25.64 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.28    0.18   25.82 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.28    0.00   25.82 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    1.38    1.01   26.83 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  1.38    0.00   26.83 ^ en_comp (out)
                                 26.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -26.83   data arrival time
-----------------------------------------------------------------------------
                                 12.92   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Fastest Corner ===================================

No paths found.

======================= Slowest Corner ===================================

No paths found.

======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Fastest Corner ===================================


max slew violations count Fastest: 0
max fanout violations count Fastest: 0
max cap violations count Fastest: 0
======================= Slowest Corner ===================================

max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_262_/ZN                                3.00    3.09   -0.09 (VIOLATED)
output70/I                              3.00    3.09   -0.09 (VIOLATED)


max slew violations count Slowest: 2
max fanout violations count Slowest: 0
max cap violations count Slowest: 0
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 clkload0/ZN
 clkload1/Z
 clkload2/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 2
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Fastest Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.35e-04   1.70e-04   1.52e-08   7.05e-04  23.2%
Combinational          6.09e-04   9.96e-04   5.98e-08   1.61e-03  52.9%
Clock                  5.13e-04   2.12e-04   2.30e-08   7.25e-04  23.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.66e-03   1.38e-03   9.80e-08   3.03e-03 100.0%
                          54.6%      45.4%       0.0%

======================= Slowest Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.57e-04   1.16e-04   3.48e-08   4.73e-04  24.0%
Combinational          3.57e-04   6.75e-04   2.38e-07   1.03e-03  52.5%
Clock                  3.19e-04   1.43e-04   1.56e-07   4.62e-04  23.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.03e-03   9.34e-04   4.29e-07   1.97e-03 100.0%
                          52.5%      47.5%       0.0%

======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.34e-04   1.41e-04   1.27e-08   5.75e-04  23.6%
Combinational          4.63e-04   8.26e-04   4.94e-08   1.29e-03  52.8%
Clock                  4.03e-04   1.75e-04   1.90e-08   5.78e-04  23.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.30e-03   1.14e-03   8.11e-08   2.44e-03 100.0%
                          53.2%      46.8%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
   1.23 source latency _529_/CLK ^
  -1.10 target latency _526_/CLK ^
   0.25 clock uncertainty
  -0.07 CRPR
--------------
   0.31 setup skew

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 11.53

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.42
summary_report_end
check_nonpropagated_clocks
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
Writing SDF files for all corners…
Writing SDF for the Fastest corner to /home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/runs/gf_run5/results/routing/mca/process_corner_max/state_machine.Fastest.sdf…
Writing SDF for the Slowest corner to /home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/runs/gf_run5/results/routing/mca/process_corner_max/state_machine.Slowest.sdf…
Writing SDF for the Typical corner to /home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/runs/gf_run5/results/routing/mca/process_corner_max/state_machine.Typical.sdf…
Writing timing models for all corners…
Writing timing models for the Fastest corner to /home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/runs/gf_run5/results/routing/mca/process_corner_max/state_machine.Fastest.lib…
Writing timing models for the Slowest corner to /home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/runs/gf_run5/results/routing/mca/process_corner_max/state_machine.Slowest.lib…
Writing timing models for the Typical corner to /home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/runs/gf_run5/results/routing/mca/process_corner_max/state_machine.Typical.lib…
