{
    "DESIGN_NAME": "top_cpu",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 500 500",
    "FP_CORE_UTIL": 50,
    "PL_TARGET_DENSITY": 0.55
}
