// Seed: 3331703064
module module_0 (
    input supply1 id_0,
    output wire id_1,
    input tri0 id_2,
    input tri0 id_3
);
  assign id_1 = 1;
  tri0 id_5;
  id_6(
      .id_0(1'b0), .id_1(1)
  );
  assign id_5 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    output tri0 id_2,
    output wire id_3,
    output wire id_4,
    input wire id_5,
    output tri0 id_6,
    inout supply0 id_7,
    output wire id_8,
    output supply1 id_9,
    output wor id_10,
    output supply1 id_11,
    output wand id_12,
    input wor id_13,
    input wor id_14,
    input uwire id_15,
    input supply1 id_16,
    input tri1 id_17
);
  wire id_19;
  module_0(
      id_0, id_10, id_7, id_5
  );
endmodule
