module data_memory (
    input         clk,
    input         reset,

    input         mem_read,
    input         mem_write,

    input  [31:0] address,
    input  [31:0] write_data,

    output reg [31:0] read_data
);

    reg [31:0] memory [0:31];

    integer i;

    always @(posedge clk or posedge reset) begin

        if (reset) begin

            for (i = 0; i < 32; i = i + 1)
                memory[i] <= 32'd0;

        end
        else if (mem_write) begin

            memory[address[6:2]] <= write_data;

        end

    end

    always @(*) begin

        if (mem_read)
            read_data = memory[address[6:2]];
        else
            read_data = 32'd0;

    end

endmodule
