datasheet,question,ground_truth,baseline model_output,few shot model_output,ft model output,ft few_shot model output,baseline cosine_similarity,ft cosine_similarity,few_shot cosine_similarity,ft few_shot cosine_similarity,baseline model_output_cosine_sim,baseline model_output_exact_match,baseline model_output_numeric_match,baseline model_output_token_f1,baseline model_output_levenshtein_sim,baseline model_output_bertscore_f1,baseline model_output_weighted_score,baseline model_output_classification,few shot model_output_cosine_sim,few shot model_output_exact_match,few shot model_output_numeric_match,few shot model_output_token_f1,few shot model_output_levenshtein_sim,few shot model_output_bertscore_f1,few shot model_output_weighted_score,few shot model_output_classification,ft model output_cosine_sim,ft model output_exact_match,ft model output_numeric_match,ft model output_token_f1,ft model output_levenshtein_sim,ft model output_bertscore_f1,ft model output_weighted_score,ft model output_classification,ft few_shot model output_cosine_sim,ft few_shot model output_exact_match,ft few_shot model output_numeric_match,ft few_shot model output_token_f1,ft few_shot model output_levenshtein_sim,ft few_shot model output_bertscore_f1,ft few_shot model output_weighted_score,ft few_shot model output_classification
stm32f405,What is the bit_offset of FB12 field from F14R1 register from CAN2 peripheral for STM32F405 microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32f405,What is the bit_width of CR field from CR register from CRC peripheral for STM32F405 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail
stm32f405,What is the description of EPENA field from OTG_HS_DIEPCTL2 register from OTG_HS_DEVICE peripheral for STM32F405 microcontroller?,Endpoint enable,Endpoint enable,Endpoint enable,Endpoint enable,Endpoint enable,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,1.0000001192092896,1.0000000238418578,Pass,1.0000001,True,True,1.0,1.0,1.0000001192092896,1.0000000238418578,Pass,1.0000001,True,True,1.0,1.0,1.0000001192092896,1.0000000238418578,Pass,1.0000001,True,True,1.0,1.0,1.0000001192092896,1.0000000238418578,Pass
stm32f405,What is the size of APB1RSTR register from RCC peripheral for STM32F405 microcontroller?,32,176,195,176,195,0.50568616,0.50568616,0.42955893,0.42955893,0.50568616,False,False,0.0,0.0,0.9984508156776428,0.17505193054676055,Fail,0.42955893,False,False,0.0,0.0,0.9997485876083374,0.17144023478031156,Fail,0.50568616,False,False,0.0,0.0,0.9984508156776428,0.17505193054676055,Fail,0.42955893,False,False,0.0,0.0,0.9997485876083374,0.17144023478031156,Fail
stm32f405,What is the bit_width of CRCERR field from SR register from SPI6 peripheral for STM32F405 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail
stm32f405,What is the bit_offset of TCIE field from S3CR register from DMA1 peripheral for STM32F405 microcontroller?,4,10,10,10,10,0.6570035,0.6570035,0.6570035,0.6570035,0.6570035,False,False,0.0,0.0,0.9990979433059692,0.1827148675918579,Fail,0.6570035,False,False,0.0,0.0,0.9990979433059692,0.1827148675918579,Fail,0.6570035,False,False,0.0,0.0,0.9990979433059692,0.1827148675918579,Fail,0.6570035,False,False,0.0,0.0,0.9990979433059692,0.1827148675918579,Fail
stm32f405,What is the bit_width of FB18 field from F13R1 register from CAN1 peripheral for STM32F405 microcontroller?,1,18-16,18,18-16,18,0.4261612,0.4261612,0.43743575,0.43743575,0.4261612,True,False,0.0,0.19999999999999996,0.887419581413269,0.4644209972023964,Fail,0.43743575,True,False,0.0,0.5,0.9990977048873901,0.49673644304275516,Fail,0.4261612,True,False,0.0,0.19999999999999996,0.887419581413269,0.4644209972023964,Fail,0.43743575,True,False,0.0,0.5,0.9990977048873901,0.49673644304275516,Fail
stm32f405,What is the bit_width of LBCL field from CR2 register from USART2 peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the description of MODER9 field from MODER register from GPIOB peripheral for STM32F405 microcontroller?,"Port x configuration bits (y =
              0..15)",GPIO port mode register (GPIOx_MODER) (x = A..I/J/K),Port mode bits.,GPIO port mode register (GPIOx_MODER) (x = A..I/J/K),Port mode bits.,0.408742,0.408742,0.5429063,0.5429063,0.408742,False,False,0.26666666666666666,0.17307692307692313,0.7858918905258179,0.20030806359572287,Fail,0.5429063,False,False,0.2,0.23529411764705888,0.7942522764205933,0.19804786156205573,Fail,0.408742,False,False,0.26666666666666666,0.17307692307692313,0.7858918905258179,0.20030806359572287,Fail,0.5429063,False,False,0.2,0.23529411764705888,0.7942522764205933,0.19804786156205573,Fail
stm32f405,What is the bit_offset of PBKEN field from PCR4 register from FSMC peripheral for STM32F405 microcontroller?,2,30,20,30,20,0.5305168,0.5305168,0.541844,0.541844,0.5305168,False,False,0.0,0.0,0.9984789490699768,0.1762976825237274,Fail,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial,0.5305168,False,False,0.0,0.0,0.9984789490699768,0.1762976825237274,Fail,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial
stm32f405,What is the description of FB7 field from F20R1 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,1634/1757,Filter bits,1634/1757,Filter bits,-0.0107038915,-0.0107038915,1.0,1.0,-0.0107038915,False,True,0.0,0.0,0.7973133325576782,0.36906180530786514,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,-0.0107038915,False,True,0.0,0.0,0.7973133325576782,0.36906180530786514,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the size of DOEPTSIZ0 register from OTG_FS_DEVICE peripheral for STM32F405 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f405,What is the description of LIF field from ISR register from LTDC peripheral for STM32F405 microcontroller?,Line Interrupt flag,"Line Interrupt Flag This bit is set by software and cleared by hardware when a programmed line is reached. 0: No Line interrupt generated 1: A Line interrupt is generated, when a programmed line is reached",Line Interrupt Flag,"Line Interrupt Flag This bit is set by software and cleared by hardware when a programmed line is reached. 0: No Line interrupt generated 1: A Line interrupt is generated, when a programmed line is reached",Line Interrupt Flag,0.78128165,0.78128165,1.0000002,1.0000002,0.78128165,True,True,0.15384615384615385,0.09268292682926826,0.8471648693084717,0.7515421900102838,Pass,1.0000002,True,True,1.0,0.9473684210526316,0.9508507251739502,0.989996041749653,Pass,0.78128165,True,True,0.15384615384615385,0.09268292682926826,0.8471648693084717,0.7515421900102838,Pass,1.0000002,True,True,1.0,0.9473684210526316,0.9508507251739502,0.989996041749653,Pass
stm32f405,What is the address_offset of CSR18 register from HASH peripheral for STM32F405 microcontroller?,0x140,0x1C0,0x1C0,0x1C0,0x1C0,0.7447592,0.7447592,0.7447592,0.7447592,0.7447592,False,False,0.0,0.8,0.8093694448471069,0.19864337682724,Fail,0.7447592,False,False,0.0,0.8,0.8093694448471069,0.19864337682724,Fail,0.7447592,False,False,0.0,0.8,0.8093694448471069,0.19864337682724,Fail,0.7447592,False,False,0.0,0.8,0.8093694448471069,0.19864337682724,Fail
stm32f405,What is the description of RXDMAEN field from CR2 register from I2S2ext peripheral for STM32F405 microcontroller?,Rx buffer DMA enable,Rx DMA Enable,RX DMA enable,Rx DMA Enable,RX DMA enable,0.8764205,0.8764205,0.8764205,0.8764205,0.8764205,False,True,0.8571428571428571,0.6,0.9504785537719727,0.6378213793890818,Partial,0.8764205,False,True,0.8571428571428571,0.6,0.9522896409034729,0.6380930424588068,Partial,0.8764205,False,True,0.8571428571428571,0.6,0.9504785537719727,0.6378213793890818,Partial,0.8764205,False,True,0.8571428571428571,0.6,0.9522896409034729,0.6380930424588068,Partial
stm32f405,What is the description of IDR6 field from IDR register from GPIOA peripheral for STM32F405 microcontroller?,"Port input data (y =
              0..15)",Input data register (GPIOx_IDR) (x = A..I/J/K) . . . 296,Input data register (GPIOx_IDR) (x = A..I/J/K) . . . 296,Input data register (GPIOx_IDR) (x = A..I/J/K) . . . 296,Input data register (GPIOx_IDR) (x = A..I/J/K) . . . 296,0.31798708,0.31798708,0.31798708,0.31798708,0.31798708,False,False,0.3529411764705882,0.2142857142857143,0.7990936636924744,0.21706592478171113,Fail,0.31798708,False,False,0.3529411764705882,0.2142857142857143,0.7990936636924744,0.21706592478171113,Fail,0.31798708,False,False,0.3529411764705882,0.2142857142857143,0.7990936636924744,0.21706592478171113,Fail,0.31798708,False,False,0.3529411764705882,0.2142857142857143,0.7990936636924744,0.21706592478171113,Fail
stm32f405,What is the bit_offset of MCKDIV field from SAI_ACR1 register from SAI1 peripheral for STM32F405 microcontroller?,20,16,16,16,16,0.6954191,0.6954191,0.6954191,0.6954191,0.6954191,False,False,0.0,0.0,0.9995290040969849,0.18470030426979067,Fail,0.6954191,False,False,0.0,0.0,0.9995290040969849,0.18470030426979067,Fail,0.6954191,False,False,0.0,0.0,0.9995290040969849,0.18470030426979067,Fail,0.6954191,False,False,0.0,0.0,0.9995290040969849,0.18470030426979067,Fail
stm32f405,What is the bit_width of IDR8 field from IDR register from GPIOE peripheral for STM32F405 microcontroller?,1,8,8,8,8,0.605199,0.605199,0.605199,0.605199,0.605199,False,False,0.0,0.0,0.9992081522941589,0.18014117181301117,Fail,0.605199,False,False,0.0,0.0,0.9992081522941589,0.18014117181301117,Fail,0.605199,False,False,0.0,0.0,0.9992081522941589,0.18014117181301117,Fail,0.605199,False,False,0.0,0.0,0.9992081522941589,0.18014117181301117,Fail
stm32f405,What is the bit_width of DATA3 field from RDL0R register from CAN1 peripheral for STM32F405 microcontroller?,8,32,32,32,32,0.67385197,0.67385197,0.67385197,0.67385197,0.67385197,False,False,0.0,0.0,0.9997116327285767,0.183649343252182,Fail,0.67385197,False,False,0.0,0.0,0.9997116327285767,0.183649343252182,Fail,0.67385197,False,False,0.0,0.0,0.9997116327285767,0.183649343252182,Fail,0.67385197,False,False,0.0,0.0,0.9997116327285767,0.183649343252182,Fail
stm32f405,What is the bit_offset of MONO field from SAI_ACR1 register from SAI1 peripheral for STM32F405 microcontroller?,12,15,12,15,12,0.7611946,0.7611946,1.0000001,1.0000001,0.7611946,False,False,0.0,0.5,0.9997951984405518,0.213029009103775,Fail,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,0.7611946,False,False,0.0,0.5,0.9997951984405518,0.213029009103775,Fail,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32f405,What is the bit_offset of FB6 field from F15R1 register from CAN1 peripheral for STM32F405 microcontroller?,6,27.6.3 I2C Own address register 1 (I2C_OAR1),28,27.6.3 I2C Own address register 1 (I2C_OAR1),28,0.012149066,0.012149066,0.62673545,0.62673545,0.012149066,True,True,0.0,0.022727272727272707,0.80201256275177,0.6720457013357769,Partial,0.62673545,False,False,0.0,0.0,0.9982702732086182,0.18107731342315675,Fail,0.012149066,True,True,0.0,0.022727272727272707,0.80201256275177,0.6720457013357769,Partial,0.62673545,False,False,0.0,0.0,0.9982702732086182,0.18107731342315675,Fail
stm32f405,What is the bit_offset of DBG_TIM13_STOP field from DBGMCU_APB1_FZ register from DBG peripheral for STM32F405 microcontroller?,7,0x08,0x10,0x08,0x10,0.33680293,0.33680293,0.3751033,0.3751033,0.33680293,False,False,0.0,0.0,0.8528680801391602,0.14477035850286482,Fail,0.3751033,False,False,0.0,0.0,0.8623105883598328,0.1481017529964447,Fail,0.33680293,False,False,0.0,0.0,0.8528680801391602,0.14477035850286482,Fail,0.3751033,False,False,0.0,0.0,0.8623105883598328,0.1481017529964447,Fail
stm32f405,What is the description of TXERR field from FS_HCINT0 register from OTG_FS_HOST peripheral for STM32F405 microcontroller?,Transaction error,Transaction error,Transaction error,Transaction error,Transaction error,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999996423721313,0.9999999463558198,Pass,1.0,True,True,1.0,1.0,0.9999996423721313,0.9999999463558198,Pass,1.0,True,True,1.0,1.0,0.9999996423721313,0.9999999463558198,Pass,1.0,True,True,1.0,1.0,0.9999996423721313,0.9999999463558198,Pass
stm32f405,What is the bit_width of CC1P field from CCER register from TIM3 peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_width of FB11 field from F3R2 register from CAN2 peripheral for STM32F405 microcontroller?,1,10,16,10,16,0.61559385,0.61559385,0.4854614,0.4854614,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail
stm32f405,What is the bit_width of DA field from DMABMR register from Ethernet_DMA peripheral for STM32F405 microcontroller?,1,2,16,2,16,0.80541563,0.80541563,0.4854614,0.4854614,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail
stm32f405,What is the bit_width of PUPDR15 field from PUPDR register from GPIOK peripheral for STM32F405 microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f405,What is the bit_width of TCIE field from CR1 register from UART8 peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the description of FB13 field from F14R2 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,1633/1757,Filter bits,1633/1757,Filter bits,0.031815268,0.031815268,1.0,1.0,0.031815268,False,True,0.0,0.0,0.8011401891708374,0.371761791780591,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.031815268,False,True,0.0,0.0,0.8011401891708374,0.371761791780591,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the bit_offset of FB28 field from F24R1 register from CAN2 peripheral for STM32F405 microcontroller?,28,28,28,28,28,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass
stm32f405,What is the bit_width of HNGSCS field from FS_GOTGCTL register from OTG_FS_GLOBAL peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_offset of FB28 field from F23R2 register from CAN2 peripheral for STM32F405 microcontroller?,28,28,28,28,28,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass
stm32f405,What is the bit_offset of LCK12 field from LCKR register from GPIOI peripheral for STM32F405 microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32f405,What is the description of SSI field from CR1 register from SPI4 peripheral for STM32F405 microcontroller?,Internal slave select,Slave select (NSS) pin management.,Slave Select Input Enable,Slave select (NSS) pin management.,Slave Select Input Enable,0.6081718,0.6081718,0.7312142,0.7312142,0.6081718,False,True,0.5,0.20588235294117652,0.8784615993499756,0.5224719485815833,Partial,0.7312142,False,True,0.5714285714285715,0.16000000000000003,0.912334680557251,0.5456966276339122,Partial,0.6081718,False,True,0.5,0.20588235294117652,0.8784615993499756,0.5224719485815833,Partial,0.7312142,False,True,0.5714285714285715,0.16000000000000003,0.912334680557251,0.5456966276339122,Partial
stm32f405,What is the size of S2CR register from DMA2 peripheral for STM32F405 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f405,What is the description of ARR register from TIM1 peripheral for STM32F405 microcontroller?,auto-reload register,0xFFFF,ARR is the value to be loaded into the actual auto-reload register.,0xFFFF,ARR is the value to be loaded into the actual auto-reload register.,-0.105875686,-0.105875686,0.69255257,0.69255257,-0.105875686,False,True,0.0,0.0,0.8125083446502686,0.36658246740698813,Fail,0.69255257,True,True,0.14285714285714285,0.29850746268656714,0.8897758722305298,0.7615908108667524,Pass,-0.105875686,False,True,0.0,0.0,0.8125083446502686,0.36658246740698813,Fail,0.69255257,True,True,0.14285714285714285,0.29850746268656714,0.8897758722305298,0.7615908108667524,Pass
stm32f405,What is the bit_width of IDR10 field from IDR register from GPIOG peripheral for STM32F405 microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the description of AFRL6 field from AFRL register from GPIOC peripheral for STM32F405 microcontroller?,"Alternate function selection for port x
              bit y (y = 0..7)",DATAST Duration of the second access phase (DATAST HCLK cycles) for write accesses.,TIM3 I/O Control (GPIO_AFRL6),DATAST Duration of the second access phase (DATAST HCLK cycles) for write accesses.,TIM3 I/O Control (GPIO_AFRL6),0.058616407,0.058616407,0.07485377,0.07485377,0.058616407,False,False,0.08333333333333334,0.19277108433734935,0.7713596820831299,0.1449399935567834,Fail,0.07485377,False,False,0.0,0.11428571428571432,0.7710861563682556,0.12511989769126688,Fail,0.058616407,False,False,0.08333333333333334,0.19277108433734935,0.7713596820831299,0.1449399935567834,Fail,0.07485377,False,False,0.0,0.11428571428571432,0.7710861563682556,0.12511989769126688,Fail
stm32f405,What is the bit_width of CC4IF field from SR register from TIM5 peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_offset of FB9 field from F10R1 register from CAN2 peripheral for STM32F405 microcontroller?,9,10,29,10,29,0.826007,0.826007,0.49449724,0.49449724,0.826007,False,False,0.0,0.0,0.9998025298118591,0.1912707298994064,Fail,0.49449724,True,False,0.0,0.5,0.9997102618217468,0.49968140125274657,Fail,0.826007,False,False,0.0,0.0,0.9998025298118591,0.1912707298994064,Fail,0.49449724,True,False,0.0,0.5,0.9997102618217468,0.49968140125274657,Fail
stm32f405,What is the description of CC4IE field from DIER register from TIM8 peripheral for STM32F405 microcontroller?,"Capture/Compare 4 interrupt
              enable",CC4UIE: Capture/Compare 4 update interrupt enable,CC4 Interrupt Enable,CC4UIE: Capture/Compare 4 update interrupt enable,CC4 Interrupt Enable,0.80534136,0.80534136,0.6233411,0.6233411,0.80534136,False,True,0.8,0.4285714285714286,0.7690500020980835,0.5870531398909433,Partial,0.6233411,False,False,0.5714285714285715,0.375,0.7896379828453064,0.28264846588884085,Fail,0.80534136,False,True,0.8,0.4285714285714286,0.7690500020980835,0.5870531398909433,Partial,0.6233411,False,False,0.5714285714285715,0.375,0.7896379828453064,0.28264846588884085,Fail
stm32f405,What is the description of FB4 field from F19R2 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,Flexible memory controller (FMC),Filter bits,Flexible memory controller (FMC),Filter bits,0.16257061,0.16257061,1.0,1.0,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,List all the fields of OTG_HS_DOEPINT3 register from OTG_HS_DEVICE peripheral for STM32F405 microcontroller.,"XFRC, EPDISD, STUP, OTEPDIS, B2BSTUP, NYET","DTOGDOEPINTFRMATDIS, B2BDATTXED, B2BDATTXEDEN, B2BDATTXEDSTS, EPDISD, EPDISEN, EPENA, EPSTS, RXOUT, RXOUTERRS, RXOUTERRSTS, RXOUTSTS, RXSTSPHSERR, RXSTSPHSERRSTS, RXSTSPHSERRTOG, RXSTSPHSERRTOGDIS, RXSTSPHSERRTOGEN, RXSTSPHSERRTOGSTS, RXSTSPHSERRTOGTOG, RXSTSPHSERRTOGTOGEN, RXSTSPHSERRTOGTOGDIS, RXSTSPHSERRTOGTOGSTS, RXSTSPHSERRTOGTOGTOG, RXSTSPHSERRTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGDIS, RXSTSPHSERRTOGTOGTOGSTS, RXSTSPHSERRTOGTOGTOGTOG, RXSTSPHSERRTOGTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGTOGDIS, RXSTSPHSERRTOGTOGTOGTOGSTS, RXSTSPHSERRTOGTOGTOGTOGTOG, RXSTSPHSERRTOGTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGTOGTOGDIS, RXSTSPHSERRTOGTOGTOGTOGTOGSTS, RXSTSPHSERRTOGTOGTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGTOGTOGDIS, RXSTSPHSERRTOGTOGTOGTOGTOGSTS, RXSTSPHSERRTOGTOGTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGTOGTOGDIS, RXSTSPHSERRTOGTOGTOGTOGTOGSTS, RXSTSPHSERRTOGTOGTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGTOGTOGDIS, RXSTSPHSERRTOGTOGTOGTOGTOGSTS, RXSTSPHSERRTOGTOGTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGTOGTOGDIS, RXSTSPHSERRTOGTOGTOGTOGTOGSTS, RXSTSPHSERRTOGTOGTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGTOGTOGDIS, RXSTSPHSERRTOGTOGTOGTOGTOGSTS, RXSTSPHSERRTOGTOGTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGTOGTOGDIS, RXSTSPHSERRTOGTOGTOGTOGTOGSTS, RXSTSPHSERRTOGTOGTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGTOGTOGDIS","DTOGDTOGXFR, DTOGDTOGPKT, DTOGGINNakE, DTOGGINNakSTS, DTOGGINNakOut, DTOGGINNakIN, DTOGGINNakOutTkn, DTOGGINNakINTkn, DTOGGINNakBOut, DTOGGINNakBIn, DTOGGINNakBERR, DTOGGINNakBERRSTS, DTOGGINNakBERRTKN, DTOGGINNakBERRBOut, DTOGGINNakBERRBIn, DTOGGINNakBERRDAT, DTOGGINNakBERRDATTKN, DTOGGINNakBERRDATOUT, DTOGGINNakBERRDATIN, DTOGGINNakBERRDATMsk, DTOGGINNakBERRDATTKNMsk, DTOGGINNakBERRDATOUTMsk, DTOGGINNakBERRDATINMsk, DTOGGINNakBERRDATDMASK, DTOGGINNakBERRDATDMASKTKN, DTOGGINNakBERRDATDMASKOUT, DTOGGINNakBERRDATDMASKIN, DTOGGINNakBERRDATDMASKBOut, DTOGGINNakBERRDATDMASKBIn, DTOGGINNakBERRDATDMASKBERR, DTOGGINNakBERRDATDMASKBERRSTS, DTOGGINNakBERRDATDMASKBERRTKN, DTOGGINNakBERRDATDMASKBERRBOut, DTOGGINNakBERRDATDMASKBERRBIn, DTOGGINNakBERRDATDMASKDAT, DTOGGINNakBERRDATDMASKDATTKN, DTOGGINNakBERRDATDMASKDATOUT, DTOGGINNakBERRDATDMASKDATIN, DTOGGINNakBERRDATDMASKDATMsk, DTOGGINNakBERRDATDMASKDATTKNMsk, DTOGGINNakBERRDATDMASKDATOUTMsk, DTOGGINNakBERRDATDMASKDATINMsk, DTOGGINNakBERRDATDMASKFRMNUM, DTOGGINNakBERRDATDMASKFRMNUMTKN, DTOGGINNakBERRDATDMASKFRMNUMOUT, DTOGGINNakBERRDATDMASKFRMNUMIN, DTOGGINNakBERRDATDMASKFRMNUMBOut, DTOGGINNakBERRDATDMASKFRMNUMBIn, DTOGGINNakBERRDATDMASKFRMNUMBERR, DTOGGINNakBERRDATDMASKFRMNUMBERRTKN, DTOGGINNakBERRDATDMASKFRMNUMBERRSTS, DTOGGINNakBERRDATDMASKFRMNUMBERRTKN, DTOGGINNakBERRDATDMASKFRMNUMBERRBOut, DTOGGINNakBERRDATDMASKFRMNUMBERRBIn, DTOGGINN","DTOGDOEPINTFRMATDIS, B2BDATTXED, B2BDATTXEDEN, B2BDATTXEDSTS, EPDISD, EPDISEN, EPENA, EPSTS, RXOUT, RXOUTERRS, RXOUTERRSTS, RXOUTSTS, RXSTSPHSERR, RXSTSPHSERRSTS, RXSTSPHSERRTOG, RXSTSPHSERRTOGDIS, RXSTSPHSERRTOGEN, RXSTSPHSERRTOGSTS, RXSTSPHSERRTOGTOG, RXSTSPHSERRTOGTOGEN, RXSTSPHSERRTOGTOGDIS, RXSTSPHSERRTOGTOGSTS, RXSTSPHSERRTOGTOGTOG, RXSTSPHSERRTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGDIS, RXSTSPHSERRTOGTOGTOGSTS, RXSTSPHSERRTOGTOGTOGTOG, RXSTSPHSERRTOGTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGTOGDIS, RXSTSPHSERRTOGTOGTOGTOGSTS, RXSTSPHSERRTOGTOGTOGTOGTOG, RXSTSPHSERRTOGTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGTOGTOGDIS, RXSTSPHSERRTOGTOGTOGTOGTOGSTS, RXSTSPHSERRTOGTOGTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGTOGTOGDIS, RXSTSPHSERRTOGTOGTOGTOGTOGSTS, RXSTSPHSERRTOGTOGTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGTOGTOGDIS, RXSTSPHSERRTOGTOGTOGTOGTOGSTS, RXSTSPHSERRTOGTOGTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGTOGTOGDIS, RXSTSPHSERRTOGTOGTOGTOGTOGSTS, RXSTSPHSERRTOGTOGTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGTOGTOGDIS, RXSTSPHSERRTOGTOGTOGTOGTOGSTS, RXSTSPHSERRTOGTOGTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGTOGTOGDIS, RXSTSPHSERRTOGTOGTOGTOGTOGSTS, RXSTSPHSERRTOGTOGTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGTOGTOGDIS, RXSTSPHSERRTOGTOGTOGTOGTOGSTS, RXSTSPHSERRTOGTOGTOGTOGTOGEN, RXSTSPHSERRTOGTOGTOGTOGTOGDIS","DTOGDTOGXFR, DTOGDTOGPKT, DTOGGINNakE, DTOGGINNakSTS, DTOGGINNakOut, DTOGGINNakIN, DTOGGINNakOutTkn, DTOGGINNakINTkn, DTOGGINNakBOut, DTOGGINNakBIn, DTOGGINNakBERR, DTOGGINNakBERRSTS, DTOGGINNakBERRTKN, DTOGGINNakBERRBOut, DTOGGINNakBERRBIn, DTOGGINNakBERRDAT, DTOGGINNakBERRDATTKN, DTOGGINNakBERRDATOUT, DTOGGINNakBERRDATIN, DTOGGINNakBERRDATMsk, DTOGGINNakBERRDATTKNMsk, DTOGGINNakBERRDATOUTMsk, DTOGGINNakBERRDATINMsk, DTOGGINNakBERRDATDMASK, DTOGGINNakBERRDATDMASKTKN, DTOGGINNakBERRDATDMASKOUT, DTOGGINNakBERRDATDMASKIN, DTOGGINNakBERRDATDMASKBOut, DTOGGINNakBERRDATDMASKBIn, DTOGGINNakBERRDATDMASKBERR, DTOGGINNakBERRDATDMASKBERRSTS, DTOGGINNakBERRDATDMASKBERRTKN, DTOGGINNakBERRDATDMASKBERRBOut, DTOGGINNakBERRDATDMASKBERRBIn, DTOGGINNakBERRDATDMASKDAT, DTOGGINNakBERRDATDMASKDATTKN, DTOGGINNakBERRDATDMASKDATOUT, DTOGGINNakBERRDATDMASKDATIN, DTOGGINNakBERRDATDMASKDATMsk, DTOGGINNakBERRDATDMASKDATTKNMsk, DTOGGINNakBERRDATDMASKDATOUTMsk, DTOGGINNakBERRDATDMASKDATINMsk, DTOGGINNakBERRDATDMASKFRMNUM, DTOGGINNakBERRDATDMASKFRMNUMTKN, DTOGGINNakBERRDATDMASKFRMNUMOUT, DTOGGINNakBERRDATDMASKFRMNUMIN, DTOGGINNakBERRDATDMASKFRMNUMBOut, DTOGGINNakBERRDATDMASKFRMNUMBIn, DTOGGINNakBERRDATDMASKFRMNUMBERR, DTOGGINNakBERRDATDMASKFRMNUMBERRTKN, DTOGGINNakBERRDATDMASKFRMNUMBERRSTS, DTOGGINNakBERRDATDMASKFRMNUMBERRTKN, DTOGGINNakBERRDATDMASKFRMNUMBERRBOut, DTOGGINNakBERRDATDMASKFRMNUMBERRBIn, DTOGGINN",0.43136334,0.43136334,0.21552902,0.21552902,0.43136334,False,True,0.03333333333333333,0.027977617905675434,0.758502721786499,0.3934091230395505,Fail,0.21552902,False,True,0.0,0.024982155603140654,0.7313421368598938,0.3717268795391902,Fail,0.43136334,False,True,0.03333333333333333,0.027977617905675434,0.758502721786499,0.3934091230395505,Fail,0.21552902,False,True,0.0,0.024982155603140654,0.7313421368598938,0.3717268795391902,Fail
stm32f405,What is the bit_width of PUPDR14 field from PUPDR register from GPIOF peripheral for STM32F405 microcontroller?,2,16,16,16,16,0.5123863,0.5123863,0.5123863,0.5123863,0.5123863,False,False,0.0,0.0,0.999401867389679,0.17552959620952607,Fail,0.5123863,False,False,0.0,0.0,0.999401867389679,0.17552959620952607,Fail,0.5123863,False,False,0.0,0.0,0.999401867389679,0.17552959620952607,Fail,0.5123863,False,False,0.0,0.0,0.999401867389679,0.17552959620952607,Fail
stm32f405,What is the description of FB2 field from F20R2 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,10,10,10,10,0.07459992,0.07459992,0.07459992,0.07459992,0.07459992,False,True,0.0,0.0,0.8754394054412842,0.3850459069013596,Fail,0.07459992,False,True,0.0,0.0,0.8754394054412842,0.3850459069013596,Fail,0.07459992,False,True,0.0,0.0,0.8754394054412842,0.3850459069013596,Fail,0.07459992,False,True,0.0,0.0,0.8754394054412842,0.3850459069013596,Fail
stm32f405,What is the description of OTGHSEN field from AHB1ENR register from RCC peripheral for STM32F405 microcontroller?,USB OTG HS clock enable,USB on-the-go high-speed (OTG_HS),USB on-the-go high-speed (OTG_HS) peripheral clock enable,USB on-the-go high-speed (OTG_HS),USB on-the-go high-speed (OTG_HS) peripheral clock enable,0.6183294,0.6183294,0.8753972,0.8753972,0.6183294,False,True,0.22222222222222224,0.18181818181818177,0.8423501253128052,0.46080434262150466,Fail,0.8753972,False,True,0.5,0.38596491228070173,0.8675441145896912,0.5431997230701279,Partial,0.6183294,False,True,0.22222222222222224,0.18181818181818177,0.8423501253128052,0.46080434262150466,Fail,0.8753972,False,True,0.5,0.38596491228070173,0.8675441145896912,0.5431997230701279,Partial
stm32f405,What is the description of TxCRC field from TXCRCR register from I2S3ext peripheral for STM32F405 microcontroller?,Tx CRC register,16-bit CRC value of the current frame transmitted.,TX CRC register,16-bit CRC value of the current frame transmitted.,TX CRC register,0.36949852,0.36949852,0.9999999,0.9999999,0.36949852,False,True,0.18181818181818182,0.19999999999999996,0.858354389667511,0.4435917208682407,Fail,0.9999999,True,True,1.0,0.9333333333333333,0.9373119473457336,0.9872634528080622,Pass,0.36949852,False,True,0.18181818181818182,0.19999999999999996,0.858354389667511,0.4435917208682407,Fail,0.9999999,True,True,1.0,0.9333333333333333,0.9373119473457336,0.9872634528080622,Pass
stm32f405,What is the bit_offset of FB15 field from F7R1 register from CAN1 peripheral for STM32F405 microcontroller?,15,15,15,15,15,0.9999998,0.9999998,0.9999998,0.9999998,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass
stm32f405,What is the bit_offset of NPTXFSA field from OTG_HS_GNPTXFSIZ_Host register from OTG_HS_GLOBAL peripheral for STM32F405 microcontroller?,0,0x100,0x100,0x100,0x100,0.63574564,0.63574564,0.63574564,0.63574564,0.63574564,True,False,0.0,0.19999999999999996,0.8427416086196899,0.4681985235214233,Fail,0.63574564,True,False,0.0,0.19999999999999996,0.8427417278289795,0.46819854140281675,Fail,0.63574564,True,False,0.0,0.19999999999999996,0.8427416086196899,0.4681985235214233,Fail,0.63574564,True,False,0.0,0.19999999999999996,0.8427417278289795,0.46819854140281675,Fail
stm32f405,What is the description of FB15 field from F26R1 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,15,15,15,15,0.058567673,0.058567673,0.058567673,0.058567673,0.058567673,False,True,0.0,0.0,0.8751778602600098,0.38420506268739696,Fail,0.058567673,False,True,0.0,0.0,0.8751778602600098,0.38420506268739696,Fail,0.058567673,False,True,0.0,0.0,0.8751778602600098,0.38420506268739696,Fail,0.058567673,False,True,0.0,0.0,0.8751778602600098,0.38420506268739696,Fail
stm32f405,What is the description of ODR8 field from ODR register from GPIOF peripheral for STM32F405 microcontroller?,"Port output data (y =
              0..15)",Output data from output data register (GPIOx_ODR) (x = A..I/J/K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Output data from output data register (GPIOx_ODR) (x = A..I/J/K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Output data from output data register (GPIOx_ODR) (x = A..I/J/K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Output data from output data register (GPIOx_ODR) (x = A..I/J/K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.3971957,0.3971957,0.3971957,0.3971957,0.3971957,False,False,0.007915567282321899,0.02131782945736438,0.7301166653633118,0.13202628957536686,Fail,0.3971957,False,False,0.007915567282321899,0.02131782945736438,0.7301166653633118,0.13202628957536686,Fail,0.3971957,False,False,0.007915567282321899,0.02131782945736438,0.7301166653633118,0.13202628957536686,Fail,0.3971957,False,False,0.007915567282321899,0.02131782945736438,0.7301166653633118,0.13202628957536686,Fail
stm32f405,List all the fields of RDH0R register from CAN1 peripheral for STM32F405 microcontroller.,"DATA7, DATA6, DATA5, DATA4","0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,","0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,","0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,","0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,",0.21462826,0.21462826,0.21462826,0.21462826,0.21462826,False,True,0.0,0.007822685788787531,0.7364450693130493,0.37158930790179556,Fail,0.21462826,False,True,0.0,0.007822685788787531,0.7364450693130493,0.37158930790179556,Fail,0.21462826,False,True,0.0,0.007822685788787531,0.7364450693130493,0.37158930790179556,Fail,0.21462826,False,True,0.0,0.007822685788787531,0.7364450693130493,0.37158930790179556,Fail
stm32f405,What is the bit_offset of FB27 field from F11R1 register from CAN1 peripheral for STM32F405 microcontroller?,27,27,27,27,27,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999996423721313,0.9999999523162842,Pass,1.0000001,True,True,1.0,1.0,0.9999996423721313,0.9999999523162842,Pass,1.0000001,True,True,1.0,1.0,0.9999996423721313,0.9999999523162842,Pass,1.0000001,True,True,1.0,1.0,0.9999996423721313,0.9999999523162842,Pass
stm32f405,What is the bit_offset of ONEBIT field from CR3 register from UART5 peripheral for STM32F405 microcontroller?,11,15:4,12,15:4,12,0.39605314,0.39605314,0.83577025,0.83577025,0.39605314,False,False,0.0,0.25,0.8323178887367249,0.15715034008026124,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.39605314,False,False,0.0,0.25,0.8323178887367249,0.15715034008026124,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail
stm32f405,List all the fields of KEYR register from FLASH peripheral for STM32F405 microcontroller.,KEY,"0x00000000, 0x00000001, 0x00000002, 0x00000003, 0x00000004, 0x00000005, 0x00000006, 0x00000007, 0x00000008, 0x00000009, 0x0000000a, 0x0000000b, 0x0000000c, 0x0000000d, 0x0000000e, 0x0000000f, 0x00000010, 0x00000011, 0x00000012, 0x00000013, 0x00000014, 0x00000015, 0x00000016, 0x00000017, 0x00000018, 0x00000019, 0x0000001a, 0x0000001b, 0x0000001c, 0x0000001d, 0x0000001e, 0x0000001f, 0x00000020, 0x00000021, 0x00000022, 0x00000023, 0x00000024, 0x00000025, 0x00000026, 0x00000027, 0x00000028, 0x00000029, 0x0000002a, 0x0000002b, 0x0000002c, 0x0000002d, 0x0000002e, 0x0000002f, 0x00000030, 0x00000031, 0x00000032, 0x00000033, 0x00000034, 0x00000035, 0x00000036, 0x00000037, 0x00000038, 0x00000039, 0x0000003a, 0x0000003b, 0x0000003c, 0x0000003d, 0x0000003e, 0x0000003f,","KEY, FEI, FEILOCK, FEIERASE, FEIPROG, FEIWRITE, FEILOCKUP, FEILOCKDOWN, FEILOCKUPDOWN, FEILOCKUPDOWN2, FEILOCKUPDOWN3, FEILOCKUPDOWN4, FEILOCKUPDOWN5, FEILOCKUPDOWN6, FEILOCKUPDOWN7, FEILOCKUPDOWN8, FEILOCKUPDOWN9, FEILOCKUPDOWN10, FEILOCKUPDOWN11, FEILOCKUPDOWN12, FEILOCKUPDOWN13, FEILOCKUPDOWN14, FEILOCKUPDOWN15, FEILOCKUPDOWN16, FEILOCKUPDOWN17, FEILOCKUPDOWN18, FEILOCKUPDOWN19, FEILOCKUPDOWN20, FEILOCKUPDOWN21, FEILOCKUPDOWN22, FEILOCKUPDOWN23, FEILOCKUPDOWN24, FEILOCKUPDOWN25, FEILOCKUPDOWN26, FEILOCKUPDOWN27, FEILOCKUPDOWN28, FEILOCKUPDOWN29, FEILOCKUPDOWN30, FEILOCKUPDOWN31, FEILOCKUPDOWN32, FEILOCKUPDOWN33, FEILOCKUPDOWN34, FEILOCKUPDOWN35, FEILOCKUPDOWN36, FEILOCKUPDOWN37, FEILOCKUPDOWN38, FEILOCKUPDOWN39, FEILOCKUPDOWN40, FEILOCKUPDOWN41, FEILOCKUPDOWN42, FEILOCKUPDOWN43, FEILOCKUPDOWN44, FEILOCKUPDOWN45, FEILOCKUPDOWN46, FEILOCKUPDOWN47, FEILOCKUPDOWN48, FEILOCKUPDOWN49, FEILOCKUPDOWN50, FEILOCKUPDOWN51, FEILOCKUPDOWN52, FEILOCKUPDOWN53, FEILOCKUPDOWN54, FEILOCKUPDOWN55, FEILOCKUPDOWN56, FEILOCKUPDOWN57, FEILOCKUPDOWN58, FEILOCKUPDOWN59, FEILOCKUPDOWN60, FEILOCKUPDOWN61, FEILOCKUPDOWN62, FEILOCKUPDOWN63, FEILOCKUPDOWN64, FEILOCKUPDOWN65, FEILOCKUPDOWN66, FEILOCKUPDOWN67, FEILOCKUPDOWN68, FEILOCKUPDOWN69, FEILOCKUPDOWN70, FEILOCKUPDOWN71, FEILOCKUPDOWN72, FEILOCKUPDOWN73, FEILOCKUPDOWN","0x00000000, 0x00000001, 0x00000002, 0x00000003, 0x00000004, 0x00000005, 0x00000006, 0x00000007, 0x00000008, 0x00000009, 0x0000000a, 0x0000000b, 0x0000000c, 0x0000000d, 0x0000000e, 0x0000000f, 0x00000010, 0x00000011, 0x00000012, 0x00000013, 0x00000014, 0x00000015, 0x00000016, 0x00000017, 0x00000018, 0x00000019, 0x0000001a, 0x0000001b, 0x0000001c, 0x0000001d, 0x0000001e, 0x0000001f, 0x00000020, 0x00000021, 0x00000022, 0x00000023, 0x00000024, 0x00000025, 0x00000026, 0x00000027, 0x00000028, 0x00000029, 0x0000002a, 0x0000002b, 0x0000002c, 0x0000002d, 0x0000002e, 0x0000002f, 0x00000030, 0x00000031, 0x00000032, 0x00000033, 0x00000034, 0x00000035, 0x00000036, 0x00000037, 0x00000038, 0x00000039, 0x0000003a, 0x0000003b, 0x0000003c, 0x0000003d, 0x0000003e, 0x0000003f,","KEY, FEI, FEILOCK, FEIERASE, FEIPROG, FEIWRITE, FEILOCKUP, FEILOCKDOWN, FEILOCKUPDOWN, FEILOCKUPDOWN2, FEILOCKUPDOWN3, FEILOCKUPDOWN4, FEILOCKUPDOWN5, FEILOCKUPDOWN6, FEILOCKUPDOWN7, FEILOCKUPDOWN8, FEILOCKUPDOWN9, FEILOCKUPDOWN10, FEILOCKUPDOWN11, FEILOCKUPDOWN12, FEILOCKUPDOWN13, FEILOCKUPDOWN14, FEILOCKUPDOWN15, FEILOCKUPDOWN16, FEILOCKUPDOWN17, FEILOCKUPDOWN18, FEILOCKUPDOWN19, FEILOCKUPDOWN20, FEILOCKUPDOWN21, FEILOCKUPDOWN22, FEILOCKUPDOWN23, FEILOCKUPDOWN24, FEILOCKUPDOWN25, FEILOCKUPDOWN26, FEILOCKUPDOWN27, FEILOCKUPDOWN28, FEILOCKUPDOWN29, FEILOCKUPDOWN30, FEILOCKUPDOWN31, FEILOCKUPDOWN32, FEILOCKUPDOWN33, FEILOCKUPDOWN34, FEILOCKUPDOWN35, FEILOCKUPDOWN36, FEILOCKUPDOWN37, FEILOCKUPDOWN38, FEILOCKUPDOWN39, FEILOCKUPDOWN40, FEILOCKUPDOWN41, FEILOCKUPDOWN42, FEILOCKUPDOWN43, FEILOCKUPDOWN44, FEILOCKUPDOWN45, FEILOCKUPDOWN46, FEILOCKUPDOWN47, FEILOCKUPDOWN48, FEILOCKUPDOWN49, FEILOCKUPDOWN50, FEILOCKUPDOWN51, FEILOCKUPDOWN52, FEILOCKUPDOWN53, FEILOCKUPDOWN54, FEILOCKUPDOWN55, FEILOCKUPDOWN56, FEILOCKUPDOWN57, FEILOCKUPDOWN58, FEILOCKUPDOWN59, FEILOCKUPDOWN60, FEILOCKUPDOWN61, FEILOCKUPDOWN62, FEILOCKUPDOWN63, FEILOCKUPDOWN64, FEILOCKUPDOWN65, FEILOCKUPDOWN66, FEILOCKUPDOWN67, FEILOCKUPDOWN68, FEILOCKUPDOWN69, FEILOCKUPDOWN70, FEILOCKUPDOWN71, FEILOCKUPDOWN72, FEILOCKUPDOWN73, FEILOCKUPDOWN",0.1819575,0.1819575,0.32270157,0.32270157,0.1819575,False,True,0.0,0.0,0.7088451981544495,0.36542465463280677,Fail,0.32270157,True,True,0.0,0.0022796352583586144,0.6959899067878723,0.670647546449693,Partial,0.1819575,False,True,0.0,0.0,0.7088451981544495,0.36542465463280677,Fail,0.32270157,True,True,0.0,0.0022796352583586144,0.6959899067878723,0.670647546449693,Partial
stm32f405,What is the description of CC2S field from CCMR1_Output register from TIM12 peripheral for STM32F405 microcontroller?,"Capture/Compare 2
              selection",CC2S[1:0]: Capture/Compare 2 selection,CC2S: Capture/Compare 2 Selection,CC2S[1:0]: Capture/Compare 2 selection,CC2S: Capture/Compare 2 Selection,0.8245399,0.8245399,0.8623787,0.8623787,0.8245399,True,True,0.8571428571428571,0.3902439024390244,0.7694363594055176,0.8975832154526528,Pass,0.8623787,True,True,0.8571428571428571,0.4878048780487805,0.7656320929527283,0.9037825650973603,Pass,0.8245399,True,True,0.8571428571428571,0.3902439024390244,0.7694363594055176,0.8975832154526528,Pass,0.8623787,True,True,0.8571428571428571,0.4878048780487805,0.7656320929527283,0.9037825650973603,Pass
stm32f405,What is the description of FB15 field from F17R1 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,Flexible memory controller (FMC),Filter bits,Flexible memory controller (FMC),Filter bits,0.16257061,0.16257061,1.0,1.0,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the bit_width of FB9 field from F11R1 register from CAN2 peripheral for STM32F405 microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the description of DMACHTDR register from Ethernet_DMA peripheral for STM32F405 microcontroller?,"Ethernet DMA current host transmit
          descriptor register",ETH_DMACHTDR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,TX DMA Current Host Transmit Descriptor Register,ETH_DMACHTDR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,TX DMA Current Host Transmit Descriptor Register,0.12897672,0.12897672,0.9017712,0.9017712,0.12897672,False,True,0.0,0.010443864229765065,0.7374206781387329,0.36758413081186253,Fail,0.9017712,False,True,0.8571428571428571,0.640625,0.8396962881088257,0.6245028240340096,Partial,0.12897672,False,True,0.0,0.010443864229765065,0.7374206781387329,0.36758413081186253,Fail,0.9017712,False,True,0.8571428571428571,0.640625,0.8396962881088257,0.6245028240340096,Partial
stm32f405,What is the description of FB18 field from F23R2 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,Flexible memory controller (FMC),Filter bits,Flexible memory controller (FMC),Filter bits,0.16257061,0.16257061,1.0,1.0,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the description of MODER0 field from MODER register from GPIOI peripheral for STM32F405 microcontroller?,"Port x configuration bits (y =
              0..15)",GPIO mode for Port 0 Pin 0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15/16/17/18/19/20/21/22/23/24/25/26/27/28/29/30/31/32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/47/48/49/50/51/52/53/54/55/56/57/58/59/60/61/62/63/64/65/66/67/68/69/70/71/72/73/74/75/76/77/78/79/80/81/82/83/84/85/86/87/88/89/90/91/92/93/94/95/96/97/98/99/100/101/102/103/104/105/106/107/108/109/110/111/112/113/114/115/116/117/118/119/120/121/122/123/124/125/126/127/128/129/130/131/132/133/134/135/136/137/138/139/140/141/142/143/144/145/146/147/148/149/150/151/152/153/154/155/156/157/158/159/160/161/162/163/164/165/166/167/168/169/170/171/172/173/174/175/176/177/178/179/180/181/182/183/184/185/186/187/188/189/190/191/192/193/194/195/196/197/198/199/200/201/202/203/204/205/206/207/208/209/210/211/212/213/214/215/216/,GPIO mode for Port 0 pins 0-7.,GPIO mode for Port 0 Pin 0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15/16/17/18/19/20/21/22/23/24/25/26/27/28/29/30/31/32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/47/48/49/50/51/52/53/54/55/56/57/58/59/60/61/62/63/64/65/66/67/68/69/70/71/72/73/74/75/76/77/78/79/80/81/82/83/84/85/86/87/88/89/90/91/92/93/94/95/96/97/98/99/100/101/102/103/104/105/106/107/108/109/110/111/112/113/114/115/116/117/118/119/120/121/122/123/124/125/126/127/128/129/130/131/132/133/134/135/136/137/138/139/140/141/142/143/144/145/146/147/148/149/150/151/152/153/154/155/156/157/158/159/160/161/162/163/164/165/166/167/168/169/170/171/172/173/174/175/176/177/178/179/180/181/182/183/184/185/186/187/188/189/190/191/192/193/194/195/196/197/198/199/200/201/202/203/204/205/206/207/208/209/210/211/212/213/214/215/216/,GPIO mode for Port 0 pins 0-7.,0.3833272,0.3833272,0.39567634,0.39567634,0.3833272,False,True,0.14285714285714285,0.012771392081736943,0.6611704230308533,0.3975519209355252,Fail,0.39567634,False,False,0.14285714285714285,0.17647058823529416,0.7736015319824219,0.17321900501221169,Fail,0.3833272,False,True,0.14285714285714285,0.012771392081736943,0.6611704230308533,0.3975519209355252,Fail,0.39567634,False,False,0.14285714285714285,0.17647058823529416,0.7736015319824219,0.17321900501221169,Fail
stm32f405,What is the bit_offset of FSC8 field from FS1R register from CAN1 peripheral for STM32F405 microcontroller?,8,0x1000 0x1004 0x1008 0x100c 0x1010 0x1014 0x1018 0x101c 0x1020 0x1024 0x1028 0x102c 0x1030 0x1034 0x1038 0x103c 0x1040 0x1044 0x1048 0x104c 0x1050 0x1054 0x1058 0x105c 0x1060 0x1064 0x1068 0x106c 0x1070 0x1074 0x1078 0x107c 0x1080 0x1084 0x1088 0x108c 0x1090 0x1094 0x1098 0x109c 0x10a0 0x10a4 0x10a8 0x10ac 0x10b0 0x10b4 0x10b8 0x10bc 0x10c0 0x10c4 0x10c8 0x10cc 0x10d0 0x10d4 0x10d8 0x10dc 0x10e0 0x10e4 0x10e8 0x10ec 0x10f0 0x10f4 0x10f8 0x10fc 0x1100 0x1104 0x1108 0x110c 0x1110 0x1114 0x1118 0x111c 0x1120 0x1124 0x1128 0x112c 0x1130 0x1134 0x1138 0x113c 0x1140 0x1144 0x1148 0x114c 0x1150 0x1154 0x1158 0x115c 0x1160 0x1164 0x1168 0x116c 0x1170 0x1174 0x1178 0x117c 0x1180 0x1184 0x1188 0x118c 0x1190 0x1194 0x1198 0x119c 0x11a0 0x11a4 0x11a8 0x11ac 0x11b0 0x11b4 0x11,0x1000,0x1000 0x1004 0x1008 0x100c 0x1010 0x1014 0x1018 0x101c 0x1020 0x1024 0x1028 0x102c 0x1030 0x1034 0x1038 0x103c 0x1040 0x1044 0x1048 0x104c 0x1050 0x1054 0x1058 0x105c 0x1060 0x1064 0x1068 0x106c 0x1070 0x1074 0x1078 0x107c 0x1080 0x1084 0x1088 0x108c 0x1090 0x1094 0x1098 0x109c 0x10a0 0x10a4 0x10a8 0x10ac 0x10b0 0x10b4 0x10b8 0x10bc 0x10c0 0x10c4 0x10c8 0x10cc 0x10d0 0x10d4 0x10d8 0x10dc 0x10e0 0x10e4 0x10e8 0x10ec 0x10f0 0x10f4 0x10f8 0x10fc 0x1100 0x1104 0x1108 0x110c 0x1110 0x1114 0x1118 0x111c 0x1120 0x1124 0x1128 0x112c 0x1130 0x1134 0x1138 0x113c 0x1140 0x1144 0x1148 0x114c 0x1150 0x1154 0x1158 0x115c 0x1160 0x1164 0x1168 0x116c 0x1170 0x1174 0x1178 0x117c 0x1180 0x1184 0x1188 0x118c 0x1190 0x1194 0x1198 0x119c 0x11a0 0x11a4 0x11a8 0x11ac 0x11b0 0x11b4 0x11,0x1000,0.17135862,0.17135862,0.24873197,0.24873197,0.17135862,True,False,0.0,0.0012919896640827266,0.6815918684005737,0.4108713105012896,Fail,0.24873197,False,False,0.0,0.0,0.8392183184623718,0.13831934630870818,Fail,0.17135862,True,False,0.0,0.0012919896640827266,0.6815918684005737,0.4108713105012896,Fail,0.24873197,False,False,0.0,0.0,0.8392183184623718,0.13831934630870818,Fail
stm32f405,What is the size of JOFR4 register from ADC2 peripheral for STM32F405 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f405,What is the bit_offset of FBM17 field from FM1R register from CAN2 peripheral for STM32F405 microcontroller?,17,17,22,17,22,1.0000001,1.0000001,0.71772724,0.71772724,1.0000001,True,True,1.0,1.0,1.0000003576278687,1.0000000596046448,Pass,0.71772724,False,False,0.0,0.0,0.9993818998336792,0.18579364717006683,Fail,1.0000001,True,True,1.0,1.0,1.0000003576278687,1.0000000596046448,Pass,0.71772724,False,False,0.0,0.0,0.9993818998336792,0.18579364717006683,Fail
stm32f405,What is the bit_width of DMAADDR field from OTG_HS_HCDMA8 register from OTG_HS_HOST peripheral for STM32F405 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f405,What is the bit_offset of BBERR field from OTG_HS_HCINT11 register from OTG_HS_HOST peripheral for STM32F405 microcontroller?,8,8,8,8,8,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass
stm32f405,What is the bit_width of CPHA field from CR1 register from SPI4 peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_width of FB29 field from F15R2 register from CAN1 peripheral for STM32F405 microcontroller?,1,30,30,30,30,0.5095481,0.5095481,0.5095481,0.5095481,0.5095481,False,False,0.0,0.0,0.9988795518875122,0.17530933916568756,Fail,0.5095481,False,False,0.0,0.0,0.9988794922828674,0.17530933022499084,Fail,0.5095481,False,False,0.0,0.0,0.9988795518875122,0.17530933916568756,Fail,0.5095481,False,False,0.0,0.0,0.9988794922828674,0.17530933022499084,Fail
stm32f405,What is the description of FB21 field from F3R2 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,15569,Filter bits,15569,Filter bits,0.0016488843,0.0016488843,1.0,1.0,0.0016488843,False,True,0.0,0.0,0.8244525194168091,0.37375032212585213,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.0016488843,False,True,0.0,0.0,0.8244525194168091,0.37375032212585213,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the bit_width of BR2 field from BSRR register from GPIOF peripheral for STM32F405 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail
stm32f405,What is the bit_width of DEV_ID field from DBGMCU_IDCODE register from DBG peripheral for STM32F405 microcontroller?,12,16,16,16,16,0.76053506,0.76053506,0.76053506,0.76053506,0.76053506,False,False,0.0,0.5,0.999821662902832,0.2130000025033951,Fail,0.76053506,False,False,0.0,0.5,0.999821662902832,0.2130000025033951,Fail,0.76053506,False,False,0.0,0.5,0.999821662902832,0.2130000025033951,Fail,0.76053506,False,False,0.0,0.5,0.999821662902832,0.2130000025033951,Fail
stm32f405,What is the bit_offset of FB19 field from F25R2 register from CAN2 peripheral for STM32F405 microcontroller?,19,19,19,19,19,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f405,What is the bit_width of IDR8 field from IDR register from GPIOD peripheral for STM32F405 microcontroller?,1,8,8,8,8,0.605199,0.605199,0.605199,0.605199,0.605199,False,False,0.0,0.0,0.9992081522941589,0.18014117181301117,Fail,0.605199,False,False,0.0,0.0,0.9992081522941589,0.18014117181301117,Fail,0.605199,False,False,0.0,0.0,0.9992081522941589,0.18014117181301117,Fail,0.605199,False,False,0.0,0.0,0.9992081522941589,0.18014117181301117,Fail
stm32f405,What is the bit_width of FB19 field from F10R2 register from CAN2 peripheral for STM32F405 microcontroller?,1,20,20,20,20,0.5279856,0.5279856,0.5279856,0.5279856,0.5279856,False,False,0.0,0.0,0.9993820786476135,0.1763065904378891,Fail,0.5279856,False,False,0.0,0.0,0.9993820786476135,0.1763065904378891,Fail,0.5279856,False,False,0.0,0.0,0.9993820786476135,0.1763065904378891,Fail,0.5279856,False,False,0.0,0.0,0.9993820786476135,0.1763065904378891,Fail
stm32f405,What is the bit_offset of FB3 field from F25R2 register from CAN1 peripheral for STM32F405 microcontroller?,3,11,29,11,29,0.59858125,0.59858125,0.4639866,0.4639866,0.59858125,False,False,0.0,0.0,0.9996175169944763,0.17987169027328492,Fail,0.4639866,False,False,0.0,0.0,0.9996001720428467,0.17313935607671738,Fail,0.59858125,False,False,0.0,0.0,0.9996175169944763,0.17987169027328492,Fail,0.4639866,False,False,0.0,0.0,0.9996001720428467,0.17313935607671738,Fail
stm32f405,What is the bit_width of RXDMAEN field from CR2 register from SPI3 peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_width of CC1NP field from CCER register from TIM14 peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_width of FB28 field from F2R2 register from CAN2 peripheral for STM32F405 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail
stm32f405,What is the bit_offset of b161 field from K1LR register from CRYP peripheral for STM32F405 microcontroller?,1,16,160,16,160,0.4854614,0.4854614,0.4477899,0.4477899,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4477899,True,False,0.0,0.33333333333333337,0.9987301230430603,0.4888656804958979,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4477899,True,False,0.0,0.33333333333333337,0.9987301230430603,0.4888656804958979,Fail
stm32f405,What is the bit_offset of FB20 field from F13R2 register from CAN2 peripheral for STM32F405 microcontroller?,20,0x14,20,0x14,20,0.48450008,0.48450008,0.99999994,0.99999994,0.48450008,False,False,0.0,0.0,0.8479909896850586,0.15142365247011183,Fail,0.99999994,True,True,1.0,1.0,1.0000001192092896,1.0000000149011612,Pass,0.48450008,False,False,0.0,0.0,0.8479909896850586,0.15142365247011183,Fail,0.99999994,True,True,1.0,1.0,1.0000001192092896,1.0000000149011612,Pass
stm32f405,List all the fields of APB2ENR register from RCC peripheral for STM32F405 microcontroller.,"TIM11EN, TIM10EN, TIM9EN, SYSCFGEN, SPI1EN, SDIOEN, ADC3EN, ADC2EN, ADC1EN, USART6EN, USART1EN, TIM8EN, TIM1EN","DMA1EN, DMA2EN, TIM1EN, TIM8EN, TIM9EN, TIM10EN, TIM11EN, TIM12EN, TIM13EN, TIM14EN, TIM15EN, TIM16EN, TIM17EN, TIM18EN, TIM20EN, TIM21EN, TIM22EN, TIM23EN, TIM24EN, TIM25EN, TIM26EN, TIM27EN, TIM28EN, TIM29EN, TIM30EN, TIM31EN, TIM32EN, TIM33EN, TIM34EN, TIM35EN, TIM36EN, TIM37EN, TIM38EN, TIM39EN, TIM40EN, TIM41EN, TIM42EN, TIM43EN, TIM44EN, TIM45EN, TIM46EN, TIM47EN, TIM48EN, TIM49EN, TIM50EN, TIM51EN, TIM52EN, TIM53EN, TIM54EN, TIM55EN, TIM56EN, TIM57EN, TIM58EN, TIM59EN, TIM60EN, TIM61EN, TIM62EN, TIM63EN, TIM64EN, TIM72EN, TIM73EN, TIM74EN, TIM75EN, TIM76EN, TIM77EN, TIM78EN, TIM79EN, TIM80EN, TIM81EN, TIM82EN, TIM83EN, TIM84EN, TIM85EN, TIM86EN, TIM87EN, TIM88EN, TIM89EN, TIM90EN, TIM91EN, TIM92EN, TIM93EN, TIM94EN, TIM95EN, TIM96EN, TIM97EN, TIM98EN, TIM99EN, TIM100EN, TIM101EN, TIM102EN, TIM103EN, TIM104EN, TIM105EN, TIM106EN, TIM107EN, TIM108EN, TIM109EN, TIM110EN, TIM111EN, TIM112EN, TIM113EN, TIM114EN, TIM115EN, TIM116EN, TIM117EN, TIM118EN, TIM119EN, TIM120EN, TIM121EN, TIM122EN, TIM123EN, TIM124EN, TIM125EN, TIM126EN, TIM127EN, TIM128EN, TIM129EN, TIM130EN, TIM131EN, TIM132EN, TIM133EN, TIM134EN, TIM135EN","DMA1EN, DMA2EN, TIM1EN, TIM8EN, TIM9EN, TIM10EN, TIM11EN, I2C1EN, I2C2EN, I2C3EN, UART4EN, UART5EN, UART7EN, UART8EN, CAN1EN, CAN2EN, PWCEN, I2S2EN, TIM20EN, TIM21EN, TIM22EN, TIM23EN, TIM24EN, TIM25EN, TIM26EN, TIM27EN, TIM28EN, TIM32EN, TIM33EN, TIM34EN, TIM35EN, TIM36EN, TIM37EN, TIM38EN, TIM39EN, TIM40EN, TIM41EN, TIM42EN, TIM43EN, TIM44EN, TIM45EN, TIM46EN, TIM47EN, TIM48EN, TIM49EN, TIM50EN, TIM51EN, TIM52EN, TIM53EN, TIM54EN, TIM55EN, TIM56EN, TIM57EN, TIM58EN, TIM59EN, TIM60EN, TIM61EN, TIM62EN, TIM63EN, TIM64EN, TIM72EN, TIM73EN, TIM74EN, TIM75EN, TIM76EN, TIM77EN, TIM78EN, TIM79EN, TIM80EN, TIM81EN, TIM82EN, TIM83EN, TIM84EN, TIM85EN, TIM86EN, TIM87EN, TIM88EN, TIM89EN, TIM90EN, TIM91EN, TIM92EN, TIM93EN, TIM94EN, TIM95EN, TIM96EN, TIM97EN, TIM98EN, TIM99EN, TIM100EN, TIM101EN, TIM102EN, TIM103EN, TIM104EN, TIM105EN, TIM106EN, TIM107EN, TIM108EN, TIM109EN, TIM110EN, TIM111EN, TIM112EN, TIM113EN, TIM114EN, TIM115EN, TIM116EN, TIM117EN, TIM118EN, TIM119EN, TIM120EN, TIM121EN, TIM122EN, TIM123EN, TIM124EN, TIM125EN, TIM126EN, TIM127EN, TIM128EN, TIM129EN, TIM130EN, TIM131EN, TIM132EN, TIM133EN, TIM134EN, TIM135EN,","DMA1EN, DMA2EN, TIM1EN, TIM8EN, TIM9EN, TIM10EN, TIM11EN, TIM12EN, TIM13EN, TIM14EN, TIM15EN, TIM16EN, TIM17EN, TIM18EN, TIM20EN, TIM21EN, TIM22EN, TIM23EN, TIM24EN, TIM25EN, TIM26EN, TIM27EN, TIM28EN, TIM29EN, TIM30EN, TIM31EN, TIM32EN, TIM33EN, TIM34EN, TIM35EN, TIM36EN, TIM37EN, TIM38EN, TIM39EN, TIM40EN, TIM41EN, TIM42EN, TIM43EN, TIM44EN, TIM45EN, TIM46EN, TIM47EN, TIM48EN, TIM49EN, TIM50EN, TIM51EN, TIM52EN, TIM53EN, TIM54EN, TIM55EN, TIM56EN, TIM57EN, TIM58EN, TIM59EN, TIM60EN, TIM61EN, TIM62EN, TIM63EN, TIM64EN, TIM72EN, TIM73EN, TIM74EN, TIM75EN, TIM76EN, TIM77EN, TIM78EN, TIM79EN, TIM80EN, TIM81EN, TIM82EN, TIM83EN, TIM84EN, TIM85EN, TIM86EN, TIM87EN, TIM88EN, TIM89EN, TIM90EN, TIM91EN, TIM92EN, TIM93EN, TIM94EN, TIM95EN, TIM96EN, TIM97EN, TIM98EN, TIM99EN, TIM100EN, TIM101EN, TIM102EN, TIM103EN, TIM104EN, TIM105EN, TIM106EN, TIM107EN, TIM108EN, TIM109EN, TIM110EN, TIM111EN, TIM112EN, TIM113EN, TIM114EN, TIM115EN, TIM116EN, TIM117EN, TIM118EN, TIM119EN, TIM120EN, TIM121EN, TIM122EN, TIM123EN, TIM124EN, TIM125EN, TIM126EN, TIM127EN, TIM128EN, TIM129EN, TIM130EN, TIM131EN, TIM132EN, TIM133EN, TIM134EN, TIM135EN","DMA1EN, DMA2EN, TIM1EN, TIM8EN, TIM9EN, TIM10EN, TIM11EN, I2C1EN, I2C2EN, I2C3EN, UART4EN, UART5EN, UART7EN, UART8EN, CAN1EN, CAN2EN, PWCEN, I2S2EN, TIM20EN, TIM21EN, TIM22EN, TIM23EN, TIM24EN, TIM25EN, TIM26EN, TIM27EN, TIM28EN, TIM32EN, TIM33EN, TIM34EN, TIM35EN, TIM36EN, TIM37EN, TIM38EN, TIM39EN, TIM40EN, TIM41EN, TIM42EN, TIM43EN, TIM44EN, TIM45EN, TIM46EN, TIM47EN, TIM48EN, TIM49EN, TIM50EN, TIM51EN, TIM52EN, TIM53EN, TIM54EN, TIM55EN, TIM56EN, TIM57EN, TIM58EN, TIM59EN, TIM60EN, TIM61EN, TIM62EN, TIM63EN, TIM64EN, TIM72EN, TIM73EN, TIM74EN, TIM75EN, TIM76EN, TIM77EN, TIM78EN, TIM79EN, TIM80EN, TIM81EN, TIM82EN, TIM83EN, TIM84EN, TIM85EN, TIM86EN, TIM87EN, TIM88EN, TIM89EN, TIM90EN, TIM91EN, TIM92EN, TIM93EN, TIM94EN, TIM95EN, TIM96EN, TIM97EN, TIM98EN, TIM99EN, TIM100EN, TIM101EN, TIM102EN, TIM103EN, TIM104EN, TIM105EN, TIM106EN, TIM107EN, TIM108EN, TIM109EN, TIM110EN, TIM111EN, TIM112EN, TIM113EN, TIM114EN, TIM115EN, TIM116EN, TIM117EN, TIM118EN, TIM119EN, TIM120EN, TIM121EN, TIM122EN, TIM123EN, TIM124EN, TIM125EN, TIM126EN, TIM127EN, TIM128EN, TIM129EN, TIM130EN, TIM131EN, TIM132EN, TIM133EN, TIM134EN, TIM135EN,",0.6063508,0.6063508,0.6542114,0.6542114,0.6063508,False,True,0.05882352941176471,0.07218309859154926,0.8293963074684143,0.4201008459088619,Fail,0.6542114,False,True,0.05839416058394161,0.07205623901581726,0.8470580577850342,0.42505092283230395,Fail,0.6063508,False,True,0.05882352941176471,0.07218309859154926,0.8293963074684143,0.4201008459088619,Fail,0.6542114,False,True,0.05839416058394161,0.07205623901581726,0.8470580577850342,0.42505092283230395,Fail
stm32f405,What is the bit_offset of M1A field from S1M1AR register from DMA2 peripheral for STM32F405 microcontroller?,0,11,12,11,12,0.43881,0.43881,0.43830746,0.43830746,0.43881,False,False,0.0,0.0,0.9778263568878174,0.1686144530773163,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail,0.43881,False,False,0.0,0.0,0.9778263568878174,0.1686144530773163,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail
stm32f405,What is the bit_width of EPDIS field from OTG_HS_DOEPCTL0 register from OTG_HS_DEVICE peripheral for STM32F405 microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_width of INAK field from MSR register from CAN2 peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_width of AFRH14 field from AFRH register from GPIOF peripheral for STM32F405 microcontroller?,4,16,16,16,16,0.63828933,0.63828933,0.63828933,0.63828933,0.63828933,False,False,0.0,0.0,0.999462366104126,0.18183382153511046,Fail,0.63828933,False,False,0.0,0.0,0.999462366104126,0.18183382153511046,Fail,0.63828933,False,False,0.0,0.0,0.999462366104126,0.18183382153511046,Fail,0.63828933,False,False,0.0,0.0,0.999462366104126,0.18183382153511046,Fail
stm32f405,What is the bit_offset of b181 field from K1LR register from CRYP peripheral for STM32F405 microcontroller?,21,28-24 23-20 19-16 15-8 7-4 3-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0,24,28-24 23-20 19-16 15-8 7-4 3-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0,24,0.265311,0.265311,0.8066002,0.8066002,0.265311,False,False,0.0,0.0026109660574412663,0.6645405292510986,0.11307717782710303,Fail,0.8066002,False,False,0.0,0.5,0.9996769428253174,0.21528155207633973,Fail,0.265311,False,False,0.0,0.0026109660574412663,0.6645405292510986,0.11307717782710303,Fail,0.8066002,False,False,0.0,0.5,0.9996769428253174,0.21528155207633973,Fail
stm32f405,What is the description of MEMRM register from SYSCFG peripheral for STM32F405 microcontroller?,memory remap register,0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0x0000 0x0000 0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0,FMC memory remap register (SYSCFG_MEMRMP),0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0x0000 0x0000 0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0,FMC memory remap register (SYSCFG_MEMRMP),0.20780109,0.20780109,0.742919,0.742919,0.20780109,False,True,0.0,0.0026075619295958807,0.7160906791687012,0.3679340344063229,Fail,0.742919,True,True,0.7499999999999999,0.5121951219512195,0.874422550201416,0.8939190900180399,Pass,0.20780109,False,True,0.0,0.0026075619295958807,0.7160906791687012,0.3679340344063229,Fail,0.742919,True,True,0.7499999999999999,0.5121951219512195,0.874422550201416,0.8939190900180399,Pass
stm32f405,What is the size of ICER2 register from NVIC peripheral for STM32F405 microcontroller?,32,0x4000 1000 - 0x4000 13F: TIM6 Page 770,32,0x4000 1000 - 0x4000 13F: TIM6 Page 770,32,0.14145024,0.14145024,0.9999999,0.9999999,0.14145024,False,False,0.0,0.02564102564102566,0.7860260009765625,0.1262584634889395,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.14145024,False,False,0.0,0.02564102564102566,0.7860260009765625,0.1262584634889395,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f405,What is the bit_width of CNAK field from DOEPCTL3 register from OTG_FS_DEVICE peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the description of B2BSTUP field from DOEPINT2 register from OTG_FS_DEVICE peripheral for STM32F405 microcontroller?,B2BSTUP,"B2BSTUP: B2B Setup Packet Out Interrupt bit. Set by the application, clears after reading OTG_FS_DOEPINTx register (DOEPINTx), bit is set by the application, clears after reading OTG_FS_DOEPINTx register (DOEPINTx).",BNA/BUSY_SETUP transaction received from device.,"B2BSTUP: B2B Setup Packet Out Interrupt bit. Set by the application, clears after reading OTG_FS_DOEPINTx register (DOEPINTx), bit is set by the application, clears after reading OTG_FS_DOEPINTx register (DOEPINTx).",BNA/BUSY_SETUP transaction received from device.,0.43749535,0.43749535,0.28153455,0.28153455,0.43749535,True,True,0.0,0.032558139534883734,0.8361753225326538,0.6989289728985276,Partial,0.28153455,False,True,0.0,0.125,0.819036066532135,0.3931821376085281,Fail,0.43749535,True,True,0.0,0.032558139534883734,0.8361753225326538,0.6989289728985276,Partial,0.28153455,False,True,0.0,0.125,0.819036066532135,0.3931821376085281,Fail
stm32f405,What is the description of FB6 field from F3R2 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,0x4000 7400 - 0x4000 77FF DAC Section 14.5.15: DAC register map on page 456,0x4000 3000 - 0x4000 33:3 IWDG Section 21.4.5: IWDG register map on page 715,0x4000 7400 - 0x4000 77FF DAC Section 14.5.15: DAC register map on page 456,0x4000 3000 - 0x4000 33:3 IWDG Section 21.4.5: IWDG register map on page 715,0.12574945,0.12574945,0.06518574,0.06518574,0.12574945,False,True,0.0,0.07999999999999996,0.7929951548576355,0.37923674592375756,Fail,0.06518574,False,True,0.0,0.06578947368421051,0.7939125895500183,0.37563564914621805,Fail,0.12574945,False,True,0.0,0.07999999999999996,0.7929951548576355,0.37923674592375756,Fail,0.06518574,False,True,0.0,0.06578947368421051,0.7939125895500183,0.37563564914621805,Fail
stm32f405,What is the description of FB12 field from F26R1 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,0x0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000,12 Bit Addressing,0x0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000,12 Bit Addressing,0.20834708,0.20834708,0.3904587,0.3904587,0.20834708,False,True,0.0,0.0013054830287205776,0.6912646293640137,0.3641723226629412,Fail,0.3904587,False,True,0.0,0.17647058823529416,0.8696475625038147,0.40879359893939077,Fail,0.20834708,False,True,0.0,0.0013054830287205776,0.6912646293640137,0.3641723226629412,Fail,0.3904587,False,True,0.0,0.17647058823529416,0.8696475625038147,0.40879359893939077,Fail
stm32f405,What is the description of CCRCFAILC field from ICR register from SDIO peripheral for STM32F405 microcontroller?,CCRCFAIL flag clear bit,CCRC Failure Counter Reset (CCRCFAILC),CCRC Fail Interrupt Clear,CCRC Failure Counter Reset (CCRCFAILC),CCRC Fail Interrupt Clear,0.55190384,0.55190384,0.62614083,0.62614083,0.55190384,False,True,0.0,0.21052631578947367,0.8560827374458313,0.41653391860033334,Fail,0.62614083,False,True,0.25,0.28,0.8833727240562439,0.47781295025348663,Fail,0.55190384,False,True,0.0,0.21052631578947367,0.8560827374458313,0.41653391860033334,Fail,0.62614083,False,True,0.25,0.28,0.8833727240562439,0.47781295025348663,Fail
stm32f405,What is the bit_width of MODER0 field from MODER register from GPIOH peripheral for STM32F405 microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f405,What is the address_offset of MMCTIR register from Ethernet_MMC peripheral for STM32F405 microcontroller?,0x8,0x20,0x00000008,0x20,0x00000008,0.80015934,0.80015934,0.79598,0.79598,0.80015934,False,False,0.0,0.5,0.9341720342636108,0.2051337718963623,Fail,0.79598,False,False,0.0,0.30000000000000004,0.902847945690155,0.1902261906862259,Fail,0.80015934,False,False,0.0,0.5,0.9341720342636108,0.2051337718963623,Fail,0.79598,False,False,0.0,0.30000000000000004,0.902847945690155,0.1902261906862259,Fail
stm32f405,What is the bit_width of FB4 field from F25R1 register from CAN2 peripheral for STM32F405 microcontroller?,1,16,30,16,30,0.4854614,0.4854614,0.5095481,0.5095481,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.5095481,False,False,0.0,0.0,0.9988794922828674,0.17530933022499084,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.5095481,False,False,0.0,0.0,0.9988794922828674,0.17530933022499084,Fail
stm32f405,What is the bit_width of FB20 field from F23R2 register from CAN2 peripheral for STM32F405 microcontroller?,1,20,20,20,20,0.5279856,0.5279856,0.5279856,0.5279856,0.5279856,False,False,0.0,0.0,0.9993820786476135,0.1763065904378891,Fail,0.5279856,False,False,0.0,0.0,0.9993820786476135,0.1763065904378891,Fail,0.5279856,False,False,0.0,0.0,0.9993820786476135,0.1763065904378891,Fail,0.5279856,False,False,0.0,0.0,0.9993820786476135,0.1763065904378891,Fail
stm32f405,What is the description of CHSIDE field from SR register from SPI6 peripheral for STM32F405 microcontroller?,Channel side,18-Jul-2017 18-Jul-2017 23-Apr-2018 Updated:  Section 28.3.4: Configuring the SPI for half-duplex communication and Unidirectional receive- only procedure (BIDIMODE=0 and RXONLY=1),0: Transmit buffer is empty,18-Jul-2017 18-Jul-2017 23-Apr-2018 Updated:  Section 28.3.4: Configuring the SPI for half-duplex communication and Unidirectional receive- only procedure (BIDIMODE=0 and RXONLY=1),0: Transmit buffer is empty,0.24814974,0.24814974,0.19193044,0.19193044,0.24814974,False,True,0.0,0.06077348066298338,0.7785906195640564,0.3822347538535437,Fail,0.19193044,False,True,0.0,0.18518518518518523,0.830742359161377,0.3934671352858896,Fail,0.24814974,False,True,0.0,0.06077348066298338,0.7785906195640564,0.3822347538535437,Fail,0.19193044,False,True,0.0,0.18518518518518523,0.830742359161377,0.3934671352858896,Fail
stm32f405,What is the bit_width of FB24 field from F9R2 register from CAN1 peripheral for STM32F405 microcontroller?,1,32,10,32,10,0.49268645,0.49268645,0.61559385,0.61559385,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the description of FB6 field from F16R2 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,6th bit of FD register.,Filter bits,6th bit of FD register.,Filter bits,0.32386416,0.32386416,1.0,1.0,0.32386416,False,True,0.0,0.17391304347826086,0.8693811893463135,0.40529603867427166,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.32386416,False,True,0.0,0.17391304347826086,0.8693811893463135,0.40529603867427166,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the bit_offset of CLKDIV field from BWTR1 register from FSMC peripheral for STM32F405 microcontroller?,20,12,0x18,12,0x18,0.7165746,0.7165746,0.51187736,0.51187736,0.7165746,False,False,0.0,0.0,0.9995283484458923,0.18575798273086547,Fail,0.51187736,False,False,0.0,0.0,0.8601767420768738,0.15462037920951843,Fail,0.7165746,False,False,0.0,0.0,0.9995283484458923,0.18575798273086547,Fail,0.51187736,False,False,0.0,0.0,0.8601767420768738,0.15462037920951843,Fail
stm32f405,What is the bit_offset of CCR field from CCR register from I2C1 peripheral for STM32F405 microcontroller?,0,0x38,15,0x38,15,0.6176872,0.6176872,0.36881483,0.36881483,0.6176872,True,False,0.0,0.25,0.8516422510147095,0.4711306989192962,Fail,0.36881483,False,False,0.0,0.0,0.978219747543335,0.16517370343208312,Fail,0.6176872,True,False,0.0,0.25,0.8516422510147095,0.4711306989192962,Fail,0.36881483,False,False,0.0,0.0,0.978219747543335,0.16517370343208312,Fail
stm32f405,What is the description of CCR3_H field from CCR3 register from TIM5 peripheral for STM32F405 microcontroller?,High Capture/Compare value,"585, 647 TIM1 and TIM8 capture/compare register 3 (TIMx_CCR3) ......... 585 17.4.15 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and",17.4.15 TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare,"585, 647 TIM1 and TIM8 capture/compare register 3 (TIMx_CCR3) ......... 585 17.4.15 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and TIM8 capture/compare register (TIMx_CCR3) ......... TIM1 and",17.4.15 TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare register 3 (TIMx_CCR3) ........................ TIM5 and TIM8 capture/compare,0.4650561,0.4650561,0.46926728,0.46926728,0.4650561,False,True,0.00816326530612245,0.010521281683405048,0.7279682159423828,0.38460675411410283,Fail,0.46926728,False,True,0.00806451612903226,0.009255363904080771,0.7293177247047424,0.384936694072206,Fail,0.4650561,False,True,0.00816326530612245,0.010521281683405048,0.7279682159423828,0.38460675411410283,Fail,0.46926728,False,True,0.00806451612903226,0.009255363904080771,0.7293177247047424,0.384936694072206,Fail
stm32f405,What is the bit_offset of FB19 field from F21R1 register from CAN1 peripheral for STM32F405 microcontroller?,19,19,19,19,19,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f405,What is the bit_width of SSOE field from CR2 register from SPI6 peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,List all the fields of OAR1 register from I2C1 peripheral for STM32F405 microcontroller.,"ADDMODE, ADD10, ADD7, ADD0",0x4000 7400 - 0x4000 77FF DAC Section 14.5.15: DAC register map on page 456 0x4000 7000 - 0x4000 73FF PWR Section 5.6: PWR register map on page 151 0x4000 6800 - 0x4000 6BFF CAN2 Section 32.9.5: bxCAN register map on page 1121 0x4000 6400 - 0x4000 67FF CAN1 0x4000 5C00 - 0x4000 5FFF I2C3 0x4000 5800 - 0x4000 5BFF I2C2 Section 27.6.11: I2C register map on page 875 0x4000 5400 - 0x4000 57FF I2C1 0x4000 5000 - 0x4000 53FF UART5 0x4000 4C00 - 0x4000 4FFF UART4 Section 30.6.8: USART register map on page 1021 0x4000 4800 - 0x4000 4BFF USART3 0x4000 4400 - 0x4000 47FF USART2 0x4000 4000 - 0x4000 43FF I2S3ext 0x4000 3C00 - 0x4000 3FFF SPI3 / I2S3 Section 28.5.10: SPI register map on page 928 0x4000 3800 - 0x4000 3BFF SPI2 / I2S2 APB1 0x4000 3400 - 0x4000 37FF I2S2ext 0x4000 3000 - 0x4000 33FF IWDG Section 21.4.5: IWDG register map on page 715 0x4000 2C00 - 0x4000 2FFF WWDG Section 22.6.4: WWDG register map on page 722 0x4000 2800 - 0x4000 2BFF RTC & BKP Registers Section 26.6.21: RTC register map on page 839 0x4000 2000 - 0x4000 23FF TIM14 Section 19.5.12: TIM10/11/13/14 register map on 0x4000 1C00 - 0x4000 1FFF TIM,0x4000 7400 - 0x4000 77FF DAC Section 14.5.15: DAC register map on page 456,0x4000 7400 - 0x4000 77FF DAC Section 14.5.15: DAC register map on page 456 0x4000 7000 - 0x4000 73FF PWR Section 5.6: PWR register map on page 151 0x4000 6800 - 0x4000 6BFF CAN2 Section 32.9.5: bxCAN register map on page 1121 0x4000 6400 - 0x4000 67FF CAN1 0x4000 5C00 - 0x4000 5FFF I2C3 0x4000 5800 - 0x4000 5BFF I2C2 Section 27.6.11: I2C register map on page 875 0x4000 5400 - 0x4000 57FF I2C1 0x4000 5000 - 0x4000 53FF UART5 0x4000 4C00 - 0x4000 4FFF UART4 Section 30.6.8: USART register map on page 1021 0x4000 4800 - 0x4000 4BFF USART3 0x4000 4400 - 0x4000 47FF USART2 0x4000 4000 - 0x4000 43FF I2S3ext 0x4000 3C00 - 0x4000 3FFF SPI3 / I2S3 Section 28.5.10: SPI register map on page 928 0x4000 3800 - 0x4000 3BFF SPI2 / I2S2 APB1 0x4000 3400 - 0x4000 37FF I2S2ext 0x4000 3000 - 0x4000 33FF IWDG Section 21.4.5: IWDG register map on page 715 0x4000 2C00 - 0x4000 2FFF WWDG Section 22.6.4: WWDG register map on page 722 0x4000 2800 - 0x4000 2BFF RTC & BKP Registers Section 26.6.21: RTC register map on page 839 0x4000 2000 - 0x4000 23FF TIM14 Section 19.5.12: TIM10/11/13/14 register map on 0x4000 1C00 - 0x4000 1FFF TIM,0x4000 7400 - 0x4000 77FF DAC Section 14.5.15: DAC register map on page 456,0.25806382,0.25806382,0.22853869,0.22853869,0.25806382,False,True,0.0,0.013333333333333308,0.7452108860015869,0.37535149071613944,Fail,0.22853869,False,True,0.0,0.07999999999999996,0.8115040063858032,0.3871525355577469,Fail,0.25806382,False,True,0.0,0.013333333333333308,0.7452108860015869,0.37535149071613944,Fail,0.22853869,False,True,0.0,0.07999999999999996,0.8115040063858032,0.3871525355577469,Fail
stm32f405,What is the bit_offset of ETHMACTXLPEN field from AHB1LPENR register from RCC peripheral for STM32F405 microcontroller?,26,128,120,128,120,0.55933326,0.55933326,0.4265204,0.4265204,0.55933326,False,False,0.0,0.33333333333333337,0.9993954300880432,0.19454264442125954,Fail,0.4265204,False,False,0.0,0.33333333333333337,0.9988656640052795,0.18782253662745158,Fail,0.55933326,False,False,0.0,0.33333333333333337,0.9993954300880432,0.19454264442125954,Fail,0.4265204,False,False,0.0,0.33333333333333337,0.9988656640052795,0.18782253662745158,Fail
stm32f405,What is the bit_width of TR6 field from RTSR register from EXTI peripheral for STM32F405 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_width of AFRL1 field from AFRL register from GPIOG peripheral for STM32F405 microcontroller?,4,16,16,16,16,0.63828933,0.63828933,0.63828933,0.63828933,0.63828933,False,False,0.0,0.0,0.999462366104126,0.18183382153511046,Fail,0.63828933,False,False,0.0,0.0,0.999462366104126,0.18183382153511046,Fail,0.63828933,False,False,0.0,0.0,0.999462366104126,0.18183382153511046,Fail,0.63828933,False,False,0.0,0.0,0.999462366104126,0.18183382153511046,Fail
stm32f405,What is the description of PTPTSAR register from Ethernet_PTP peripheral for STM32F405 microcontroller?,"Ethernet PTP time stamp addend
          register",Ethernet PTP time stamp addend register (ETH_PTPTSAR),Time stamp addend register (ETH_PTPTSAR),Ethernet PTP time stamp addend register (ETH_PTPTSAR),Time stamp addend register (ETH_PTPTSAR),0.9406791,0.9406791,0.8294996,0.8294996,0.9406791,True,True,0.923076923076923,0.5849056603773585,0.8342593908309937,0.9360335299255887,Pass,0.8294996,False,True,0.7272727272727272,0.2857142857142857,0.8119605779647827,0.5730093265508676,Partial,0.9406791,True,True,0.923076923076923,0.5849056603773585,0.8342593908309937,0.9360335299255887,Pass,0.8294996,False,True,0.7272727272727272,0.2857142857142857,0.8119605779647827,0.5730093265508676,Partial
stm32f405,What is the description of OC2M field from CCMR1_Output register from TIM2 peripheral for STM32F405 microcontroller?,OC2M,Output compare mode,Output compare mode,Output compare mode,Output compare mode,0.12089934,0.12089934,0.12089934,0.12089934,0.12089934,False,True,0.0,0.052631578947368474,0.8031948804855347,0.37915577812022283,Fail,0.12089934,False,True,0.0,0.052631578947368474,0.8031948804855347,0.37915577812022283,Fail,0.12089934,False,True,0.0,0.052631578947368474,0.8031948804855347,0.37915577812022283,Fail,0.12089934,False,True,0.0,0.052631578947368474,0.8031948804855347,0.37915577812022283,Fail
stm32f405,What is the size of S7FCR register from DMA2 peripheral for STM32F405 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f405,What is the bit_width of FB29 field from F22R2 register from CAN1 peripheral for STM32F405 microcontroller?,1,29,30,29,30,0.43303806,0.43303806,0.5095481,0.5095481,0.43303806,False,False,0.0,0.0,0.9992324113845825,0.1715367645025253,Fail,0.5095481,False,False,0.0,0.0,0.9988794922828674,0.17530933022499084,Fail,0.43303806,False,False,0.0,0.0,0.9992324113845825,0.1715367645025253,Fail,0.5095481,False,False,0.0,0.0,0.9988794922828674,0.17530933022499084,Fail
stm32f405,What is the bit_width of FUIE field from IER register from LTDC peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the description of IPR_N3 field from IPR0 register from NVIC peripheral for STM32F405 microcontroller?,IPR_N3,0x4000 0000 - 0x4000 00FF: Interrupt Priority Registers Section 14. 6.1: Interrupt Priority Registers (IPR0),Interrupt Priority Register n3 (IPR0),0x4000 0000 - 0x4000 00FF: Interrupt Priority Registers Section 14. 6.1: Interrupt Priority Registers (IPR0),Interrupt Priority Register n3 (IPR0),0.44158918,0.44158918,0.54938436,0.54938436,0.44158918,False,True,0.0,0.02777777777777779,0.8065342307090759,0.394448482327991,Fail,0.54938436,False,True,0.0,0.10810810810810811,0.8398678302764893,0.40885479772413097,Fail,0.44158918,False,True,0.0,0.02777777777777779,0.8065342307090759,0.394448482327991,Fail,0.54938436,False,True,0.0,0.10810810810810811,0.8398678302764893,0.40885479772413097,Fail
stm32f405,List all the fields of DOR1 register from DAC peripheral for STM32F405 microcontroller.,DACC1DOR,"DAC_DOR1, DAC_DOR2, DAC_DOR3, DAC_DOR4, DAC_DOR5, DAC_DOR6, DAC_DOR7, DAC_DOR8, DAC_DOR9, DAC_DOR10, DAC_DOR11, DAC_DOR12, DAC_DOR13, DAC_DOR14, DAC_DOR15, DAC_DOR16, DAC_DOR17, DAC_DOR18, DAC_DOR19, DAC_DOR20, DAC_DOR21, DAC_DOR22, DAC_DOR23, DAC_DOR24, DAC_DOR25, DAC_DOR26, DAC_DOR27, DAC_DOR28, DAC_DOR29, DAC_DOR30, DAC_DOR31, DAC_DOR32, DAC_DOR33, DAC_DOR34, DAC_DOR35, DAC_DOR36, DAC_DOR37, DAC_DOR38, DAC_DOR39, DAC_DOR40, DAC_DOR41, DAC_DOR42, DAC_DOR43, DAC_DOR44, DAC_DOR45, DAC_DOR46, DAC_DOR47, DAC_DOR48, DAC_DOR49, DAC_DOR50, DAC_DOR51, DAC_DOR52, DAC_DOR53, DAC_DOR54, DAC_DOR55, DAC_DOR56, DAC_DOR57, DAC_DOR58, DAC_DOR59, DAC_DOR60, DAC_DOR61, DAC_DOR62, DAC_DOR63, DAC_DOR64, DAC_DOR65, DAC_DOR66, DAC_DOR67, DAC_DOR68, DAC_DOR69, DAC_DOR70, DAC_DOR71, DAC_DOR72, DAC_DOR73, DAC_DOR74, DAC_DOR75, DAC_DOR76, DAC_DOR77, DAC_DOR78, DAC_DOR79, DAC_DOR80, DAC_DOR81, DAC_DOR82, DAC_DOR83, DAC_DOR84, DAC_DOR85, DAC_DOR86, DAC_DOR87, DAC_DOR88, DAC_DOR89, DAC_DOR90, DAC_DOR91, DAC_DOR92, DAC_DOR93, DAC_DOR94, DAC_DOR95, DAC_DOR96, DAC_DOR97, D","DATA0, DATA1, DATA2, DATA3, DATA4, DATA5, DATA6, DATA7, DATA8, DATA9, DATA10, DATA11, DATA12, DATA13, DATA14, DATA15, DATA16, DATA17, DATA18, DATA19, DATA20, DATA21, DATA22, DATA23, DATA24, DATA25, DATA26, DATA27, DATA28, DATA29, DATA30, DATA31, DATA32, DATA33, DATA34, DATA35, DATA36, DATA37, DATA38, DATA39, DATA40, DATA41, DATA42, DATA43, DATA44, DATA45, DATA46, DATA47, DATA48, DATA49, DATA50, DATA51, DATA52, DATA53, DATA54, DATA55, DATA56, DATA57, DATA58, DATA59, DATA60, DATA61, DATA62, DATA63, DATA64, DATA65, DATA66, DATA67, DATA68, DATA69, DATA70, DATA71, DATA72, DATA73, DATA74, DATA75, DATA76, DATA77, DATA78, DATA79, DATA80, DATA81, DATA82, DATA83, DATA84, DATA85, DATA86, DATA87, DATA88, DATA89, DATA90, DATA91, DATA92, DATA93, DATA94, DATA95, DATA96, DATA97, DATA98, DATA99, DATA100, DATA101, DATA102, DATA103, DATA104, DATA105, DATA106, DATA107, DATA108, DATA109, DATA110, DATA111, DATA112, DATA113, DATA114, DATA115, DATA116, DATA117, DATA118, DATA119, DATA120, DATA121, DATA122, DATA123, DATA124, DATA125, DATA126, DATA127, DATA128, DATA129, DATA130, DATA131, DATA132, DATA133, DATA134, DATA135, DATA136, DATA137, DATA138, DATA139, DATA140, DATA141, DATA142, DATA143, DATA144, DATA145, DATA","DAC_DOR1, DAC_DOR2, DAC_DOR3, DAC_DOR4, DAC_DOR5, DAC_DOR6, DAC_DOR7, DAC_DOR8, DAC_DOR9, DAC_DOR10, DAC_DOR11, DAC_DOR12, DAC_DOR13, DAC_DOR14, DAC_DOR15, DAC_DOR16, DAC_DOR17, DAC_DOR18, DAC_DOR19, DAC_DOR20, DAC_DOR21, DAC_DOR22, DAC_DOR23, DAC_DOR24, DAC_DOR25, DAC_DOR26, DAC_DOR27, DAC_DOR28, DAC_DOR29, DAC_DOR30, DAC_DOR31, DAC_DOR32, DAC_DOR33, DAC_DOR34, DAC_DOR35, DAC_DOR36, DAC_DOR37, DAC_DOR38, DAC_DOR39, DAC_DOR40, DAC_DOR41, DAC_DOR42, DAC_DOR43, DAC_DOR44, DAC_DOR45, DAC_DOR46, DAC_DOR47, DAC_DOR48, DAC_DOR49, DAC_DOR50, DAC_DOR51, DAC_DOR52, DAC_DOR53, DAC_DOR54, DAC_DOR55, DAC_DOR56, DAC_DOR57, DAC_DOR58, DAC_DOR59, DAC_DOR60, DAC_DOR61, DAC_DOR62, DAC_DOR63, DAC_DOR64, DAC_DOR65, DAC_DOR66, DAC_DOR67, DAC_DOR68, DAC_DOR69, DAC_DOR70, DAC_DOR71, DAC_DOR72, DAC_DOR73, DAC_DOR74, DAC_DOR75, DAC_DOR76, DAC_DOR77, DAC_DOR78, DAC_DOR79, DAC_DOR80, DAC_DOR81, DAC_DOR82, DAC_DOR83, DAC_DOR84, DAC_DOR85, DAC_DOR86, DAC_DOR87, DAC_DOR88, DAC_DOR89, DAC_DOR90, DAC_DOR91, DAC_DOR92, DAC_DOR93, DAC_DOR94, DAC_DOR95, DAC_DOR96, DAC_DOR97, D","DATA0, DATA1, DATA2, DATA3, DATA4, DATA5, DATA6, DATA7, DATA8, DATA9, DATA10, DATA11, DATA12, DATA13, DATA14, DATA15, DATA16, DATA17, DATA18, DATA19, DATA20, DATA21, DATA22, DATA23, DATA24, DATA25, DATA26, DATA27, DATA28, DATA29, DATA30, DATA31, DATA32, DATA33, DATA34, DATA35, DATA36, DATA37, DATA38, DATA39, DATA40, DATA41, DATA42, DATA43, DATA44, DATA45, DATA46, DATA47, DATA48, DATA49, DATA50, DATA51, DATA52, DATA53, DATA54, DATA55, DATA56, DATA57, DATA58, DATA59, DATA60, DATA61, DATA62, DATA63, DATA64, DATA65, DATA66, DATA67, DATA68, DATA69, DATA70, DATA71, DATA72, DATA73, DATA74, DATA75, DATA76, DATA77, DATA78, DATA79, DATA80, DATA81, DATA82, DATA83, DATA84, DATA85, DATA86, DATA87, DATA88, DATA89, DATA90, DATA91, DATA92, DATA93, DATA94, DATA95, DATA96, DATA97, DATA98, DATA99, DATA100, DATA101, DATA102, DATA103, DATA104, DATA105, DATA106, DATA107, DATA108, DATA109, DATA110, DATA111, DATA112, DATA113, DATA114, DATA115, DATA116, DATA117, DATA118, DATA119, DATA120, DATA121, DATA122, DATA123, DATA124, DATA125, DATA126, DATA127, DATA128, DATA129, DATA130, DATA131, DATA132, DATA133, DATA134, DATA135, DATA136, DATA137, DATA138, DATA139, DATA140, DATA141, DATA142, DATA143, DATA144, DATA145, DATA",0.3360927,0.3360927,0.13368958,0.13368958,0.3360927,False,True,0.0,0.007554296506137814,0.7182360291481018,0.37491775472227196,Fail,0.13368958,False,True,0.0,0.0033112582781457123,0.6841426491737366,0.35947143940736126,Fail,0.3360927,False,True,0.0,0.007554296506137814,0.7182360291481018,0.37491775472227196,Fail,0.13368958,False,True,0.0,0.0033112582781457123,0.6841426491737366,0.35947143940736126,Fail
stm32f405,What is the description of VSPOL field from CR register from DCMI peripheral for STM32F405 microcontroller?,"Vertical synchronization
              polarity",Polarity of VSYNC signal.,Vertical synchronization polarity.,Polarity of VSYNC signal.,Vertical synchronization polarity.,0.63913566,0.63913566,0.98558915,0.98558915,0.63913566,False,True,0.28571428571428575,0.17021276595744683,0.7638239860534668,0.4621838762857994,Fail,0.98558915,True,True,0.6666666666666666,0.6808510638297872,0.8159109950065613,0.8890419931065107,Pass,0.63913566,False,True,0.28571428571428575,0.17021276595744683,0.7638239860534668,0.4621838762857994,Fail,0.98558915,True,True,0.6666666666666666,0.6808510638297872,0.8159109950065613,0.8890419931065107,Pass
stm32f405,What is the bit_offset of LSDEV field from OTG_HS_HCCHAR7 register from OTG_HS_HOST peripheral for STM32F405 microcontroller?,17,18,20,18,20,0.8692172,0.8692172,0.69325936,0.69325936,0.8692172,False,False,0.0,0.5,0.999587893486023,0.21839904487133024,Fail,0.69325936,False,False,0.0,0.0,0.9995295405387878,0.1845923990011215,Fail,0.8692172,False,False,0.0,0.5,0.999587893486023,0.21839904487133024,Fail,0.69325936,False,False,0.0,0.0,0.9995295405387878,0.1845923990011215,Fail
stm32f405,What is the address_offset of CCMR2_Input register from TIM1 peripheral for STM32F405 microcontroller?,0x1c,0x38,0x1C,0x38,0x1C,0.68509614,0.68509614,1.0,1.0,0.68509614,False,False,0.0,0.5,0.8895290493965149,0.19268416464328766,Fail,1.0,True,False,1.0,0.75,0.9756696820259094,0.7338504523038865,Pass,0.68509614,False,False,0.0,0.5,0.8895290493965149,0.19268416464328766,Fail,1.0,True,False,1.0,0.75,0.9756696820259094,0.7338504523038865,Pass
stm32f405,What is the bit_offset of IC2F field from CCMR1_Input register from TIM8 peripheral for STM32F405 microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32f405,What is the bit_width of ODR13 field from ODR register from GPIOH peripheral for STM32F405 microcontroller?,1,13,16,13,16,0.46641022,0.46641022,0.4854614,0.4854614,0.46641022,True,False,0.0,0.5,0.9992619752883911,0.4982098072767258,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.46641022,True,False,0.0,0.5,0.9992619752883911,0.4982098072767258,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail
stm32f405,What is the bit_offset of AFRL6 field from AFRL register from GPIOI peripheral for STM32F405 microcontroller?,24,40,30,40,30,0.6539198,0.6539198,0.7159389,0.7159389,0.6539198,False,False,0.0,0.0,0.9993572235107422,0.18259957432746887,Fail,0.7159389,False,False,0.0,0.0,0.9991225004196167,0.18566532135009767,Fail,0.6539198,False,False,0.0,0.0,0.9993572235107422,0.18259957432746887,Fail,0.7159389,False,False,0.0,0.0,0.9991225004196167,0.18566532135009767,Fail
stm32f405,List all the fields of SAI_BCR2 register from SAI1 peripheral for STM32F405 microcontroller.,"FTH, FFLUSH, TRIS, MUTE, MUTEVAL, MUTECNT, CPL, COMP","BCD, DIV, MONO, SYNC, MUTE, SAIEN, CLKSEL, FREE, FS, DMAEN, FIEN, FLUSH, FDEBUG, FWEN, FSE, F, MUTEVAL, MUTEMODE, MUTEID, MUTECH, MUTER, MUTEP, MUTEM, MUTES, MUTET, MUTERU, MUTESR, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUT","BCD, DIV, MONO, MUTE, SAIEN, CLKSEL, SYNCEN, FREE, FS, FSDEF, FSPOL, FSE, FSALL, FSP, FSPO, FSPPOL, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, F","BCD, DIV, MONO, SYNC, MUTE, SAIEN, CLKSEL, FREE, FS, DMAEN, FIEN, FLUSH, FDEBUG, FWEN, FSE, F, MUTEVAL, MUTEMODE, MUTEID, MUTECH, MUTER, MUTEP, MUTEM, MUTES, MUTET, MUTERU, MUTESR, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUTETX, MUTETC, MUTETF, MUTETD, MUTETU, MUTETV, MUTETW, MUT","BCD, DIV, MONO, MUTE, SAIEN, CLKSEL, SYNCEN, FREE, FS, FSDEF, FSPOL, FSE, FSALL, FSP, FSPO, FSPPOL, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, FSPP, F",0.5901037,0.5901037,0.60766417,0.60766417,0.5901037,False,True,0.023668639053254434,0.033653846153846145,0.8049740195274353,0.40666770734025176,Fail,0.60766417,False,True,0.0099009900990099,0.022355975924333582,0.7473915219306946,0.3955899334996734,Fail,0.5901037,False,True,0.023668639053254434,0.033653846153846145,0.8049740195274353,0.40666770734025176,Fail,0.60766417,False,True,0.0099009900990099,0.022355975924333582,0.7473915219306946,0.3955899334996734,Fail
stm32f405,What is the description of OT8 field from OTYPER register from GPIOH peripheral for STM32F405 microcontroller?,"Port x configuration bits (y =
              0..15)",Output type register (OTYPER),Output type select,Output type register (OTYPER),Output type select,0.19703425,0.19703425,0.17075734,0.17075734,0.19703425,False,False,0.0,0.17647058823529416,0.7474239468574524,0.13078883417388973,Fail,0.17075734,False,False,0.0,0.13725490196078427,0.7633552551269531,0.12990390028731494,Fail,0.19703425,False,False,0.0,0.17647058823529416,0.7474239468574524,0.13078883417388973,Fail,0.17075734,False,False,0.0,0.13725490196078427,0.7633552551269531,0.12990390028731494,Fail
stm32f405,What is the size of OTG_HS_GRXSTSR_Host register from OTG_HS_GLOBAL peripheral for STM32F405 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f405,List all the registers of CRC peripheral for STM32F405 microcontroller.,"DR, IDR, CR","CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL,","CRC_DATAL, CRC_DATABH, CRC_CTRL, CRC_STATUS, CRC_SEED, CRC_POL, CRC_CTRLH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DAT","CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL, CRC_DATAL,","CRC_DATAL, CRC_DATABH, CRC_CTRL, CRC_STATUS, CRC_SEED, CRC_POL, CRC_CTRLH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DATABH, CRC_DATALH, CRC_DAT",0.35079384,0.35079384,0.31636938,0.31636938,0.35079384,False,True,0.0,0.007107320540156392,0.7034479379653931,0.3734122486468656,Fail,0.31636938,False,True,0.0,0.007587253414264028,0.7117690443992615,0.37296318855696275,Fail,0.35079384,False,True,0.0,0.007107320540156392,0.7034479379653931,0.3734122486468656,Fail,0.31636938,False,True,0.0,0.007587253414264028,0.7117690443992615,0.37296318855696275,Fail
stm32f405,What is the bit_offset of b237 field from K0LR register from CRYP peripheral for STM32F405 microcontroller?,13,237,237,237,237,0.463615,0.463615,0.463615,0.463615,0.463615,False,False,0.0,0.33333333333333337,0.9993859529495239,0.18975530962149303,Fail,0.463615,False,False,0.0,0.33333333333333337,0.9993859529495239,0.18975530962149303,Fail,0.463615,False,False,0.0,0.33333333333333337,0.9993859529495239,0.18975530962149303,Fail,0.463615,False,False,0.0,0.33333333333333337,0.9993859529495239,0.18975530962149303,Fail
stm32f405,What is the bit_width of FB15 field from F12R2 register from CAN1 peripheral for STM32F405 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail
stm32f405,What is the bit_offset of FB12 field from F26R1 register from CAN1 peripheral for STM32F405 microcontroller?,12,12,28,12,28,1.0000001,1.0000001,0.61369216,0.61369216,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,0.61369216,False,False,0.0,0.0,0.9996288418769836,0.18062893450260165,Fail,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,0.61369216,False,False,0.0,0.0,0.9996288418769836,0.18062893450260165,Fail
stm32f405,What is the bit_offset of BS5 field from BSRR register from GPIOE peripheral for STM32F405 microcontroller?,5,5,12,5,12,1.0000001,1.0000001,0.6980264,0.6980264,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,0.6980264,False,False,0.0,0.0,0.999801516532898,0.18487154841423034,Fail,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,0.6980264,False,False,0.0,0.0,0.999801516532898,0.18487154841423034,Fail
stm32f405,What is the size of DR register from ADC1 peripheral for STM32F405 microcontroller?,32,12,16,12,16,0.6645521,0.6645521,0.69824684,0.69824684,0.6645521,False,False,0.0,0.5,0.9997698068618774,0.20819307565689088,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.6645521,False,False,0.0,0.5,0.9997698068618774,0.20819307565689088,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail
stm32f405,What is the bit_offset of CC1G field from EGR register from TIM11 peripheral for STM32F405 microcontroller?,1,0x38,0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x,0x38,0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x4c 0x,0.41972157,0.41972157,0.19058211,0.19058211,0.41972157,False,False,0.0,0.0,0.860007107257843,0.14998714476823807,Fail,0.19058211,False,False,0.0,0.0,0.6582795977592468,0.10827104523777961,Fail,0.41972157,False,False,0.0,0.0,0.860007107257843,0.14998714476823807,Fail,0.19058211,False,False,0.0,0.0,0.6582795977592468,0.10827104523777961,Fail
stm32f405,What is the description of BR11 field from BSRR register from GPIOK peripheral for STM32F405 microcontroller?,"Port x reset bit y (y =
              0..15)",1685,BR11 bit reset field.,1685,BR11 bit reset field.,0.105812296,0.105812296,0.47007227,0.47007227,0.105812296,False,False,0.0,0.022727272727272707,0.7254408597946167,0.11524310741912235,Fail,0.47007227,False,False,0.3333333333333333,0.18181818181818177,0.7689679861068726,0.2146063871455915,Fail,0.105812296,False,False,0.0,0.022727272727272707,0.7254408597946167,0.11524310741912235,Fail,0.47007227,False,False,0.3333333333333333,0.18181818181818177,0.7689679861068726,0.2146063871455915,Fail
stm32f405,What is the bit_offset of M1A field from S0M1AR register from DMA1 peripheral for STM32F405 microcontroller?,0,12,12,12,12,0.43830746,0.43830746,0.43830746,0.43830746,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail
stm32f405,What is the bit_width of DN field from FPSCR register from FPU peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_offset of V field from FPSCR register from FPU peripheral for STM32F405 microcontroller?,28,29-28 ACCMOD,28,29-28 ACCMOD,28,0.5519038,0.5519038,1.0000002,1.0000002,0.5519038,True,True,0.0,0.16666666666666663,0.8489271402359009,0.7132675935824712,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,0.5519038,True,True,0.0,0.16666666666666663,0.8489271402359009,0.7132675935824712,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass
stm32f405,What is the bit_width of FB28 field from F3R1 register from CAN1 peripheral for STM32F405 microcontroller?,1,30,28,30,28,0.5095481,0.5095481,0.47213537,0.47213537,0.5095481,False,False,0.0,0.0,0.9988794922828674,0.17530933022499084,Fail,0.47213537,False,False,0.0,0.0,0.9986168742179871,0.17339929938316345,Fail,0.5095481,False,False,0.0,0.0,0.9988794922828674,0.17530933022499084,Fail,0.47213537,False,False,0.0,0.0,0.9986168742179871,0.17339929938316345,Fail
stm32f405,What is the bit_offset of NAK field from OTG_HS_DIEPINT6 register from OTG_HS_DEVICE peripheral for STM32F405 microcontroller?,13,17,18,17,18,0.83652616,0.83652616,0.783764,0.783764,0.83652616,False,False,0.0,0.5,0.9997808933258057,0.21679344177246093,Fail,0.783764,False,False,0.0,0.5,0.9996253252029419,0.2141319990158081,Fail,0.83652616,False,False,0.0,0.5,0.9997808933258057,0.21679344177246093,Fail,0.783764,False,False,0.0,0.5,0.9996253252029419,0.2141319990158081,Fail
stm32f405,What is the bit_offset of b35 field from K3LR register from CRYP peripheral for STM32F405 microcontroller?,3,35,35,35,35,0.51896304,0.51896304,0.51896304,0.51896304,0.51896304,True,False,0.0,0.5,0.9993013143539429,0.5008433490991593,Partial,0.51896304,True,False,0.0,0.5,0.9993013143539429,0.5008433490991593,Partial,0.51896304,True,False,0.0,0.5,0.9993013143539429,0.5008433490991593,Partial,0.51896304,True,False,0.0,0.5,0.9993013143539429,0.5008433490991593,Partial
stm32f405,What is the bit_offset of FB5 field from F26R1 register from CAN2 peripheral for STM32F405 microcontroller?,5,0x08,0x05,0x08,0x05,0.31529552,0.31529552,0.4687422,0.4687422,0.31529552,False,False,0.0,0.0,0.8535577058792114,0.14379843175411222,Fail,0.4687422,True,False,0.0,0.25,0.853711724281311,0.46399386823177335,Fail,0.31529552,False,False,0.0,0.0,0.8535577058792114,0.14379843175411222,Fail,0.4687422,True,False,0.0,0.25,0.853711724281311,0.46399386823177335,Fail
stm32f405,What is the bit_width of MODF field from SR register from SPI2 peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_offset of CNT field from CNT register from TIM11 peripheral for STM32F405 microcontroller?,0,0x20,0,0x20,0,0.67146206,0.67146206,1.0000001,1.0000001,0.67146206,True,False,0.0,0.25,0.8647943735122681,0.47579225897789,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,0.67146206,True,False,0.0,0.25,0.8647943735122681,0.47579225897789,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32f405,What is the bit_width of nWRP field from OPTCR register from FLASH peripheral for STM32F405 microcontroller?,12,16,12,16,12,0.76053506,0.76053506,1.0000001,1.0000001,0.76053506,False,False,0.0,0.5,0.999821662902832,0.2130000025033951,Fail,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,0.76053506,False,False,0.0,0.5,0.999821662902832,0.2130000025033951,Fail,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32f405,What is the description of FB24 field from F13R2 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,0x4000 6800 - 0x4000 6BFF CAN2 Section 32. 9. 5: I2C register map on page 1121,0x4000 7400 - 0x4000 77FF DAC Section 14.5.15: DAC register map on page 456,0x4000 6800 - 0x4000 6BFF CAN2 Section 32. 9. 5: I2C register map on page 1121,0x4000 7400 - 0x4000 77FF DAC Section 14.5.15: DAC register map on page 456,0.11741075,0.11741075,0.12574945,0.12574945,0.11741075,False,True,0.0,0.07692307692307687,0.7909701466560364,0.3783622133044096,Fail,0.12574945,False,True,0.0,0.07999999999999996,0.7929951548576355,0.37923674592375756,Fail,0.11741075,False,True,0.0,0.07692307692307687,0.7909701466560364,0.3783622133044096,Fail,0.12574945,False,True,0.0,0.07999999999999996,0.7929951548576355,0.37923674592375756,Fail
stm32f405,What is the bit_offset of PD field from MACPMTCSR register from Ethernet_MAC peripheral for STM32F405 microcontroller?,0,28,28,28,28,0.4157711,0.4157711,0.4157711,0.4157711,0.4157711,False,False,0.0,0.0,0.9757298827171326,0.16714803725481034,Fail,0.4157711,False,False,0.0,0.0,0.9757298827171326,0.16714803725481034,Fail,0.4157711,False,False,0.0,0.0,0.9757298827171326,0.16714803725481034,Fail,0.4157711,False,False,0.0,0.0,0.9757298827171326,0.16714803725481034,Fail
stm32f405,What is the bit_offset of RES field from CR1 register from ADC2 peripheral for STM32F405 microcontroller?,24,12,12,12,12,0.7608589,0.7608589,0.7608589,0.7608589,0.7608589,False,False,0.0,0.0,0.999561071395874,0.18797710537910461,Fail,0.7608589,False,False,0.0,0.0,0.999561071395874,0.18797710537910461,Fail,0.7608589,False,False,0.0,0.0,0.999561071395874,0.18797710537910461,Fail,0.7608589,False,False,0.0,0.0,0.999561071395874,0.18797710537910461,Fail
stm32f405,What is the bit_offset of FB11 field from F16R1 register from CAN2 peripheral for STM32F405 microcontroller?,11,11,11,11,11,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass
stm32f405,What is the bit_width of FB20 field from F14R1 register from CAN2 peripheral for STM32F405 microcontroller?,1,16,10,16,10,0.4854614,0.4854614,0.61559385,0.61559385,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the description of FHMOD field from FS_GUSBCFG register from OTG_FS_GLOBAL peripheral for STM32F405 microcontroller?,Force host mode,FHMOD: Force Host Mode,Force Host Mode,FHMOD: Force Host Mode,Force Host Mode,0.78174347,0.78174347,0.99999976,0.99999976,0.78174347,True,True,0.8571428571428571,0.5909090909090908,0.887545645236969,0.9231930461022761,Pass,0.99999976,True,True,1.0,0.8666666666666667,0.9874479174613953,0.9914505090316137,Pass,0.78174347,True,True,0.8571428571428571,0.5909090909090908,0.887545645236969,0.9231930461022761,Pass,0.99999976,True,True,1.0,0.8666666666666667,0.9874479174613953,0.9914505090316137,Pass
stm32f405,What is the description of TXE field from SR register from UART5 peripheral for STM32F405 microcontroller?,"Transmit data register
              empty",TXE Transmit buffer empty flag. Set by the TXEMPTY interrupt and read by the user. Cleared by writing a 1 to the TXDIS bit in the CMD register. 0x0 Transmit buffer empty. 0x1 Transmit buffer not empty. 0x2 Transmit buffer empty. 0x3 Transmit buffer not empty. 0x4 Transmit buffer empty. 0x5 Transmit buffer not empty. 0x6 Transmit buffer empty. 0x7 Transmit buffer not empty. 0x8 Transmit buffer empty. 0x9 Transmit buffer not empty. 0xa Transmit buffer empty. 0xb Transmit buffer not empty. 0xc Transmit buffer empty. 0xd Transmit buffer not empty. 0xe Transmit buffer empty. 0xf Transmit buffer not empty. 0x10 Transmit buffer empty. 0x11 Transmit buffer not empty. 0x12 Transmit buffer empty. 0x13 Transmit buffer not empty. 0x14 Transmit buffer empty. 0x15 Transmit buffer not empty. 0x16 Transmit buffer empty. 0x17 Transmit buffer not empty. 0x18 Transmit buffer empty. 0x19 Transmit buffer not empty. 0x1a Transmit buffer empty. 0x1b Transmit buffer not empty. 0x1c Transmit buffer empty. 0x1d Transmit buffer not empty. 0x1e Transmit buffer empty. 0x1f Transmit buffer not empty. 0x20 Transmit buffer empty. 0x21 Transmit buffer not empty. 0x22 Transmit buffer empty. 0x23 Transmit buffer not empty. 0x24 Transmit buffer empty. 0x25 Transmit buffer not empty. 0x26 Transmit buffer empty. 0x27 Transmit buffer not empty. 0x28 Transmit buffer empty. 0x29 Transmit buffer not empty. 0x2a Transmit buffer empty. 0x2b Transmit buffer not empty. 0x2c Transmit buffer empty. 0x2d Transmit buffer not empty. 0x2e Transmit buffer empty. 0x2f Transmit buffer not empty. 0x30 Transmit buffer empty. 0x31 Transmit buffer not empty. 0x32 Transmit buffer empty. 0x33 Transmit buffer not empty. 0x34 Transmit buffer empty. 0x35 Transmit buffer not empty. 0x36 Transmit buffer empty. 0x37 Transmit buffer not empty. 0x38 Transmit buffer empty. 0x39 Transmit buffer not empty. 0x3a Transmit buffer empty. 0x3b Transmit buffer not empty. 0x3c Transmit buffer empty. 0x3d Transmit buffer not empty. 0x3e Transmit buffer empty. 0x3f Transmit buffer not empty. 0x40 Transmit buffer empty. 0x41 Transmit buffer not empty. 0x42 Transmit buffer empty. 0x43 Transmit buffer not empty. 0x44 Transmit buffer empty. 0x45 Transmit buffer not empty. 0x46 Transmit buffer empty.,TXE interrupt flag set,TXE Transmit buffer empty flag. Set by the TXEMPTY interrupt and read by the user. Cleared by writing a 1 to the TXDIS bit in the CMD register. 0x0 Transmit buffer empty. 0x1 Transmit buffer not empty. 0x2 Transmit buffer empty. 0x3 Transmit buffer not empty. 0x4 Transmit buffer empty. 0x5 Transmit buffer not empty. 0x6 Transmit buffer empty. 0x7 Transmit buffer not empty. 0x8 Transmit buffer empty. 0x9 Transmit buffer not empty. 0xa Transmit buffer empty. 0xb Transmit buffer not empty. 0xc Transmit buffer empty. 0xd Transmit buffer not empty. 0xe Transmit buffer empty. 0xf Transmit buffer not empty. 0x10 Transmit buffer empty. 0x11 Transmit buffer not empty. 0x12 Transmit buffer empty. 0x13 Transmit buffer not empty. 0x14 Transmit buffer empty. 0x15 Transmit buffer not empty. 0x16 Transmit buffer empty. 0x17 Transmit buffer not empty. 0x18 Transmit buffer empty. 0x19 Transmit buffer not empty. 0x1a Transmit buffer empty. 0x1b Transmit buffer not empty. 0x1c Transmit buffer empty. 0x1d Transmit buffer not empty. 0x1e Transmit buffer empty. 0x1f Transmit buffer not empty. 0x20 Transmit buffer empty. 0x21 Transmit buffer not empty. 0x22 Transmit buffer empty. 0x23 Transmit buffer not empty. 0x24 Transmit buffer empty. 0x25 Transmit buffer not empty. 0x26 Transmit buffer empty. 0x27 Transmit buffer not empty. 0x28 Transmit buffer empty. 0x29 Transmit buffer not empty. 0x2a Transmit buffer empty. 0x2b Transmit buffer not empty. 0x2c Transmit buffer empty. 0x2d Transmit buffer not empty. 0x2e Transmit buffer empty. 0x2f Transmit buffer not empty. 0x30 Transmit buffer empty. 0x31 Transmit buffer not empty. 0x32 Transmit buffer empty. 0x33 Transmit buffer not empty. 0x34 Transmit buffer empty. 0x35 Transmit buffer not empty. 0x36 Transmit buffer empty. 0x37 Transmit buffer not empty. 0x38 Transmit buffer empty. 0x39 Transmit buffer not empty. 0x3a Transmit buffer empty. 0x3b Transmit buffer not empty. 0x3c Transmit buffer empty. 0x3d Transmit buffer not empty. 0x3e Transmit buffer empty. 0x3f Transmit buffer not empty. 0x40 Transmit buffer empty. 0x41 Transmit buffer not empty. 0x42 Transmit buffer empty. 0x43 Transmit buffer not empty. 0x44 Transmit buffer empty. 0x45 Transmit buffer not empty. 0x46 Transmit buffer empty.,TXE interrupt flag set,0.45613766,0.45613766,0.23122485,0.23122485,0.45613766,False,True,0.011396011396011395,0.018181818181818188,0.6911186575889587,0.37966297468491333,Fail,0.23122485,False,True,0.0,0.23809523809523814,0.7624767422676086,0.3878375157359101,Fail,0.45613766,False,True,0.011396011396011395,0.018181818181818188,0.6911186575889587,0.37966297468491333,Fail,0.23122485,False,True,0.0,0.23809523809523814,0.7624767422676086,0.3878375157359101,Fail
stm32f405,What is the bit_offset of FB4 field from F23R2 register from CAN1 peripheral for STM32F405 microcontroller?,4,28,20,28,20,0.5567951,0.5567951,0.5678148,0.5678148,0.5567951,False,False,0.0,0.0,0.9985294342041016,0.17761917114257814,Fail,0.5678148,False,False,0.0,0.0,0.9991424083709717,0.17826210260391234,Fail,0.5567951,False,False,0.0,0.0,0.9985294342041016,0.17761917114257814,Fail,0.5678148,False,False,0.0,0.0,0.9991424083709717,0.17826210260391234,Fail
stm32f405,What is the description of FB7 field from F6R1 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,1634/1757,Filter bits,1634/1757,Filter bits,-0.0107038915,-0.0107038915,1.0,1.0,-0.0107038915,False,True,0.0,0.0,0.7973133325576782,0.36906180530786514,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,-0.0107038915,False,True,0.0,0.0,0.7973133325576782,0.36906180530786514,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the description of AFRL7 field from AFRL register from GPIOE peripheral for STM32F405 microcontroller?,"Alternate function selection for port x
              bit y (y = 0..7)",0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,I2C1,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,I2C1,0.1651695,0.1651695,0.07325655,0.07325655,0.1651695,False,False,0.0,0.0325945241199479,0.6949990391731262,0.11413805744522088,Fail,0.07325655,False,False,0.0,0.0,0.7398803234100342,0.11464487612247468,Fail,0.1651695,False,False,0.0,0.0325945241199479,0.6949990391731262,0.11413805744522088,Fail,0.07325655,False,False,0.0,0.0,0.7398803234100342,0.11464487612247468,Fail
stm32f405,What is the description of S2PAR register from DMA1 peripheral for STM32F405 microcontroller?,"stream x peripheral address
          register",0x0c,282,0x0c,282,0.26114035,0.26114035,0.020227617,0.020227617,0.26114035,False,True,0.0,0.021739130434782594,0.743166446685791,0.37561894085096276,Fail,0.020227617,False,True,0.0,0.0,0.7666628360748291,0.36601080624386667,Fail,0.26114035,False,True,0.0,0.021739130434782594,0.743166446685791,0.37561894085096276,Fail,0.020227617,False,True,0.0,0.0,0.7666628360748291,0.36601080624386667,Fail
stm32f405,What is the bit_width of JOFFSET1 field from JOFR1 register from ADC1 peripheral for STM32F405 microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32f405,What is the bit_width of ACCMOD field from BTR1 register from FSMC peripheral for STM32F405 microcontroller?,2,29-28 ACCMOD 0x1 27-24 DATLAT 0x1 23-20 CLKDIV 0x1 21-16 BUSTURN 0x1 15-8 DATAST 0x1 7-4 ADDHLD 0x1 3-0 ADDSET 0x1,2,29-28 ACCMOD 0x1 27-24 DATLAT 0x1 23-20 CLKDIV 0x1 21-16 BUSTURN 0x1 15-8 DATAST 0x1 7-4 ADDHLD 0x1 3-0 ADDSET 0x1,2,0.24815503,0.24815503,1.0000002,1.0000002,0.24815503,True,False,0.0,0.00877192982456143,0.7579455375671387,0.4265381785076961,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,0.24815503,True,False,0.0,0.00877192982456143,0.7579455375671387,0.4265381785076961,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f405,What is the description of CAN2SB field from FMR register from CAN1 peripheral for STM32F405 microcontroller?,CAN2SB,CAN2 Synchronous Bus,CAN2 Support Bit,CAN2 Synchronous Bus,CAN2 Support Bit,0.574432,0.574432,0.7054697,0.7054697,0.574432,False,True,0.0,0.30000000000000004,0.8714260458946228,0.4244355076551437,Fail,0.7054697,False,True,0.0,0.375,0.8837969899177551,0.43659303486347195,Fail,0.574432,False,True,0.0,0.30000000000000004,0.8714260458946228,0.4244355076551437,Fail,0.7054697,False,True,0.0,0.375,0.8837969899177551,0.43659303486347195,Fail
stm32f405,What is the bit_offset of ADDSET field from BTR4 register from FSMC peripheral for STM32F405 microcontroller?,0,0x10,0x0000000000000002,0x10,0x0000000000000002,0.6226061,0.6226061,0.5437039,0.5437039,0.6226061,True,False,0.0,0.25,0.8527620434761047,0.47154461145401,Fail,0.5437039,True,False,0.0,0.05555555555555558,0.7961124181747437,0.4493798361884223,Fail,0.6226061,True,False,0.0,0.25,0.8527620434761047,0.47154461145401,Fail,0.5437039,True,False,0.0,0.05555555555555558,0.7961124181747437,0.4493798361884223,Fail
stm32f405,What is the bit_width of MSK1 field from ALRMBR register from RTC peripheral for STM32F405 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail
stm32f405,What is the bit_offset of FB28 field from F24R2 register from CAN1 peripheral for STM32F405 microcontroller?,28,28,28,28,28,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass
stm32f405,What is the description of OSPEEDR10 field from OSPEEDR register from GPIOK peripheral for STM32F405 microcontroller?,"Port x configuration bits (y =
              0..15)",OSPEEDR10[1:0] Output speed of I/O port.,OSPEEDR10[1:0],OSPEEDR10[1:0] Output speed of I/O port.,OSPEEDR10[1:0],0.35385418,0.35385418,0.22805285,0.22805285,0.35385418,False,False,0.0,0.13725490196078427,0.7511810064315796,0.13723260503189236,Fail,0.22805285,False,False,0.0,0.019607843137254943,0.740446925163269,0.1234500736582513,Fail,0.35385418,False,False,0.0,0.13725490196078427,0.7511810064315796,0.13723260503189236,Fail,0.22805285,False,False,0.0,0.019607843137254943,0.740446925163269,0.1234500736582513,Fail
stm32f405,What is the address_offset of CNT register from TIM9 peripheral for STM32F405 microcontroller?,0x24,0x24,0x24,0x24,0x24,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass
stm32f405,What is the bit_width of FB23 field from F18R1 register from CAN1 peripheral for STM32F405 microcontroller?,1,16,10,16,10,0.4854614,0.4854614,0.61559385,0.61559385,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the bit_width of ODR0 field from ODR register from GPIOH peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_width of FTH field from SAI_BCR2 register from SAI1 peripheral for STM32F405 microcontroller?,3,4-24 FTH[4:0] FTH Duration of the second access phase (FTH HCLK cycles) for read accesses. 3-0 FTH[3:0] FTH Duration of the first access phase (FTH HCLK cycles) for read accesses. Minimum value for FTH is 0.,4,4-24 FTH[4:0] FTH Duration of the second access phase (FTH HCLK cycles) for read accesses. 3-0 FTH[3:0] FTH Duration of the first access phase (FTH HCLK cycles) for read accesses. Minimum value for FTH is 0.,4,0.12006448,0.12006448,0.8587829,0.8587829,0.12006448,True,True,0.0,0.004830917874396157,0.7828116416931152,0.67366651625233,Partial,0.8587829,False,False,0.0,0.0,0.9998159408569336,0.1929115355014801,Fail,0.12006448,True,True,0.0,0.004830917874396157,0.7828116416931152,0.67366651625233,Partial,0.8587829,False,False,0.0,0.0,0.9998159408569336,0.1929115355014801,Fail
stm32f405,What is the bit_offset of FB14 field from F23R2 register from CAN2 peripheral for STM32F405 microcontroller?,14,14,12,14,12,0.99999994,0.99999994,0.81254363,0.81254363,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.81254363,False,False,0.0,0.5,0.9997868537902832,0.21559520959854125,Fail,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.81254363,False,False,0.0,0.5,0.9997868537902832,0.21559520959854125,Fail
stm32f405,What is the bit_width of SPI2LPEN field from APB1LPENR register from RCC peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_offset of FB25 field from F20R1 register from CAN1 peripheral for STM32F405 microcontroller?,25,20,25,20,25,0.75188375,0.75188375,0.99999994,0.99999994,0.75188375,False,False,0.0,0.5,0.9992964267730713,0.21248865127563474,Fail,0.99999994,True,True,1.0,1.0,0.9999999403953552,0.9999999880790711,Pass,0.75188375,False,False,0.0,0.5,0.9992964267730713,0.21248865127563474,Fail,0.99999994,True,True,1.0,1.0,0.9999999403953552,0.9999999880790711,Pass
stm32f405,What is the bit_width of CC2IE field from DIER register from TIM3 peripheral for STM32F405 microcontroller?,1,1,CC2IE,1,CC2IE,1.0,1.0,0.23948202,0.23948202,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.23948202,False,False,0.0,0.0,0.8247717022895813,0.13568985611200332,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.23948202,False,False,0.0,0.0,0.8247717022895813,0.13568985611200332,Fail
stm32f405,What is the bit_offset of SDIOITIE field from MASK register from SDIO peripheral for STM32F405 microcontroller?,22,21,20,21,20,0.85398835,0.85398835,0.76032686,0.76032686,0.85398835,False,False,0.0,0.5,0.9994720816612244,0.21762022972106934,Fail,0.76032686,False,False,0.0,0.5,0.9992079734802246,0.21289753913879392,Fail,0.85398835,False,False,0.0,0.5,0.9994720816612244,0.21762022972106934,Fail,0.76032686,False,False,0.0,0.5,0.9992079734802246,0.21289753913879392,Fail
stm32f405,List all the fields of CR1 register from TIM6 peripheral for STM32F405 microcontroller.,"ARPE, OPM, URS, UDIS, CEN","ARPE, CEN, CMS, COMDE, COM0RDYIE, COM0WRIE, COM1WRIE, COM1RDYIE, COM2WRIE, COM2RDYIE, COM3WRIE, COM3RDYIE, DIR, DMACFG, DMAEN, DMARMP, DMAUDCH0EN, DMAUDCH1EN, DMAUDCH2EN, DMAUDCH3EN, DMAUDCH4EN, DMAUDCH5EN, DMAUDCH6EN, DMAUDCH7EN, DMAUDCH8EN, DMAUDCH9EN, DMAUDCH10EN, DMAUDCH11EN, DMAUDCH12EN, DMAUDCH13EN, DMAUDCH14EN, DMAUDCH15EN, DMAUDCH16EN, DMAUDCH17EN, DMAUDCH18EN, DMAUDCH19EN, DMAUDCH20EN, DMAUDCH21EN, DMAUDCH22EN, DMAUDCH23EN, DMAUDCH24EN, DMAUDCH25EN, DMAUDCH26EN, DMAUDCH27EN, DMAUDCH28EN, DMAUDCH29EN, DMAUDCH30EN, DMAUDCH31EN, DMAUDCH32EN, DMAUDCH33EN, DMAUDCH34EN, DMAUDCH35EN, DMAUDCH36EN, DMAUDCH37EN, DMAUDCH38EN, DMAUDCH39EN, DMAUDCH40EN, DMAUDCH41EN, DMAUDCH42EN, DMAUDCH43EN, DMAUDCH44EN, DMAUDCH45EN, DMAUDCH46EN, DMAUDCH47EN, DMAUDCH48EN, DMAUDCH49EN, DMAUDCH50EN, DMAUDCH51EN, DMAUDCH52EN, DMAUDCH53EN, DMAUDCH54EN, DMAUDCH55EN, DMAUDCH56EN, DMAUDCH57EN, DMAUDCH58EN, DMAUDCH59EN, DMAUDCH60EN, DMAUDCH61EN, DMAUDCH62EN, DMAUDCH63EN, DMAUDCH64EN, DMAUDCH65EN, DMAUDCH66EN, DMAUDCH67EN, DMAUDCH68EN, DMAUDCH69EN, DMAUDCH70EN, DMAUDCH71EN, DMAUDCH72EN, DMAUDCH73EN, DMAUDCH74EN, DMAUDCH75EN, DMAUDCH76EN, DMAUDCH77EN, DMAUDCH78EN, DMAUDCH79EN, DMAUDCH80EN, DMAUDCH81EN, DMAUDCH82EN, DMAUDCH83EN, DMAUDCH84EN, DMAUDCH85EN, DMAUDCH86EN,","CCEI, CCPOL, COMSEL, COMS, CMS, ARPE, OIS1EN, OIS1, OIS1N, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1","ARPE, CEN, CMS, COMDE, COM0RDYIE, COM0WRIE, COM1WRIE, COM1RDYIE, COM2WRIE, COM2RDYIE, COM3WRIE, COM3RDYIE, DIR, DMACFG, DMAEN, DMARMP, DMAUDCH0EN, DMAUDCH1EN, DMAUDCH2EN, DMAUDCH3EN, DMAUDCH4EN, DMAUDCH5EN, DMAUDCH6EN, DMAUDCH7EN, DMAUDCH8EN, DMAUDCH9EN, DMAUDCH10EN, DMAUDCH11EN, DMAUDCH12EN, DMAUDCH13EN, DMAUDCH14EN, DMAUDCH15EN, DMAUDCH16EN, DMAUDCH17EN, DMAUDCH18EN, DMAUDCH19EN, DMAUDCH20EN, DMAUDCH21EN, DMAUDCH22EN, DMAUDCH23EN, DMAUDCH24EN, DMAUDCH25EN, DMAUDCH26EN, DMAUDCH27EN, DMAUDCH28EN, DMAUDCH29EN, DMAUDCH30EN, DMAUDCH31EN, DMAUDCH32EN, DMAUDCH33EN, DMAUDCH34EN, DMAUDCH35EN, DMAUDCH36EN, DMAUDCH37EN, DMAUDCH38EN, DMAUDCH39EN, DMAUDCH40EN, DMAUDCH41EN, DMAUDCH42EN, DMAUDCH43EN, DMAUDCH44EN, DMAUDCH45EN, DMAUDCH46EN, DMAUDCH47EN, DMAUDCH48EN, DMAUDCH49EN, DMAUDCH50EN, DMAUDCH51EN, DMAUDCH52EN, DMAUDCH53EN, DMAUDCH54EN, DMAUDCH55EN, DMAUDCH56EN, DMAUDCH57EN, DMAUDCH58EN, DMAUDCH59EN, DMAUDCH60EN, DMAUDCH61EN, DMAUDCH62EN, DMAUDCH63EN, DMAUDCH64EN, DMAUDCH65EN, DMAUDCH66EN, DMAUDCH67EN, DMAUDCH68EN, DMAUDCH69EN, DMAUDCH70EN, DMAUDCH71EN, DMAUDCH72EN, DMAUDCH73EN, DMAUDCH74EN, DMAUDCH75EN, DMAUDCH76EN, DMAUDCH77EN, DMAUDCH78EN, DMAUDCH79EN, DMAUDCH80EN, DMAUDCH81EN, DMAUDCH82EN, DMAUDCH83EN, DMAUDCH84EN, DMAUDCH85EN, DMAUDCH86EN,","CCEI, CCPOL, COMSEL, COMS, CMS, ARPE, OIS1EN, OIS1, OIS1N, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1CE, OIS1",0.3704003,0.3704003,0.32592374,0.32592374,0.3704003,False,True,0.018518518518518517,0.016733067729083673,0.734042227268219,0.38316670665852487,Fail,0.32592374,False,True,0.012422360248447204,0.01462225832656372,0.7433112263679504,0.38100845596440025,Fail,0.3704003,False,True,0.018518518518518517,0.016733067729083673,0.734042227268219,0.38316670665852487,Fail,0.32592374,False,True,0.012422360248447204,0.01462225832656372,0.7433112263679504,0.38100845596440025,Fail
stm32f405,What is the address_offset of PTPTSAR register from Ethernet_PTP peripheral for STM32F405 microcontroller?,0x18,0x24,0x10000000,0x24,0x10000000,0.77958417,0.77958417,0.67755806,0.67755806,0.77958417,False,False,0.0,0.5,0.9739487767219543,0.21007152497768403,Fail,0.67755806,False,False,0.0,0.30000000000000004,0.8629438281059265,0.1783194774389267,Fail,0.77958417,False,False,0.0,0.5,0.9739487767219543,0.21007152497768403,Fail,0.67755806,False,False,0.0,0.30000000000000004,0.8629438281059265,0.1783194774389267,Fail
stm32f405,What is the description of FB23 field from F0R1 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,Flexible memory controller (FMC),Filter bits,Flexible memory controller (FMC),Filter bits,0.16257061,0.16257061,1.0,1.0,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the bit_offset of TICKINT field from CTRL register from STK peripheral for STM32F405 microcontroller?,1,0x00000002,0x00000002,0x00000002,0x00000002,0.37086767,0.37086767,0.37086767,0.37086767,0.37086767,False,False,0.0,0.0,0.8098075985908508,0.14001452326774597,Fail,0.37086767,False,False,0.0,0.0,0.8098075985908508,0.14001452326774597,Fail,0.37086767,False,False,0.0,0.0,0.8098075985908508,0.14001452326774597,Fail,0.37086767,False,False,0.0,0.0,0.8098075985908508,0.14001452326774597,Fail
stm32f405,What is the size of PR register from EXTI peripheral for STM32F405 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f405,What is the bit_width of CC3IE field from DIER register from TIM4 peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_offset of TCTL field from FS_DCTL register from OTG_FS_DEVICE peripheral for STM32F405 microcontroller?,4,18,4,18,4,0.48140866,0.48140866,1.0,1.0,0.48140866,False,False,0.0,0.0,0.9989736080169678,0.17391647398471832,Fail,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,0.48140866,False,False,0.0,0.0,0.9989736080169678,0.17391647398471832,Fail,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass
stm32f405,What is the bit_width of FB10 field from F25R2 register from CAN1 peripheral for STM32F405 microcontroller?,1,16,10,16,10,0.4854614,0.4854614,0.61559385,0.61559385,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the bit_width of AFRH11 field from AFRH register from GPIOD peripheral for STM32F405 microcontroller?,4,4,4,4,4,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass
stm32f405,What is the description of CRCERR field from SR register from SPI3 peripheral for STM32F405 microcontroller?,CRC error flag,CRC error flag,CRC error flag,CRC error flag,CRC error flag,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f405,What is the bit_offset of MBURST field from S4CR register from DMA2 peripheral for STM32F405 microcontroller?,23,20,28,20,28,0.7008951,0.7008951,0.7456803,0.7456803,0.7008951,False,False,0.0,0.5,0.9993730187416077,0.20995070636272428,Fail,0.7456803,False,False,0.0,0.5,0.9994211196899414,0.21219718158245088,Fail,0.7008951,False,False,0.0,0.5,0.9993730187416077,0.20995070636272428,Fail,0.7456803,False,False,0.0,0.5,0.9994211196899414,0.21219718158245088,Fail
stm32f405,What is the bit_width of MSIZE field from S2CR register from DMA2 peripheral for STM32F405 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f405,What is the bit_width of FB20 field from F22R2 register from CAN2 peripheral for STM32F405 microcontroller?,1,16,10,16,10,0.4854614,0.4854614,0.61559385,0.61559385,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the bit_width of EIE field from CR3 register from UART4 peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_offset of ORE field from SR register from UART5 peripheral for STM32F405 microcontroller?,3,2232,0x0c,2232,0x0c,0.40860012,0.40860012,0.21047112,0.21047112,0.40860012,True,False,0.0,0.25,0.8824376463890076,0.46529565304517745,Fail,0.21047112,False,False,0.0,0.0,0.7983433604240417,0.130275060236454,Fail,0.40860012,True,False,0.0,0.25,0.8824376463890076,0.46529565304517745,Fail,0.21047112,False,False,0.0,0.0,0.7983433604240417,0.130275060236454,Fail
stm32f405,What is the bit_width of FBM24 field from FM1R register from CAN2 peripheral for STM32F405 microcontroller?,1,16,10,16,10,0.4854614,0.4854614,0.61559385,0.61559385,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the bit_offset of CDMEIF4 field from HIFCR register from DMA1 peripheral for STM32F405 microcontroller?,2,28,28,28,28,0.55663043,0.55663043,0.55663043,0.55663043,0.55663043,True,False,0.0,0.5,0.9984861612319946,0.5026044458150863,Partial,0.55663043,True,False,0.0,0.5,0.9984861612319946,0.5026044458150863,Partial,0.55663043,True,False,0.0,0.5,0.9984861612319946,0.5026044458150863,Partial,0.55663043,True,False,0.0,0.5,0.9984861612319946,0.5026044458150863,Partial
stm32f405,What is the description of MODER15 field from MODER register from GPIOJ peripheral for STM32F405 microcontroller?,"Port x configuration bits (y =
              0..15)",GPIO port mode register (GPIOx_MODER) (x = A..I/J/K),"Port x mode register, where x is a port number (0A/0B/1A/1B/2A/2B/3A/3B/4A/4B/5A/5B/6A/6B/7A/7B) (15-bit wide)",GPIO port mode register (GPIOx_MODER) (x = A..I/J/K),"Port x mode register, where x is a port number (0A/0B/1A/1B/2A/2B/3A/3B/4A/4B/5A/5B/6A/6B/7A/7B) (15-bit wide)",0.408742,0.408742,0.6494639,0.6494639,0.408742,False,False,0.26666666666666666,0.17307692307692313,0.7858918905258179,0.20030806359572287,Fail,0.6494639,False,False,0.2,0.17272727272727273,0.7370900511741638,0.19167306591163982,Fail,0.408742,False,False,0.26666666666666666,0.17307692307692313,0.7858918905258179,0.20030806359572287,Fail,0.6494639,False,False,0.2,0.17272727272727273,0.7370900511741638,0.19167306591163982,Fail
stm32f405,What is the bit_offset of ITTXFE field from DIEPINT3 register from OTG_FS_DEVICE peripheral for STM32F405 microcontroller?,4,28,28,28,28,0.5567951,0.5567951,0.5567951,0.5567951,0.5567951,False,False,0.0,0.0,0.9985294342041016,0.17761917114257814,Fail,0.5567951,False,False,0.0,0.0,0.9985294342041016,0.17761917114257814,Fail,0.5567951,False,False,0.0,0.0,0.9985294342041016,0.17761917114257814,Fail,0.5567951,False,False,0.0,0.0,0.9985294342041016,0.17761917114257814,Fail
stm32f405,What is the bit_width of BS13 field from BSRR register from GPIOI peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the description of FSMC peripheral for STM32F405 microcontroller?,Flexible static memory controller,FSMC,FSMC peripheral,FSMC,FSMC peripheral,0.24839969,0.24839969,0.30589324,0.30589324,0.24839969,False,True,0.0,0.030303030303030276,0.8208724856376648,0.3870660088504806,Fail,0.30589324,False,True,0.0,0.18181818181818177,0.8399186134338379,0.40037336322394285,Fail,0.24839969,False,True,0.0,0.030303030303030276,0.8208724856376648,0.3870660088504806,Fail,0.30589324,False,True,0.0,0.18181818181818177,0.8399186134338379,0.40037336322394285,Fail
stm32f405,What is the bit_offset of CAN2SB field from FMR register from CAN1 peripheral for STM32F405 microcontroller?,8,0x10,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x10,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.40381318,0.40381318,0.2521658,0.2521658,0.40381318,False,False,0.0,0.0,0.8633638620376587,0.14969523847103117,Fail,0.2521658,False,False,0.0,0.0,0.7038716673851013,0.11818903982639313,Fail,0.40381318,False,False,0.0,0.0,0.8633638620376587,0.14969523847103117,Fail,0.2521658,False,False,0.0,0.0,0.7038716673851013,0.11818903982639313,Fail
stm32f405,What is the bit_width of FB31 field from F22R2 register from CAN2 peripheral for STM32F405 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645,0.49268645,False,False,0.0,0.0,0.999135434627533,0.17450463771820068,Fail,0.49268645,False,False,0.0,0.0,0.999135434627533,0.17450463771820068,Fail,0.49268645,False,False,0.0,0.0,0.999135434627533,0.17450463771820068,Fail,0.49268645,False,False,0.0,0.0,0.999135434627533,0.17450463771820068,Fail
stm32f405,What is the bit_offset of PUPDR5 field from PUPDR register from GPIOH peripheral for STM32F405 microcontroller?,10,5,5: PUPDR5[1:0],5,5: PUPDR5[1:0],0.719052,0.719052,0.33643833,0.33643833,0.719052,False,False,0.0,0.0,0.9998909831047058,0.1859362483024597,Fail,0.33643833,True,False,0.0,0.1428571428571429,0.8191766738891602,0.44684127462761736,Fail,0.719052,False,False,0.0,0.0,0.9998909831047058,0.1859362483024597,Fail,0.33643833,True,False,0.0,0.1428571428571429,0.8191766738891602,0.44684127462761736,Fail
stm32f405,What is the description of UG field from EGR register from TIM6 peripheral for STM32F405 microcontroller?,Update generation,UG: Update generation,Update generation,UG: Update generation,Update generation,0.85213244,0.85213244,0.9999998,0.9999998,0.85213244,True,True,0.8,0.8095238095238095,0.8921492099761963,0.9269051939532871,Pass,0.9999998,True,True,1.0,1.0,1.0000004768371582,1.000000062584877,Pass,0.85213244,True,True,0.8,0.8095238095238095,0.8921492099761963,0.9269051939532871,Pass,0.9999998,True,True,1.0,1.0,1.0000004768371582,1.000000062584877,Pass
stm32f405,What is the description of DAD field from FS_HCCHAR0 register from OTG_FS_HOST peripheral for STM32F405 microcontroller?,Device address,Device address,Device address,Device address,Device address,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999992847442627,0.9999998986721039,Pass,1.0000001,True,True,1.0,1.0,0.9999992847442627,0.9999998986721039,Pass,1.0000001,True,True,1.0,1.0,0.9999992847442627,0.9999998986721039,Pass,1.0000001,True,True,1.0,1.0,0.9999992847442627,0.9999998986721039,Pass
stm32f405,What is the bit_offset of FB28 field from F22R2 register from CAN2 peripheral for STM32F405 microcontroller?,28,28,28,28,28,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass
stm32f405,What is the description of CC3S field from CCMR2_Output register from TIM2 peripheral for STM32F405 microcontroller?,CC3S,CC3S: Capture/Compare 3 selection,CC3S,CC3S: Capture/Compare 3 selection,CC3S,0.48739755,0.48739755,1.0,1.0,0.48739755,True,True,0.0,0.12121212121212122,0.8961896300315857,0.714858928142172,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,0.48739755,True,True,0.0,0.12121212121212122,0.8961896300315857,0.714858928142172,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f405,What is the bit_width of DAD field from OTG_HS_HCCHAR11 register from OTG_HS_HOST peripheral for STM32F405 microcontroller?,7,10,10,10,10,0.73856735,0.73856735,0.73856735,0.73856735,0.73856735,False,False,0.0,0.0,0.9996073842048645,0.18686947524547579,Fail,0.73856735,False,False,0.0,0.0,0.999607264995575,0.18686945736408234,Fail,0.73856735,False,False,0.0,0.0,0.9996073842048645,0.18686947524547579,Fail,0.73856735,False,False,0.0,0.0,0.999607264995575,0.18686945736408234,Fail
stm32f405,What is the bit_width of FB17 field from F27R2 register from CAN2 peripheral for STM32F405 microcontroller?,1,20,18,20,18,0.5279856,0.5279856,0.43743575,0.43743575,0.5279856,False,False,0.0,0.0,0.9993820786476135,0.1763065904378891,Fail,0.43743575,True,False,0.0,0.5,0.9990977048873901,0.49673644304275516,Fail,0.5279856,False,False,0.0,0.0,0.9993820786476135,0.1763065904378891,Fail,0.43743575,True,False,0.0,0.5,0.9990977048873901,0.49673644304275516,Fail
stm32f405,What is the bit_width of b217 field from K0RR register from CRYP peripheral for STM32F405 microcontroller?,1,21,21,21,21,0.465342,0.465342,0.465342,0.465342,0.465342,True,False,0.0,0.5,0.9994138479232788,0.4981791764497757,Fail,0.465342,True,False,0.0,0.5,0.999413788318634,0.498179167509079,Fail,0.465342,True,False,0.0,0.5,0.9994138479232788,0.4981791764497757,Fail,0.465342,True,False,0.0,0.5,0.999413788318634,0.498179167509079,Fail
stm32f405,What is the description of CSR32 field from CSR32 register from HASH peripheral for STM32F405 microcontroller?,CSR32,0x0000 0000,CSR32,0x0000 0000,CSR32,0.28939784,0.28939784,1.0,1.0,0.28939784,False,True,0.0,0.0,0.7873209118843079,0.3825680285692215,Fail,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,0.28939784,False,True,0.0,0.0,0.7873209118843079,0.3825680285692215,Fail,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass
stm32f405,What is the description of b34 field from K3LR register from CRYP peripheral for STM32F405 microcontroller?,b34,Key 3 Low Register (L),Key 34 bit 34 Bit Key 34 Bit 35 Bit Key 35 Bit 36 Bit Key 36 Bit 37 Bit Key 37 Bit 38 Bit Key 38 Bit 39 Bit Key 39 Bit 40 Bit Key 40 Bit 41 Bit Key 41 Bit 42 Bit Key 42 Bit 43 Bit Key 43 Bit 44 Bit Key 44 Bit 45 Bit Key 45 Bit 46 Bit Key 46 Bit 47 Bit Key 47 Bit 48 Bit Key 48 Bit 49 Bit Key 49 Bit 50 Bit Key 50 Bit 51 Bit Key 51 Bit 52 Bit Key 52 Bit 53 Bit Key 53 Bit 54 Bit Key 54 Bit 55 Bit Key 55 Bit 56 Bit Key 56 Bit 57 Bit Key 57 Bit 58 Bit Key 58 Bit 59 Bit Key 59 Bit 60 Bit Key 60 Bit 61 Bit Key 61 Bit 62 Bit Key 62 Bit 63 Bit Key 63 Bit 64 Bit Key 64 Bit 65 Bit Key 65 Bit 66 Bit Key 66 Bit 67 Bit Key 67 Bit 68 Bit Key 68 Bit 69 Bit Key 69 Bit 70 Bit Key 70 Bit 71 Bit Key 71 Bit 72 Bit Key 72 Bit 73 Bit Key 73 Bit 74 Bit Key 74 Bit 75 Bit Key 75 Bit 76 Bit Key 76 Bit 77 Bit Key 77 Bit 78 Bit Key 78 Bit 79 Bit Key 79 Bit 80 Bit Key 80 Bit 81 Bit Key 81 Bit 82 Bit Key 82 Bit 83 Bit Key 83 Bit 84 Bit Key 84 Bit 85 Bit Key 85 Bit 86 Bit Key 86 Bit 87 Bit Key 87 Bit 88 Bit Key 88 Bit 89 Bit Key 89 Bit 90 Bit Key 90 Bit 91 Bit Key 91 Bit 92 Bit Key 92 Bit 93 Bit Key 93 Bit 94 Bit Key 94 Bit 95 Bit Key 95 Bit 96 Bit Key 96 Bit 97 Bit Key 97 Bit 98 Bit Key 98 Bit 99 Bit Key 99 Bit 100 Bit Key 100 Bit 101 Bit Key 101 Bit 102 Bit Key 102 Bit 103 Bit Key 103 Bit 104 Bit Key 104 Bit 105 Bit Key 105 Bit 106 Bit Key 106 Bit 107 Bit Key 107 Bit 108 Bit Key 108 Bit 109 Bit Key 109 Bit 110 Bit Key 110 Bit 111 Bit Key 111 Bit 112 Bit Key 112 Bit 113 Bit Key 113 Bit 114 Bit Key 114 Bit 115,Key 3 Low Register (L),Key 34 bit 34 Bit Key 34 Bit 35 Bit Key 35 Bit 36 Bit Key 36 Bit 37 Bit Key 37 Bit 38 Bit Key 38 Bit 39 Bit Key 39 Bit 40 Bit Key 40 Bit 41 Bit Key 41 Bit 42 Bit Key 42 Bit 43 Bit Key 43 Bit 44 Bit Key 44 Bit 45 Bit Key 45 Bit 46 Bit Key 46 Bit 47 Bit Key 47 Bit 48 Bit Key 48 Bit 49 Bit Key 49 Bit 50 Bit Key 50 Bit 51 Bit Key 51 Bit 52 Bit Key 52 Bit 53 Bit Key 53 Bit 54 Bit Key 54 Bit 55 Bit Key 55 Bit 56 Bit Key 56 Bit 57 Bit Key 57 Bit 58 Bit Key 58 Bit 59 Bit Key 59 Bit 60 Bit Key 60 Bit 61 Bit Key 61 Bit 62 Bit Key 62 Bit 63 Bit Key 63 Bit 64 Bit Key 64 Bit 65 Bit Key 65 Bit 66 Bit Key 66 Bit 67 Bit Key 67 Bit 68 Bit Key 68 Bit 69 Bit Key 69 Bit 70 Bit Key 70 Bit 71 Bit Key 71 Bit 72 Bit Key 72 Bit 73 Bit Key 73 Bit 74 Bit Key 74 Bit 75 Bit Key 75 Bit 76 Bit Key 76 Bit 77 Bit Key 77 Bit 78 Bit Key 78 Bit 79 Bit Key 79 Bit 80 Bit Key 80 Bit 81 Bit Key 81 Bit 82 Bit Key 82 Bit 83 Bit Key 83 Bit 84 Bit Key 84 Bit 85 Bit Key 85 Bit 86 Bit Key 86 Bit 87 Bit Key 87 Bit 88 Bit Key 88 Bit 89 Bit Key 89 Bit 90 Bit Key 90 Bit 91 Bit Key 91 Bit 92 Bit Key 92 Bit 93 Bit Key 93 Bit 94 Bit Key 94 Bit 95 Bit Key 95 Bit 96 Bit Key 96 Bit 97 Bit Key 97 Bit 98 Bit Key 98 Bit 99 Bit Key 99 Bit 100 Bit Key 100 Bit 101 Bit Key 101 Bit 102 Bit Key 102 Bit 103 Bit Key 103 Bit 104 Bit Key 104 Bit 105 Bit Key 105 Bit 106 Bit Key 106 Bit 107 Bit Key 107 Bit 108 Bit Key 108 Bit 109 Bit Key 109 Bit 110 Bit Key 110 Bit 111 Bit Key 111 Bit 112 Bit Key 112 Bit 113 Bit Key 113 Bit 114 Bit Key 114 Bit 115,0.21859154,0.21859154,0.24267663,0.24267663,0.21859154,False,True,0.0,0.045454545454545414,0.8387600779533386,0.38901631601832126,Fail,0.24267663,False,True,0.0,0.001997336884154488,0.6846643090248108,0.36493334472873873,Fail,0.21859154,False,True,0.0,0.045454545454545414,0.8387600779533386,0.38901631601832126,Fail,0.24267663,False,True,0.0,0.001997336884154488,0.6846643090248108,0.36493334472873873,Fail
stm32f405,What is the bit_width of b1 field from K3RR register from CRYP peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_offset of FB21 field from F13R2 register from CAN2 peripheral for STM32F405 microcontroller?,21,21,21,21,21,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,1.0000004768371582,1.0000000774860383,Pass,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,1.0000001,True,True,1.0,1.0,1.0000004768371582,1.0000000774860383,Pass,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass
stm32f405,What is the description of PL field from S3CR register from DMA2 peripheral for STM32F405 microcontroller?,Priority level,PLL clock source selection for USB peripheral.,Pause Lockdown,PLL clock source selection for USB peripheral.,Pause Lockdown,0.106912635,0.106912635,0.11426902,0.11426902,0.106912635,False,True,0.0,0.19565217391304346,0.8320396542549133,0.38993418859722817,Fail,0.11426902,False,True,0.0,0.0714285714285714,0.8336039185523987,0.3843254672629492,Fail,0.106912635,False,True,0.0,0.19565217391304346,0.8320396542549133,0.38993418859722817,Fail,0.11426902,False,True,0.0,0.0714285714285714,0.8336039185523987,0.3843254672629492,Fail
stm32f405,What is the bit_offset of FB29 field from F24R1 register from CAN1 peripheral for STM32F405 microcontroller?,29,29,29,29,29,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f405,What is the bit_width of FB10 field from F22R1 register from CAN2 peripheral for STM32F405 microcontroller?,1,16,10,16,10,0.4854614,0.4854614,0.61559385,0.61559385,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the bit_offset of RWU field from CR1 register from USART3 peripheral for STM32F405 microcontroller?,1,15,15,15,15,0.48225844,0.48225844,0.48225844,0.48225844,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail,0.48225844,True,False,0.0,0.5,0.999387800693512,0.4990210920572281,Fail,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail,0.48225844,True,False,0.0,0.5,0.999387800693512,0.4990210920572281,Fail
stm32f405,What is the size of DMACHTBAR register from Ethernet_DMA peripheral for STM32F405 microcontroller?,32,1238,1238,1238,1238,0.383826,0.383826,0.383826,0.383826,0.383826,False,False,0.0,0.25,0.8902831077575684,0.16523376554250718,Fail,0.383826,False,False,0.0,0.25,0.8902831077575684,0.16523376554250718,Fail,0.383826,False,False,0.0,0.25,0.8902831077575684,0.16523376554250718,Fail,0.383826,False,False,0.0,0.25,0.8902831077575684,0.16523376554250718,Fail
stm32f405,What is the bit_offset of FB15 field from F12R1 register from CAN1 peripheral for STM32F405 microcontroller?,15,15,15,15,15,0.9999998,0.9999998,0.9999998,0.9999998,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass
stm32f405,What is the bit_offset of FB19 field from F13R1 register from CAN1 peripheral for STM32F405 microcontroller?,19,19,1920000000,19,1920000000,1.0,1.0,0.33606482,0.33606482,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,0.33606482,True,False,0.0,0.19999999999999996,0.8048731088638306,0.4475342071056366,Fail,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,0.33606482,True,False,0.0,0.19999999999999996,0.8048731088638306,0.4475342071056366,Fail
stm32f405,What is the address_offset of CFR register from WWDG peripheral for STM32F405 microcontroller?,0x4,0x04,0x04,0x04,0x04,0.9548875,0.9548875,0.9548875,0.9548875,0.9548875,False,False,0.0,0.75,0.8974822759628296,0.21986671686172488,Fail,0.9548875,False,False,0.0,0.75,0.8974823355674744,0.2198667258024216,Fail,0.9548875,False,False,0.0,0.75,0.8974822759628296,0.21986671686172488,Fail,0.9548875,False,False,0.0,0.75,0.8974823355674744,0.2198667258024216,Fail
stm32f405,What is the description of CCR3_H field from CCR3 register from TIM2 peripheral for STM32F405 microcontroller?,High Capture/Compare value,CCR3[31:16] High Capture/Compare 3 value (on TIM2 and TIM5).,High Capture/Compare 3 value (on TIM2 and TIM5).,CCR3[31:16] High Capture/Compare 3 value (on TIM2 and TIM5).,High Capture/Compare 3 value (on TIM2 and TIM5).,0.5716615,0.5716615,0.6837523,0.6837523,0.5716615,False,True,0.5,0.43333333333333335,0.8744540810585022,0.5314178524414699,Partial,0.6837523,False,True,0.5454545454545454,0.5416666666666667,0.9162312150001526,0.5577965395920205,Partial,0.5716615,False,True,0.5,0.43333333333333335,0.8744540810585022,0.5314178524414699,Partial,0.6837523,False,True,0.5454545454545454,0.5416666666666667,0.9162312150001526,0.5577965395920205,Partial
stm32f405,What is the bit_offset of PKTCNT field from OTG_HS_HCTSIZ6 register from OTG_HS_HOST peripheral for STM32F405 microcontroller?,19,19,19,19,19,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f405,What is the bit_width of BFHFNMIGN field from CCR register from SCB peripheral for STM32F405 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail
stm32f405,What is the bit_width of FB17 field from F26R2 register from CAN2 peripheral for STM32F405 microcontroller?,1,32,18,32,18,0.49268645,0.49268645,0.43743575,0.43743575,0.49268645,False,False,0.0,0.0,0.999135434627533,0.17450463771820068,Fail,0.43743575,True,False,0.0,0.5,0.9990977048873901,0.49673644304275516,Fail,0.49268645,False,False,0.0,0.0,0.999135434627533,0.17450463771820068,Fail,0.43743575,True,False,0.0,0.5,0.9990977048873901,0.49673644304275516,Fail
stm32f405,What is the description of FB15 field from F13R2 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,Fault Buses 15 Enable,Filter bits,Fault Buses 15 Enable,Filter bits,0.041254528,0.041254528,1.0,1.0,0.041254528,False,True,0.0,0.23809523809523814,0.8529722094535828,0.39191331971614135,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.041254528,False,True,0.0,0.23809523809523814,0.8529722094535828,0.39191331971614135,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the bit_width of FB3 field from F12R2 register from CAN1 peripheral for STM32F405 microcontroller?,1,16,30,16,30,0.4854614,0.4854614,0.5095481,0.5095481,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,0.5095481,False,False,0.0,0.0,0.9988794922828674,0.17530933022499084,Fail,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,0.5095481,False,False,0.0,0.0,0.9988794922828674,0.17530933022499084,Fail
stm32f405,What is the bit_width of SNPM field from DOEPCTL1 register from OTG_FS_DEVICE peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_offset of OSPEEDR13 field from OSPEEDR register from GPIOE peripheral for STM32F405 microcontroller?,26,13,13,13,13,0.7643548,0.7643548,0.7643548,0.7643548,0.7643548,False,False,0.0,0.0,0.9995505213737488,0.18815031945705413,Fail,0.7643548,False,False,0.0,0.0,0.999550461769104,0.18815031051635744,Fail,0.7643548,False,False,0.0,0.0,0.9995505213737488,0.18815031945705413,Fail,0.7643548,False,False,0.0,0.0,0.999550461769104,0.18815031051635744,Fail
stm32f405,What is the address_offset of L1DCCR register from LTDC peripheral for STM32F405 microcontroller?,0x9c,0x0130,0x0c,0x0130,0x0c,0.70638096,0.70638096,0.8440945,0.8440945,0.70638096,False,False,0.0,0.33333333333333337,0.8937718868255615,0.18605149785677594,Fail,0.8440945,False,False,0.0,0.75,0.9712297916412354,0.22538919448852537,Fail,0.70638096,False,False,0.0,0.33333333333333337,0.8937718868255615,0.18605149785677594,Fail,0.8440945,False,False,0.0,0.75,0.9712297916412354,0.22538919448852537,Fail
stm32f405,What is the bit_width of AFRL1 field from AFRL register from GPIOK peripheral for STM32F405 microcontroller?,4,16,16,16,16,0.63828933,0.63828933,0.63828933,0.63828933,0.63828933,False,False,0.0,0.0,0.9994624853134155,0.18183383941650388,Fail,0.63828933,False,False,0.0,0.0,0.9994624257087708,0.18183383047580717,Fail,0.63828933,False,False,0.0,0.0,0.9994624853134155,0.18183383941650388,Fail,0.63828933,False,False,0.0,0.0,0.9994624257087708,0.18183383047580717,Fail
stm32f405,What is the description of FACT0 field from FA1R register from CAN2 peripheral for STM32F405 microcontroller?,Filter active,10-bit addressing mode for FA1R register from CAN2 peripheral.,Flexible memory controller (FMC),10-bit addressing mode for FA1R register from CAN2 peripheral.,Flexible memory controller (FMC),-0.021529527,-0.021529527,0.053962138,0.053962138,-0.021529527,False,True,0.0,0.12903225806451613,0.8124259114265442,0.37723902324815434,Fail,0.053962138,False,True,0.0,0.25,0.8025211691856384,0.38557628225535157,Fail,-0.021529527,False,True,0.0,0.12903225806451613,0.8124259114265442,0.37723902324815434,Fail,0.053962138,False,True,0.0,0.25,0.8025211691856384,0.38557628225535157,Fail
stm32f405,What is the description of TXEIE field from CR1 register from USART2 peripheral for STM32F405 microcontroller?,TXE interrupt enable,TX Empty Interrupt Enable,TXE interrupt enable,TX Empty Interrupt Enable,TXE interrupt enable,0.8205098,0.8205098,0.99999976,0.99999976,0.8205098,False,True,0.5714285714285715,0.72,0.894889771938324,0.5755446696451733,Partial,0.99999976,True,True,1.0,1.0,0.9999998211860657,0.9999999612569809,Pass,0.8205098,False,True,0.5714285714285715,0.72,0.894889771938324,0.5755446696451733,Partial,0.99999976,True,True,1.0,1.0,0.9999998211860657,0.9999999612569809,Pass
stm32f405,What is the description of JAWDEN field from CR1 register from ADC3 peripheral for STM32F405 microcontroller?,"Analog watchdog enable on injected
              channels",Analog watchdog enable for injected group. 0: Analog watchdog disabled for injected group 1: Analog watchdog enabled for injected group.,Analog watchdog enable on injected channels.,Analog watchdog enable for injected group. 0: Analog watchdog disabled for injected group 1: Analog watchdog enabled for injected group.,Analog watchdog enable on injected channels.,0.7588623,0.7588623,0.9608246,0.9608246,0.7588623,False,True,0.30769230769230765,0.3529411764705882,0.779883861541748,0.4841112154236746,Fail,0.9608246,True,True,0.8333333333333334,0.736842105263158,0.8345783948898315,0.9267367616034392,Pass,0.7588623,False,True,0.30769230769230765,0.3529411764705882,0.779883861541748,0.4841112154236746,Fail,0.9608246,True,True,0.8333333333333334,0.736842105263158,0.8345783948898315,0.9267367616034392,Pass
stm32f405,What is the bit_offset of FB25 field from F11R2 register from CAN1 peripheral for STM32F405 microcontroller?,25,25,25,25,25,0.99999994,0.99999994,0.99999994,0.99999994,0.99999994,True,True,1.0,1.0,0.9999999403953552,0.9999999880790711,Pass,0.99999994,True,True,1.0,1.0,0.9999999403953552,0.9999999880790711,Pass,0.99999994,True,True,1.0,1.0,0.9999999403953552,0.9999999880790711,Pass,0.99999994,True,True,1.0,1.0,0.9999999403953552,0.9999999880790711,Pass
stm32f405,What is the bit_offset of ITTXFE field from OTG_HS_DIEPINT3 register from OTG_HS_DEVICE peripheral for STM32F405 microcontroller?,4,14,14,14,14,0.6042843,0.6042843,0.6042843,0.6042843,0.6042843,True,False,0.0,0.5,0.9990702271461487,0.5050747483968735,Partial,0.6042843,True,False,0.0,0.5,0.9990702867507935,0.5050747573375702,Partial,0.6042843,True,False,0.0,0.5,0.9990702271461487,0.5050747483968735,Partial,0.6042843,True,False,0.0,0.5,0.9990702867507935,0.5050747573375702,Partial
stm32f405,What is the address_offset of CR1 register from USART3 peripheral for STM32F405 microcontroller?,0xc,0x0C,0x0C,0x0C,0x0C,0.94442093,0.94442093,0.94442093,0.94442093,0.94442093,False,False,0.0,0.5,0.8425334095954895,0.19860105812549592,Fail,0.94442093,False,False,0.0,0.5,0.842533528804779,0.19860107600688934,Fail,0.94442093,False,False,0.0,0.5,0.8425334095954895,0.19860105812549592,Fail,0.94442093,False,False,0.0,0.5,0.842533528804779,0.19860107600688934,Fail
stm32f405,What is the description of SR register from SPI1 peripheral for STM32F405 microcontroller?,status register,SPI SR Lu 2,SR Register ssszafifaxnfifae tswwmwemvo,SPI SR Lu 2,SR Register ssszafifaxnfifae tswwmwemvo,0.15696207,0.15696207,0.41855362,0.41855362,0.15696207,False,True,0.0,0.06666666666666665,0.855881929397583,0.3895637260874113,Fail,0.41855362,False,True,0.3333333333333333,0.15384615384615385,0.8139245510101318,0.46737533803933706,Fail,0.15696207,False,True,0.0,0.06666666666666665,0.855881929397583,0.3895637260874113,Fail,0.41855362,False,True,0.3333333333333333,0.15384615384615385,0.8139245510101318,0.46737533803933706,Fail
stm32f405,What is the description of PUPDR1 field from PUPDR register from GPIOF peripheral for STM32F405 microcontroller?,"Port x configuration bits (y =
              0..15)",Pull-up/pull-down register (GPIO_PUPDR1),Pull-up/pull-down register (GPIO_PUPDR1),Pull-up/pull-down register (GPIO_PUPDR1),Pull-up/pull-down register (GPIO_PUPDR1),0.11539778,0.11539778,0.11539778,0.11539778,0.11539778,False,False,0.0,0.13725490196078427,0.7505552768707275,0.12521592568533094,Fail,0.11539778,False,False,0.0,0.13725490196078427,0.7505552768707275,0.12521592568533094,Fail,0.11539778,False,False,0.0,0.13725490196078427,0.7505552768707275,0.12521592568533094,Fail,0.11539778,False,False,0.0,0.13725490196078427,0.7505552768707275,0.12521592568533094,Fail
stm32f405,What is the bit_width of EPDIS field from DOEPCTL0 register from OTG_FS_DEVICE peripheral for STM32F405 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail
stm32f405,What is the bit_offset of FB8 field from F11R2 register from CAN1 peripheral for STM32F405 microcontroller?,8,28,24,28,24,0.6536318,0.6536318,0.7101001,0.7101001,0.6536318,True,False,0.0,0.5,0.9996997117996216,0.507636547088623,Partial,0.7101001,False,False,0.0,0.0,0.9991757273674011,0.18538136482238768,Fail,0.6536318,True,False,0.0,0.5,0.9996997117996216,0.507636547088623,Partial,0.7101001,False,False,0.0,0.0,0.9991757273674011,0.18538136482238768,Fail
stm32f405,What is the bit_width of BIE field from DIER register from TIM1 peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_offset of b166 field from K1LR register from CRYP peripheral for STM32F405 microcontroller?,6,166,166,166,166,0.37800694,0.37800694,0.37800694,0.37800694,0.37800694,True,False,0.0,0.33333333333333337,0.987819492816925,0.48373993734518683,Fail,0.37800694,True,False,0.0,0.33333333333333337,0.987819492816925,0.48373993734518683,Fail,0.37800694,True,False,0.0,0.33333333333333337,0.987819492816925,0.48373993734518683,Fail,0.37800694,True,False,0.0,0.33333333333333337,0.987819492816925,0.48373993734518683,Fail
stm32f405,What is the description of SEVEONPEND field from SCR register from SCB peripheral for STM32F405 microcontroller?,Send Event on Pending bit,"SEVONPEND Event Output Enable. 0x0 Disable 0x1 Enable. 0x0: SDIO_DCTRL, 0x1: SDIO_DCTRL, 0x2: SDIO_DCTRL, 0x3: SDIO_DCTRL, 0x4: SDIO_DCTRL, 0x5: SDIO_DCTRL, 0x6: SDIO_DCTRL, 0x7: SDIO_DCTRL, 0x8: SDIO_DCTRL, 0x9: SDIO_DCTRL, 0xa: SDIO_DCTRL, 0xb: SDIO_DCTRL, 0xc: SDIO_DCTRL, 0xd: SDIO_DCTRL, 0xe: SDIO_DCTRL, 0xf: SDIO_DCTRL, 0x10: SDIO_DCTRL, 0x11: SDIO_DCTRL, 0x12: SDIO_DCTRL, 0x13: SDIO_DCTRL, 0x14: SDIO_DCTRL, 0x15: SDIO_DCTRL, 0x16: SDIO_DCTRL, 0x17: SDIO_DCTRL, 0x18: SDIO_DCTRL, 0x19: SDIO_DCTRL, 0x1a: SDIO_DCTRL, 0x1b: SDIO_DCTRL, 0x1c: SDIO_DCTRL, 0x1d: SDIO_DCTRL, 0x1e: SDIO_DCTRL, 0x1f: SDIO_DCTRL, 0x20: SDIO_DCTRL, 0x21: SDIO_DCTRL, 0x22: SDIO_DCTRL, 0x23: SDIO_DCTRL, 0x24: SDIO_DCTRL, 0x25: SDIO_DCTRL, 0x26: SDIO_DCTRL, 0x27: SDIO_DCTRL, 0x28: SDIO_DCTRL, 0x29: SDIO_DCTRL, 0x2a: SDIO_DCTRL, 0x2b: SDIO_DCTRL, 0x2c: SDIO_DCTRL, 0x2d: SDIO_DCTRL, 0x2e: SDIO_DCTRL, 0x2f: SDIO_DCTRL, 0x30: SDIO_DCTRL, 0x31: SDIO_DCTRL, 0x32: SDIO_DCTRL, 0x33: SDIO_DCTRL, 0x34: SDIO_DCTRL, 0x35: SDIO_DCTRL, 0x36: SDIO",SEVONPEND Event Enable on Pend Request.,"SEVONPEND Event Output Enable. 0x0 Disable 0x1 Enable. 0x0: SDIO_DCTRL, 0x1: SDIO_DCTRL, 0x2: SDIO_DCTRL, 0x3: SDIO_DCTRL, 0x4: SDIO_DCTRL, 0x5: SDIO_DCTRL, 0x6: SDIO_DCTRL, 0x7: SDIO_DCTRL, 0x8: SDIO_DCTRL, 0x9: SDIO_DCTRL, 0xa: SDIO_DCTRL, 0xb: SDIO_DCTRL, 0xc: SDIO_DCTRL, 0xd: SDIO_DCTRL, 0xe: SDIO_DCTRL, 0xf: SDIO_DCTRL, 0x10: SDIO_DCTRL, 0x11: SDIO_DCTRL, 0x12: SDIO_DCTRL, 0x13: SDIO_DCTRL, 0x14: SDIO_DCTRL, 0x15: SDIO_DCTRL, 0x16: SDIO_DCTRL, 0x17: SDIO_DCTRL, 0x18: SDIO_DCTRL, 0x19: SDIO_DCTRL, 0x1a: SDIO_DCTRL, 0x1b: SDIO_DCTRL, 0x1c: SDIO_DCTRL, 0x1d: SDIO_DCTRL, 0x1e: SDIO_DCTRL, 0x1f: SDIO_DCTRL, 0x20: SDIO_DCTRL, 0x21: SDIO_DCTRL, 0x22: SDIO_DCTRL, 0x23: SDIO_DCTRL, 0x24: SDIO_DCTRL, 0x25: SDIO_DCTRL, 0x26: SDIO_DCTRL, 0x27: SDIO_DCTRL, 0x28: SDIO_DCTRL, 0x29: SDIO_DCTRL, 0x2a: SDIO_DCTRL, 0x2b: SDIO_DCTRL, 0x2c: SDIO_DCTRL, 0x2d: SDIO_DCTRL, 0x2e: SDIO_DCTRL, 0x2f: SDIO_DCTRL, 0x30: SDIO_DCTRL, 0x31: SDIO_DCTRL, 0x32: SDIO_DCTRL, 0x33: SDIO_DCTRL, 0x34: SDIO_DCTRL, 0x35: SDIO_DCTRL, 0x36: SDIO",SEVONPEND Event Enable on Pend Request.,0.15111701,0.15111701,0.299888,0.299888,0.15111701,False,True,0.016260162601626018,0.014691478942213565,0.6963180899620056,0.3659901705569725,Fail,0.299888,False,True,0.3636363636363636,0.41025641025641024,0.8281090259552002,0.48245084787304304,Fail,0.15111701,False,True,0.016260162601626018,0.014691478942213565,0.6963180899620056,0.3659901705569725,Fail,0.299888,False,True,0.3636363636363636,0.41025641025641024,0.8281090259552002,0.48245084787304304,Fail
stm32f405,What is the description of FB27 field from F7R2 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,0x00000000 - 0x00000000: 10-bit addressing mode,0x4000 7400 - 0x4000 77FF DAC Section 14.5.15: DAC register map on page 456,0x00000000 - 0x00000000: 10-bit addressing mode,0x4000 7400 - 0x4000 77FF DAC Section 14.5.15: DAC register map on page 456,0.30187082,0.30187082,0.12574945,0.12574945,0.30187082,False,True,0.0,0.1063829787234043,0.7985156178474426,0.39019003275861125,Fail,0.12574945,False,True,0.0,0.07999999999999996,0.7929951548576355,0.37923674592375756,Fail,0.30187082,False,True,0.0,0.1063829787234043,0.7985156178474426,0.39019003275861125,Fail,0.12574945,False,True,0.0,0.07999999999999996,0.7929951548576355,0.37923674592375756,Fail
stm32f405,List all the fields of OSPEEDR register from GPIOC peripheral for STM32F405 microcontroller.,"OSPEEDR15, OSPEEDR14, OSPEEDR13, OSPEEDR12, OSPEEDR11, OSPEEDR10, OSPEEDR9, OSPEEDR8, OSPEEDR7, OSPEEDR6, OSPEEDR5, OSPEEDR4, OSPEEDR3, OSPEEDR2, OSPEEDR1, OSPEEDR0",OSPEEDR0 OSPEEDR1 OSPEEDR2 OSPEEDR3 OSPEEDR4 OSPEEDR5 OSPEEDR6 OSPEEDR7 OSPEEDR8 OSPEEDR9 OSPEEDR10 OSPEEDR11 OSPEEDR12 OSPEEDR13 OSPEEDR14 OSPEEDR15,0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,OSPEEDR0 OSPEEDR1 OSPEEDR2 OSPEEDR3 OSPEEDR4 OSPEEDR5 OSPEEDR6 OSPEEDR7 OSPEEDR8 OSPEEDR9 OSPEEDR10 OSPEEDR11 OSPEEDR12 OSPEEDR13 OSPEEDR14 OSPEEDR15,0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,0.8661398,0.8661398,0.10634113,0.10634113,0.8661398,False,True,0.0625,0.7804878048780488,0.9405292868614197,0.4859107747310546,Fail,0.10634113,False,True,0.0,0.04823989569752285,0.7269893884658813,0.366777459606334,Fail,0.8661398,False,True,0.0625,0.7804878048780488,0.9405292868614197,0.4859107747310546,Fail,0.10634113,False,True,0.0,0.04823989569752285,0.7269893884658813,0.366777459606334,Fail
stm32f405,List all the fields of AFRL register from GPIOK peripheral for STM32F405 microcontroller.,"AFRL7, AFRL6, AFRL5, AFRL4, AFRL3, AFRL2, AFRL1, AFRL0","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",0x0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218,"0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",0x0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218,0.28882623,0.28882623,0.15082327,0.15082327,0.28882623,False,True,0.0,0.028683181225554133,0.7625938057899475,0.38026454128917536,Fail,0.15082327,False,True,0.0,0.019556714471968717,0.7202429175376892,0.36655543661995693,Fail,0.28882623,False,True,0.0,0.028683181225554133,0.7625938057899475,0.38026454128917536,Fail,0.15082327,False,True,0.0,0.019556714471968717,0.7202429175376892,0.36655543661995693,Fail
stm32f405,What is the description of FB23 field from F26R2 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,10-bit mode for CAN2,Filter bits,10-bit mode for CAN2,Filter bits,0.28008464,0.28008464,1.0,1.0,0.28008464,False,True,0.0,0.19999999999999996,0.8329931497573853,0.39895320445299154,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.28008464,False,True,0.0,0.19999999999999996,0.8329931497573853,0.39895320445299154,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the description of BR4 field from BSRR register from GPIOA peripheral for STM32F405 microcontroller?,"Port x reset bit y (y =
              0..15)",BSR4,BR4 Bit Reset 0x0 31:30 29-28 ACCMOD 0x1 27-24 DATLAT Dont care 23-20 CLKDIV Dont care 19-16 BUSTURN Time between NEx high to NEx low (BUSTURN HCLK) 15-8 DATAST Duration of the second access phase (DATAST HCLK cycles) for read accesses. 7-4 ADDHLD Dont care Duration of the first access phase (ADDSET HCLK cycles) for read 3-0 ADDSET[3:0] accesses. Minimum value for ADDSET is 0.,BSR4,BR4 Bit Reset 0x0 31:30 29-28 ACCMOD 0x1 27-24 DATLAT Dont care 23-20 CLKDIV Dont care 19-16 BUSTURN Time between NEx high to NEx low (BUSTURN HCLK) 15-8 DATAST Duration of the second access phase (DATAST HCLK cycles) for read accesses. 7-4 ADDHLD Dont care Duration of the first access phase (ADDSET HCLK cycles) for read 3-0 ADDSET[3:0] accesses. Minimum value for ADDSET is 0.,0.118977726,0.118977726,0.34632152,0.34632152,0.118977726,False,False,0.0,0.0,0.6987745761871338,0.11076507270336151,Fail,0.34632152,False,True,0.05479452054794521,0.08376963350785338,0.7247005105018616,0.39116853851973815,Fail,0.118977726,False,False,0.0,0.0,0.6987745761871338,0.11076507270336151,Fail,0.34632152,False,True,0.05479452054794521,0.08376963350785338,0.7247005105018616,0.39116853851973815,Fail
stm32f405,What is the description of ILEN field from SR3 register from FSMC peripheral for STM32F405 microcontroller?,ILEN,ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN,Indirect Access Length.,ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN ILEN,Indirect Access Length.,0.36866963,0.36866963,0.13496077,0.13496077,0.36866963,True,True,0.007782101167315175,0.0031274433150899617,0.7317104935646057,0.6799028478887577,Partial,0.13496077,False,True,0.0,0.08695652173913049,0.8258715271949768,0.3849765936965528,Fail,0.36866963,True,True,0.007782101167315175,0.0031274433150899617,0.7317104935646057,0.6799028478887577,Partial,0.13496077,False,True,0.0,0.08695652173913049,0.8258715271949768,0.3849765936965528,Fail
stm32f405,What is the bit_offset of MODER13 field from MODER register from GPIOK peripheral for STM32F405 microcontroller?,26,13,12800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,13,12800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.7643548,0.7643548,0.24874151,0.24874151,0.7643548,False,False,0.0,0.0,0.9995505213737488,0.18815031945705413,Fail,0.24874151,False,False,0.0,0.0013037809647978849,0.6950547695159912,0.11676047985214918,Fail,0.7643548,False,False,0.0,0.0,0.9995505213737488,0.18815031945705413,Fail,0.24874151,False,False,0.0,0.0013037809647978849,0.6950547695159912,0.11676047985214918,Fail
stm32f405,What is the bit_width of PSIZE field from S2CR register from DMA1 peripheral for STM32F405 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f405,What is the bit_offset of FMP1 field from RF1R register from CAN1 peripheral for STM32F405 microcontroller?,0,0x14,24,0x14,24,0.6166622,0.6166622,0.43377078,0.43377078,0.6166622,True,False,0.0,0.25,0.8370274305343628,0.46888722479343414,Fail,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail,0.6166622,True,False,0.0,0.25,0.8370274305343628,0.46888722479343414,Fail,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail
stm32f405,What is the size of F18R1 register from CAN1 peripheral for STM32F405 microcontroller?,32,128,32,128,32,0.6433123,0.6433123,0.9999999,0.9999999,0.6433123,False,False,0.0,0.33333333333333337,0.9996486902236938,0.19877958397070566,Fail,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.6433123,False,False,0.0,0.33333333333333337,0.9996486902236938,0.19877958397070566,Fail,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass
stm32f405,What is the bit_width of FB3 field from F18R2 register from CAN2 peripheral for STM32F405 microcontroller?,1,16,10,16,10,0.4854614,0.4854614,0.61559385,0.61559385,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the size of CSR52 register from HASH peripheral for STM32F405 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684,0.69824684,False,False,0.0,0.0,0.9997669458389282,0.18487738370895385,Fail,0.69824684,False,False,0.0,0.0,0.9997669458389282,0.18487738370895385,Fail,0.69824684,False,False,0.0,0.0,0.9997669458389282,0.18487738370895385,Fail,0.69824684,False,False,0.0,0.0,0.9997669458389282,0.18487738370895385,Fail
stm32f405,What is the bit_offset of FB5 field from F27R1 register from CAN1 peripheral for STM32F405 microcontroller?,5,27.6.3 I2C Own address register 1 (I2C_OAR1),28,27.6.3 I2C Own address register 1 (I2C_OAR1),28,-0.060426675,-0.060426675,0.5650222,0.5650222,-0.060426675,False,False,0.0,0.0,0.80159991979599,0.117218654230237,Fail,0.5650222,False,False,0.0,0.0,0.9995736479759216,0.17818715572357177,Fail,-0.060426675,False,False,0.0,0.0,0.80159991979599,0.117218654230237,Fail,0.5650222,False,False,0.0,0.0,0.9995736479759216,0.17818715572357177,Fail
stm32f405,What is the description of CSR register from RCC peripheral for STM32F405 microcontroller?,"clock control & status
          register",RCC clock control and status register (RCC_CSR),Context control register (RCC_CCIPC),RCC clock control and status register (RCC_CSR),Context control register (RCC_CCIPC),0.73985994,0.73985994,0.44580263,0.44580263,0.73985994,False,True,0.6666666666666666,0.46808510638297873,0.781700611114502,0.5609856772507336,Partial,0.44580263,False,True,0.4444444444444445,0.2195121951219512,0.767805814743042,0.48732550230614213,Fail,0.73985994,False,True,0.6666666666666666,0.46808510638297873,0.781700611114502,0.5609856772507336,Partial,0.44580263,False,True,0.4444444444444445,0.2195121951219512,0.767805814743042,0.48732550230614213,Fail
stm32f405,What is the bit_width of DCIE field from IMR register from HASH peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the address_offset of FS_HCTSIZ1 register from OTG_FS_HOST peripheral for STM32F405 microcontroller?,0x130,0x510,0x510,0x510,0x510,0.7019814,0.7019814,0.7019814,0.7019814,0.7019814,False,False,0.0,0.6,0.9466961026191711,0.20710348665714265,Fail,0.7019814,False,False,0.0,0.6,0.9466962218284607,0.20710350453853607,Fail,0.7019814,False,False,0.0,0.6,0.9466961026191711,0.20710348665714265,Fail,0.7019814,False,False,0.0,0.6,0.9466962218284607,0.20710350453853607,Fail
stm32f405,What is the description of WD field from MACCR register from Ethernet_MAC peripheral for STM32F405 microcontroller?,WD,Wake-up frame filter register pointer,Wake-up detection,Wake-up frame filter register pointer,Wake-up detection,0.0574874,0.0574874,0.1128813,0.1128813,0.0574874,False,True,0.0,0.027027027027026973,0.849283754825592,0.3816182844944902,Fail,0.1128813,False,True,0.0,0.05882352941176472,0.8519887924194336,0.38638356047518113,Fail,0.0574874,False,True,0.0,0.027027027027026973,0.849283754825592,0.3816182844944902,Fail,0.1128813,False,True,0.0,0.05882352941176472,0.8519887924194336,0.38638356047518113,Fail
stm32f405,What is the description of GPIOHLPEN field from AHB1LPENR register from RCC peripheral for STM32F405 microcontroller?,"IO port H clock enable during Sleep
              mode",IO port H clock enable during Sleep mode,IO port H clock enable during Sleep mode,IO port H clock enable during Sleep mode,IO port H clock enable during Sleep mode,1.0,1.0,1.0,1.0,1.0,True,True,1.0,0.7407407407407407,0.8474803566932678,0.9641590905410273,Pass,1.0,True,True,1.0,0.7407407407407407,0.8474803566932678,0.9641590905410273,Pass,1.0,True,True,1.0,0.7407407407407407,0.8474803566932678,0.9641590905410273,Pass,1.0,True,True,1.0,0.7407407407407407,0.8474803566932678,0.9641590905410273,Pass
stm32f405,What is the bit_offset of FB22 field from F3R2 register from CAN1 peripheral for STM32F405 microcontroller?,22,22,22,22,22,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,1.0000004768371582,1.0000000774860383,Pass,1.0000001,True,True,1.0,1.0,1.0000004768371582,1.0000000774860383,Pass,1.0000001,True,True,1.0,1.0,1.0000004768371582,1.0000000774860383,Pass,1.0000001,True,True,1.0,1.0,1.0000004768371582,1.0000000774860383,Pass
stm32f405,What is the size of MMCTGFMSCCR register from Ethernet_MMC peripheral for STM32F405 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass
stm32f405,List all the fields of OTG_HS_DOEPINT4 register from OTG_HS_DEVICE peripheral for STM32F405 microcontroller.,"XFRC, EPDISD, STUP, OTEPDIS, B2BSTUP, NYET","DTOGDTOG, B2DTOG, B3DTOG, B4DTOG, B5DTOG, B6DTOG, B7DTOG, B8DTOG, B9DTOG, B10DTOG, B11DTOG, B12DTOG, B13DTOG, B14DTOG, B15DTOG, EPDISDTOG, EPMISM, EPMIST, EPRXOUTNAK, EPRXSTP, EPINACT, EPTXOUTNAK, DMAREQMODES, DMAREQEN, B2DMAREQS, B3DMAREQS, B4DMAREQS, B5DMAREQS, B6DMAREQS, B7DMAREQS, B8DMAREQS, B9DMAREQS, B10DMAREQS, B11DMAREQS, B12DMAREQS, B13DMAREQS, B14DMAREQS, B15DMAREQS, EPDISDMAREQS, EPMISDMAREQS, EPMISTDMAREQS, EPRXOUTNAKDMAREQS, EPRXSTPDMAREQS, EPINACTDMAREQS, EPTXOUTNAKDMAREQS, B2BVALOVR, B3BVALOVR, B4BVALOVR, B5BVALOVR, B6BVALOVR, B7BVALOVR, B8BVALOVR, B9BVALOVR, B10BVALOVR, B11BVALOVR, B12BVALOVR, B13BVALOVR, B14BVALOVR, B15BVALOVR, B2BVALOVRRW, B3BVALOVRRW, B4BVALOVRRW, B5BVALOVRRW, B6BVALOVRRW, B7BVALOVRRW, B8BVALOVRRW, B9BVALOVRRW, B10BVALOVRRW, B11BVALOVRRW, B12BVALOVRRW, B13BVALOVRRW, B14BVALOVRRW, B15BVALOVRRW, B2BVALOVRRW, B3BVALOVRRW, B4BVALOVRRW, B5BVALOVRRW, B6BVALOVRRW, B7BVALOVRRW, B8BVALOVRRW, B9BVALOVRRW, B10BVALOVRRW, B11BVALOVRRW, B12BVALOVRRW, B13BVALOVRRW, B14BVALOVRRW, B15BVALOVRRW, B2BVALOVRRW, B3BVALOVRRW, B4","DTOGDTOGX, EPDIS, B2INTPT, BNAINTPT, KEEPINTPT, OUTTKN, STALLINTPT, BACK2BUS, OUTPKTRCVD, OUTPKTERR, BACK2BUS, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRC","DTOGDTOG, B2DTOG, B3DTOG, B4DTOG, B5DTOG, B6DTOG, B7DTOG, B8DTOG, B9DTOG, B10DTOG, B11DTOG, B12DTOG, B13DTOG, B14DTOG, B15DTOG, EPDISDTOG, EPMISM, EPMIST, EPRXOUTNAK, EPRXSTP, EPINACT, EPTXOUTNAK, DMAREQMODES, DMAREQEN, B2DMAREQS, B3DMAREQS, B4DMAREQS, B5DMAREQS, B6DMAREQS, B7DMAREQS, B8DMAREQS, B9DMAREQS, B10DMAREQS, B11DMAREQS, B12DMAREQS, B13DMAREQS, B14DMAREQS, B15DMAREQS, EPDISDMAREQS, EPMISDMAREQS, EPMISTDMAREQS, EPRXOUTNAKDMAREQS, EPRXSTPDMAREQS, EPINACTDMAREQS, EPTXOUTNAKDMAREQS, B2BVALOVR, B3BVALOVR, B4BVALOVR, B5BVALOVR, B6BVALOVR, B7BVALOVR, B8BVALOVR, B9BVALOVR, B10BVALOVR, B11BVALOVR, B12BVALOVR, B13BVALOVR, B14BVALOVR, B15BVALOVR, B2BVALOVRRW, B3BVALOVRRW, B4BVALOVRRW, B5BVALOVRRW, B6BVALOVRRW, B7BVALOVRRW, B8BVALOVRRW, B9BVALOVRRW, B10BVALOVRRW, B11BVALOVRRW, B12BVALOVRRW, B13BVALOVRRW, B14BVALOVRRW, B15BVALOVRRW, B2BVALOVRRW, B3BVALOVRRW, B4BVALOVRRW, B5BVALOVRRW, B6BVALOVRRW, B7BVALOVRRW, B8BVALOVRRW, B9BVALOVRRW, B10BVALOVRRW, B11BVALOVRRW, B12BVALOVRRW, B13BVALOVRRW, B14BVALOVRRW, B15BVALOVRRW, B2BVALOVRRW, B3BVALOVRRW, B4","DTOGDTOGX, EPDIS, B2INTPT, BNAINTPT, KEEPINTPT, OUTTKN, STALLINTPT, BACK2BUS, OUTPKTRCVD, OUTPKTERR, BACK2BUS, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRCVD, OUTPKTERR, SETUP, OUTPKTERR, BNAOUTNak, EPDISDTOG, SETUP, OUTPKTRC",0.37161785,0.37161785,0.4205852,0.4205852,0.37161785,False,True,0.0,0.0331125827814569,0.7628621459007263,0.38466584370625734,Fail,0.4205852,False,True,0.0,0.025016035920461865,0.7657453417778015,0.38714186232716247,Fail,0.37161785,False,True,0.0,0.0331125827814569,0.7628621459007263,0.38466584370625734,Fail,0.4205852,False,True,0.0,0.025016035920461865,0.7657453417778015,0.38714186232716247,Fail
stm32f405,What is the description of FB14 field from F4R2 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,1633/1757,Filter bits,1633/1757,Filter bits,0.031815268,0.031815268,1.0,1.0,0.031815268,False,True,0.0,0.0,0.8011401891708374,0.371761791780591,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.031815268,False,True,0.0,0.0,0.8011401891708374,0.371761791780591,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the bit_width of OT5 field from OTYPER register from GPIOG peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the address_offset of S3FCR register from DMA1 peripheral for STM32F405 microcontroller?,0x6c,0x0058,0x0058,0x0058,0x0058,0.69477487,0.69477487,0.69477487,0.69477487,0.69477487,False,False,0.0,0.33333333333333337,0.9031782150268555,0.18688214222590127,Fail,0.69477487,False,False,0.0,0.33333333333333337,0.9031782150268555,0.18688214222590127,Fail,0.69477487,False,False,0.0,0.33333333333333337,0.9031782150268555,0.18688214222590127,Fail,0.69477487,False,False,0.0,0.33333333333333337,0.9031782150268555,0.18688214222590127,Fail
stm32f405,What is the bit_offset of UDR field from SR register from SPI4 peripheral for STM32F405 microcontroller?,3,27.6.10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,28,27.6.10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,28,0.1838772,0.1838772,0.5558185,0.5558185,0.1838772,False,False,0.0,0.0,0.6458182334899902,0.10606659501791,Fail,0.5558185,False,False,0.0,0.0,0.9990149140357971,0.17764316201210023,Fail,0.1838772,False,False,0.0,0.0,0.6458182334899902,0.10606659501791,Fail,0.5558185,False,False,0.0,0.0,0.9990149140357971,0.17764316201210023,Fail
stm32f405,What is the description of FB26 field from F0R2 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,Filter bits,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,Filter bits,0.22229362,0.22229362,1.0,1.0,0.22229362,False,True,0.0,0.0013037809647978849,0.6945212483406067,0.36535805706639024,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.22229362,False,True,0.0,0.0013037809647978849,0.6945212483406067,0.36535805706639024,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the bit_offset of SDIOEN field from APB2ENR register from RCC peripheral for STM32F405 microcontroller?,11,128/1757,10,128/1757,10,0.33442402,0.33442402,0.7633587,0.7633587,0.33442402,False,False,0.0,0.25,0.8298450112342834,0.15369795262813568,Fail,0.7633587,False,False,0.0,0.5,0.9998132586479187,0.2131399244070053,Fail,0.33442402,False,False,0.0,0.25,0.8298450112342834,0.15369795262813568,Fail,0.7633587,False,False,0.0,0.5,0.9998132586479187,0.2131399244070053,Fail
stm32f405,What is the bit_offset of FB29 field from F3R1 register from CAN1 peripheral for STM32F405 microcontroller?,29,29,29,29,29,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f405,What is the description of LCK8 field from LCKR register from GPIOC peripheral for STM32F405 microcontroller?,"Port x lock bit y (y=
              0..15)",17.4.10 TIM1 and TIM8 lock register (TIMx_LCKR) 586 17.4.11 TIM1 and TIM8 reset register (TIMx_RST) 586 17.4.12 TIM1 and TIM8 counter (TIMx_CNT) .......................... 583 17.4.13 TIM1 and TIM8 prescaler (TIMx_PSC) ........................ 583 17.4.14 TIM1 and TIM8 autoreload register (TIMx_ARR) ................ 585 17.4.15 TIM1 and TIM8 force update register (TIMx_FCR) ................ 585 17.4.16 TIM1 and TIM8 clock control register (TIMx_CCR) ................ 585 17.4.17 TIM1 and TIM8 DMA request register (TIMx_DMAR) ................ 588 17.4.18 TIM1 and TIM8 DMA request enable register (TIMx_DMAEN) ................ 588 17.4.19 TIM1 and TIM8 DMA request source register (TIMx_DMACFG) ................ 588 17.4.20 TIM1 and TIM8 DMA request polarity register (TIMx_DMAPOL) ................ 588 17.4.21 TIM1 and TIM8 DMA request enable polarity register (TIMx_DMAENPOL) ................ 588 17.4.22 TIM1 and TIM8 DMA request edge register (TIMx_DMAED) ................ 588 17.4.23 TIM1 and TIM8 DMA request edge polarity register (TIMx_DMAEDPOL) ................ 588 17.4.24 TIM1 and TIM8 DMA request edge enable register (TIMx_DMAEDEN) ................ 588 17.4.25 TIM1 and TIM8 DMA request edge enable polarity register (TIMx_DMAEDENPOL) ................ 588 17.4.26 TIM1 and TIM8 DMA request edge enable polarity register (TIMx_DMAEDENPOL) ................ 588 17.4.27 TIM1 and TIM8 DMA request edge enable polarity register (TIMx_DMAEDENPOL) ................ 588 17.4.28 TIM1 and TIM8 DMA request edge enable polarity register (TIMx_DMAEDENPOL) ................ 588 17.4.29 TIM1 and TIM8 DMA request edge enable polarity register (TIMx_DMAEDENPOL) ................ 588 17.4.30 TIM1 and TIM8 DMA request edge enable polarity register (TIMx_DMAEDENPOL) ................ 588 17.4.31 T,Port A Lock Key 8 Enable.,17.4.10 TIM1 and TIM8 lock register (TIMx_LCKR) 586 17.4.11 TIM1 and TIM8 reset register (TIMx_RST) 586 17.4.12 TIM1 and TIM8 counter (TIMx_CNT) .......................... 583 17.4.13 TIM1 and TIM8 prescaler (TIMx_PSC) ........................ 583 17.4.14 TIM1 and TIM8 autoreload register (TIMx_ARR) ................ 585 17.4.15 TIM1 and TIM8 force update register (TIMx_FCR) ................ 585 17.4.16 TIM1 and TIM8 clock control register (TIMx_CCR) ................ 585 17.4.17 TIM1 and TIM8 DMA request register (TIMx_DMAR) ................ 588 17.4.18 TIM1 and TIM8 DMA request enable register (TIMx_DMAEN) ................ 588 17.4.19 TIM1 and TIM8 DMA request source register (TIMx_DMACFG) ................ 588 17.4.20 TIM1 and TIM8 DMA request polarity register (TIMx_DMAPOL) ................ 588 17.4.21 TIM1 and TIM8 DMA request enable polarity register (TIMx_DMAENPOL) ................ 588 17.4.22 TIM1 and TIM8 DMA request edge register (TIMx_DMAED) ................ 588 17.4.23 TIM1 and TIM8 DMA request edge polarity register (TIMx_DMAEDPOL) ................ 588 17.4.24 TIM1 and TIM8 DMA request edge enable register (TIMx_DMAEDEN) ................ 588 17.4.25 TIM1 and TIM8 DMA request edge enable polarity register (TIMx_DMAEDENPOL) ................ 588 17.4.26 TIM1 and TIM8 DMA request edge enable polarity register (TIMx_DMAEDENPOL) ................ 588 17.4.27 TIM1 and TIM8 DMA request edge enable polarity register (TIMx_DMAEDENPOL) ................ 588 17.4.28 TIM1 and TIM8 DMA request edge enable polarity register (TIMx_DMAEDENPOL) ................ 588 17.4.29 TIM1 and TIM8 DMA request edge enable polarity register (TIMx_DMAEDENPOL) ................ 588 17.4.30 TIM1 and TIM8 DMA request edge enable polarity register (TIMx_DMAEDENPOL) ................ 588 17.4.31 T,Port A Lock Key 8 Enable.,0.12629032,0.12629032,0.4614287,0.4614287,0.12629032,False,False,0.008403361344537815,0.02169076751946608,0.7279863953590393,0.11827768601624164,Fail,0.4614287,False,False,0.30769230769230765,0.33333333333333337,0.7645688056945801,0.21596188415319492,Fail,0.12629032,False,False,0.008403361344537815,0.02169076751946608,0.7279863953590393,0.11827768601624164,Fail,0.4614287,False,False,0.30769230769230765,0.33333333333333337,0.7645688056945801,0.21596188415319492,Fail
stm32f405,What is the bit_offset of TAR field from PCR4 register from FSMC peripheral for STM32F405 microcontroller?,13,0x10,0x10,0x10,0x10,0.24938555,0.24938555,0.24938555,0.24938555,0.24938555,False,False,0.0,0.25,0.8629072308540344,0.15440536215901376,Fail,0.24938555,False,False,0.0,0.25,0.8629072308540344,0.15440536215901376,Fail,0.24938555,False,False,0.0,0.25,0.8629072308540344,0.15440536215901376,Fail,0.24938555,False,False,0.0,0.25,0.8629072308540344,0.15440536215901376,Fail
stm32f405,What is the description of OIS1N field from CR2 register from TIM1 peripheral for STM32F405 microcontroller?,Output Idle state 1,15,Own address 1 interrupt source 1,15,Own address 1 interrupt source 1,0.06252026,0.06252026,0.27981144,0.27981144,0.06252026,False,False,0.0,0.0,0.87006014585495,0.13363503478467464,Fail,0.27981144,False,True,0.2,0.25,0.880909264087677,0.44862696170806887,Fail,0.06252026,False,False,0.0,0.0,0.87006014585495,0.13363503478467464,Fail,0.27981144,False,True,0.2,0.25,0.880909264087677,0.44862696170806887,Fail
stm32f405,What is the description of SS field from ALRMASSR register from RTC peripheral for STM32F405 microcontroller?,Sub seconds value,SS[14:0]: Sub seconds value,SS[14:0]: Sub seconds value,SS[14:0]: Sub seconds value,SS[14:0]: Sub seconds value,0.7358283,0.7358283,0.7358283,0.7358283,0.7358283,True,True,0.8571428571428571,0.6296296296296297,0.8891089558601379,0.9230678103115193,Pass,0.7358283,True,True,0.8571428571428571,0.6296296296296297,0.8891089558601379,0.9230678103115193,Pass,0.7358283,True,True,0.8571428571428571,0.6296296296296297,0.8891089558601379,0.9230678103115193,Pass,0.7358283,True,True,0.8571428571428571,0.6296296296296297,0.8891089558601379,0.9230678103115193,Pass
stm32f405,What is the description of CSGCMCCM0R field from CSGCMCCM0R register from CRYP peripheral for STM32F405 microcontroller?,CSGCMCCM0R,CRYP_CSGCMCCM0R used for GCM/GMAC or CCM/CMAC algorithm only,CRYP_CSGCMCCM0R,CRYP_CSGCMCCM0R used for GCM/GMAC or CCM/CMAC algorithm only,CRYP_CSGCMCCM0R,0.6511997,0.6511997,0.75995475,0.75995475,0.6511997,True,True,0.0,0.16666666666666663,0.8711642026901245,0.7215679486592611,Pass,0.75995475,True,True,0.0,0.6666666666666667,0.9440585970878601,0.762939860423406,Pass,0.6511997,True,True,0.0,0.16666666666666663,0.8711642026901245,0.7215679486592611,Pass,0.75995475,True,True,0.0,0.6666666666666667,0.9440585970878601,0.762939860423406,Pass
stm32f405,List all the fields of L1CACR register from LTDC peripheral for STM32F405 microcontroller.,CONSTA,"CLUTADD, RED, GREEN, BLUE, CLUTPTR, CLUTBV, CLUTEN, CLUTERR, CLUTRDY, CLUTWR, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CL","LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN","CLUTADD, RED, GREEN, BLUE, CLUTPTR, CLUTBV, CLUTEN, CLUTERR, CLUTRDY, CLUTWR, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CLUTDAT, CL","LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN, LUTFEN, LUTEN",0.13181967,0.13181967,0.10686897,0.10686897,0.13181967,False,True,0.0,0.002340550029256927,0.6724256277084351,0.3575718549293269,Fail,0.10686897,False,True,0.0,0.0015625000000000222,0.6592280268669128,0.35430577740073205,Fail,0.13181967,False,True,0.0,0.002340550029256927,0.6724256277084351,0.3575718549293269,Fail,0.10686897,False,True,0.0,0.0015625000000000222,0.6592280268669128,0.35430577740073205,Fail
stm32f405,What is the bit_offset of IEPINT field from OTG_HS_DAINT register from OTG_HS_DEVICE peripheral for STM32F405 microcontroller?,0,15,15,15,15,0.36881483,0.36881483,0.36881483,0.36881483,0.36881483,False,False,0.0,0.0,0.978219747543335,0.16517370343208312,Fail,0.36881483,False,False,0.0,0.0,0.9782198071479797,0.16517371237277984,Fail,0.36881483,False,False,0.0,0.0,0.978219747543335,0.16517370343208312,Fail,0.36881483,False,False,0.0,0.0,0.9782198071479797,0.16517371237277984,Fail
stm32f405,What is the description of WAKE field from CR1 register from UART5 peripheral for STM32F405 microcontroller?,Wakeup method,1/1024 second period of the reference clock.,Wakeup from Stop mode interrupt enable,1/1024 second period of the reference clock.,Wakeup from Stop mode interrupt enable,0.052204695,0.052204695,0.5739917,0.5739917,0.052204695,False,True,0.0,0.13636363636363635,0.8293929696083069,0.3838373619893735,Fail,0.5739917,False,True,0.25,0.2894736842105263,0.8844286799430847,0.4758375719973915,Fail,0.052204695,False,True,0.0,0.13636363636363635,0.8293929696083069,0.3838373619893735,Fail,0.5739917,False,True,0.25,0.2894736842105263,0.8844286799430847,0.4758375719973915,Fail
stm32f405,What is the bit_width of b157 field from K1RR register from CRYP peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_width of BR11 field from BSRR register from GPIOC peripheral for STM32F405 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail
stm32f405,What is the bit_offset of FB12 field from F10R1 register from CAN1 peripheral for STM32F405 microcontroller?,12,12,28,12,28,1.0000001,1.0000001,0.61369216,0.61369216,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,0.61369216,False,False,0.0,0.0,0.9996288418769836,0.18062893450260165,Fail,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,0.61369216,False,False,0.0,0.0,0.9996288418769836,0.18062893450260165,Fail
stm32f405,What is the address_offset of STR register from HASH peripheral for STM32F405 microcontroller?,0x8,0x0F8,0x0C,0x0F8,0x0C,0.850335,0.850335,0.75157326,0.75157326,0.850335,False,False,0.0,0.6,0.9044370651245117,0.20818230986595154,Fail,0.75157326,False,False,0.0,0.5,0.8897574543952942,0.19604228138923643,Fail,0.850335,False,False,0.0,0.6,0.9044370651245117,0.20818230986595154,Fail,0.75157326,False,False,0.0,0.5,0.8897574543952942,0.19604228138923643,Fail
stm32f405,What is the description of FB13 field from F19R2 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,1633/1757,Filter bits,1633/1757,Filter bits,0.031815268,0.031815268,1.0,1.0,0.031815268,False,True,0.0,0.0,0.8011401891708374,0.371761791780591,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.031815268,False,True,0.0,0.0,0.8011401891708374,0.371761791780591,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the description of AFRH13 field from AFRH register from GPIOF peripheral for STM32F405 microcontroller?,"Alternate function selection for port x
              bit y (y = 8..15)",13-bit Timer/Counter Mode 13-bit register for TIM2 I/O port map selection.,13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR,13-bit Timer/Counter Mode 13-bit register for TIM2 I/O port map selection.,13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR High Register 13-bit Port AFR,0.37992072,0.37992072,0.35416573,0.35416573,0.37992072,False,False,0.18181818181818182,0.14864864864864868,0.7742065787315369,0.1789230916585032,Fail,0.35416573,False,False,0.005076142131979696,0.020479302832243973,0.6842936277389526,0.12239152437187929,Fail,0.37992072,False,False,0.18181818181818182,0.14864864864864868,0.7742065787315369,0.1789230916585032,Fail,0.35416573,False,False,0.005076142131979696,0.020479302832243973,0.6842936277389526,0.12239152437187929,Fail
stm32f405,What is the description of FB26 field from F26R2 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,0x0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.20834708,0.20834708,0.09081814,0.09081814,0.20834708,False,True,0.0,0.0013054830287205776,0.6912646293640137,0.3641723226629412,Fail,0.09081814,False,True,0.0,0.0,0.6840239763259888,0.35714450329542163,Fail,0.20834708,False,True,0.0,0.0013054830287205776,0.6912646293640137,0.3641723226629412,Fail,0.09081814,False,True,0.0,0.0,0.6840239763259888,0.35714450329542163,Fail
stm32f405,What is the bit_width of PUPDR11 field from PUPDR register from GPIOJ peripheral for STM32F405 microcontroller?,2,2y:2y+1 PUPDR11[1:0]: Port x configuration bits (y = 0..15),2,2y:2y+1 PUPDR11[1:0]: Port x configuration bits (y = 0..15),2,0.23719841,0.23719841,1.0000002,1.0000002,0.23719841,True,False,0.0,0.016949152542372836,0.782804548740387,0.4301280605590949,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,0.23719841,True,False,0.0,0.016949152542372836,0.782804548740387,0.4301280605590949,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f405,What is the description of FB22 field from F5R2 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,Flexible data rate for bit timings 22 MHz/500 kHz,Filter bits,Flexible data rate for bit timings 22 MHz/500 kHz,Filter bits,0.3946206,0.3946206,1.0,1.0,0.3946206,False,True,0.0,0.22448979591836737,0.8232429623603821,0.4044419640181016,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.3946206,False,True,0.0,0.22448979591836737,0.8232429623603821,0.4044419640181016,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,List all the fields of F22R2 register from CAN1 peripheral for STM32F405 microcontroller.,"FB0, FB1, FB2, FB3, FB4, FB5, FB6, FB7, FB8, FB9, FB10, FB11, FB12, FB13, FB14, FB15, FB16, FB17, FB18, FB19, FB20, FB21, FB22, FB23, FB24, FB25, FB26, FB27, FB28, FB29, FB30, FB31",0x4000 6800 - 0x4000 6BFF CAN2 Section 32.9.5: bxCAN register map on page 1121 0x4000 6400 - 0x4000 67FF CAN1 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page,0x4000 7000 - 0x4000 73FF PWR Section 5.6: PWR register map on page 151,0x4000 6800 - 0x4000 6BFF CAN2 Section 32.9.5: bxCAN register map on page 1121 0x4000 6400 - 0x4000 67FF CAN1 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page 1121 0x4000 6000 - 0x4000 63FF CAN1200MHz register map on page,0x4000 7000 - 0x4000 73FF PWR Section 5.6: PWR register map on page 151,0.31925562,0.31925562,0.12314949,0.12314949,0.31925562,False,True,0.0,0.07404255319148934,0.7202044129371643,0.3776955706122074,Fail,0.12314949,False,True,0.0,0.12222222222222223,0.7741265892982483,0.3783875740981764,Fail,0.31925562,False,True,0.0,0.07404255319148934,0.7202044129371643,0.3776955706122074,Fail,0.12314949,False,True,0.0,0.12222222222222223,0.7741265892982483,0.3783875740981764,Fail
stm32f405,What is the size of SAI_ACR2 register from SAI1 peripheral for STM32F405 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f405,What is the bit_offset of BNA field from OTG_HS_DIEPINT0 register from OTG_HS_DEVICE peripheral for STM32F405 microcontroller?,9,28,28,28,28,0.52975523,0.52975523,0.52975523,0.52975523,0.52975523,False,False,0.0,0.0,0.9994775652885437,0.17640939652919768,Fail,0.52975523,False,False,0.0,0.0,0.9994773864746094,0.17640936970710752,Fail,0.52975523,False,False,0.0,0.0,0.9994775652885437,0.17640939652919768,Fail,0.52975523,False,False,0.0,0.0,0.9994773864746094,0.17640936970710752,Fail
stm32f405,What is the size of BSRR register from GPIOH peripheral for STM32F405 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f405,What is the bit_offset of JDATA field from JDR4 register from ADC1 peripheral for STM32F405 microcontroller?,0,0x48,0x48,0x48,0x48,0.6060353,0.6060353,0.6060353,0.6060353,0.6060353,True,False,0.0,0.25,0.8539886474609375,0.4709000617265701,Fail,0.6060353,True,False,0.0,0.25,0.8539886474609375,0.4709000617265701,Fail,0.6060353,True,False,0.0,0.25,0.8539886474609375,0.4709000617265701,Fail,0.6060353,True,False,0.0,0.25,0.8539886474609375,0.4709000617265701,Fail
stm32f405,What is the bit_width of FB11 field from F24R2 register from CAN1 peripheral for STM32F405 microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the description of S6FCR register from DMA1 peripheral for STM32F405 microcontroller?,stream x FIFO control register,DMA channel 6 configuration register.,DMA channel 6 configuration register,DMA channel 6 configuration register.,DMA channel 6 configuration register,0.37309176,0.37309176,0.3603356,0.3603356,0.37309176,False,True,0.0,0.4054054054054054,0.8740385174751282,0.42003063575641525,Fail,0.3603356,False,True,0.20000000000000004,0.41666666666666663,0.863297164440155,0.4583446874221166,Fail,0.37309176,False,True,0.0,0.4054054054054054,0.8740385174751282,0.42003063575641525,Fail,0.3603356,False,True,0.20000000000000004,0.41666666666666663,0.863297164440155,0.4583446874221166,Fail
stm32f405,What is the bit_offset of FB30 field from F8R2 register from CAN2 peripheral for STM32F405 microcontroller?,30,30,30,30,30,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000001192092896,1.0000000178813935,Pass,1.0,True,True,1.0,1.0,0.9999999403953552,0.9999999910593034,Pass,1.0,True,True,1.0,1.0,1.0000001192092896,1.0000000178813935,Pass,1.0,True,True,1.0,1.0,0.9999999403953552,0.9999999910593034,Pass
stm32f405,What is the bit_offset of TR1 field from RTSR register from EXTI peripheral for STM32F405 microcontroller?,1,22,15,22,15,0.44852442,0.44852442,0.48225844,0.48225844,0.44852442,False,False,0.0,0.0,0.999037504196167,0.17228184640407562,Fail,0.48225844,True,False,0.0,0.5,0.999387800693512,0.4990210920572281,Fail,0.44852442,False,False,0.0,0.0,0.999037504196167,0.17228184640407562,Fail,0.48225844,True,False,0.0,0.5,0.999387800693512,0.4990210920572281,Fail
stm32f405,What is the bit_width of FB13 field from F21R1 register from CAN2 peripheral for STM32F405 microcontroller?,1,3,32,3,32,0.790561,0.790561,0.49268645,0.49268645,0.790561,False,False,0.0,0.0,0.9996644258499146,0.18947771489620208,Fail,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,0.790561,False,False,0.0,0.0,0.9996644258499146,0.18947771489620208,Fail,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail
stm32f405,What is the description of FS field from S7FCR register from DMA1 peripheral for STM32F405 microcontroller?,FIFO status,FS: Fetch state,Fetch Source 7 Fetch Source 7,FS: Fetch state,Fetch Source 7 Fetch Source 7,0.37075812,0.37075812,0.092433855,0.092433855,0.37075812,False,True,0.0,0.4,0.8099991083145142,0.41003777205944064,Fail,0.092433855,False,True,0.0,0.13793103448275867,0.7857518792152405,0.3793810263533017,Fail,0.37075812,False,True,0.0,0.4,0.8099991083145142,0.41003777205944064,Fail,0.092433855,False,True,0.0,0.13793103448275867,0.7857518792152405,0.3793810263533017,Fail
stm32f405,What is the bit_width of TIFRFE field from SR register from SPI2 peripheral for STM32F405 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the description of CCR2 register from TIM5 peripheral for STM32F405 microcontroller?,capture/compare register 2,CC2_DTRP register description.,CC2 register from TIM5 peripheral for STM32F405 microcontroller.,CC2_DTRP register description.,CC2 register from TIM5 peripheral for STM32F405 microcontroller.,0.4551385,0.4551385,0.3783412,0.3783412,0.4551385,False,False,0.3333333333333333,0.16666666666666663,0.8493658304214478,0.22516179978847506,Fail,0.3783412,False,False,0.18181818181818182,0.1875,0.8237412571907043,0.1882168848406185,Fail,0.4551385,False,False,0.3333333333333333,0.16666666666666663,0.8493658304214478,0.22516179978847506,Fail,0.3783412,False,False,0.18181818181818182,0.1875,0.8237412571907043,0.1882168848406185,Fail
stm32f405,What is the bit_offset of FB9 field from F22R2 register from CAN2 peripheral for STM32F405 microcontroller?,9,10,10,10,10,0.826007,0.826007,0.826007,0.826007,0.826007,False,False,0.0,0.0,0.9998025298118591,0.1912707298994064,Fail,0.826007,False,False,0.0,0.0,0.9998025298118591,0.1912707298994064,Fail,0.826007,False,False,0.0,0.0,0.9998025298118591,0.1912707298994064,Fail,0.826007,False,False,0.0,0.0,0.9998025298118591,0.1912707298994064,Fail
stm32f405,What is the address_offset of CALIB register from STK peripheral for STM32F405 microcontroller?,0xc,0x00000008,0x04,0x00000008,0x04,0.6126809,0.6126809,0.7013229,0.7013229,0.6126809,False,False,0.0,0.19999999999999996,0.8274144530296326,0.164746213555336,Fail,0.7013229,False,False,0.0,0.5,0.8540377616882324,0.1881718099117279,Fail,0.6126809,False,False,0.0,0.19999999999999996,0.8274144530296326,0.164746213555336,Fail,0.7013229,False,False,0.0,0.5,0.8540377616882324,0.1881718099117279,Fail
stm32f405,What is the bit_offset of HTIF3 field from LISR register from DMA1 peripheral for STM32F405 microcontroller?,26,0x40 0x44 0x48 0x50 0x54 0x58 0x60 0x64 0x68 0x70 0x74 0x78 0x7c 0x80 0x84 0x88 0x8c 0x90 0x94 0x98 0x9c 0xa0 0xa4 0xa8 0xac 0xb0 0xb4 0xb8 0xbc 0xc0 0xc4 0xc8 0xcc 0xd0 0xd4 0xd8 0xdc 0xe0 0xe4 0xe8 0xec 0xf0 0xf4 0xf8 0xfc 0x100 0x104 0x108 0x10c 0x110 0x114 0x118 0x11c 0x120 0x124 0x128 0x12c 0x130 0x134 0x138 0x13c 0x140 0x144 0x148 0x14c 0x150 0x154 0x158 0x15c 0x160 0x164 0x168 0x16c 0x170 0x174 0x178 0x17c 0x180 0x184 0x188 0x18c 0x190 0x194 0x198 0x19c 0x1a0 0x1a4 0x1a8 0x1ac 0x1b0 0x1b4 0x1b8 0x1bc 0x1c0 0x1c4 0x1c8 0x1cc 0x1d0 0x1d4 0x1d8 0x1dc 0x1e0 0x1e4 0x1e8 0x1ec 0x1f0 0x1f4 0x1f8 0x1fc 0x200 0x204 0x208 0x20c 0x210 0x214 0x218 0x21c 0x220 0x224 0x228 0x22c 0x230 0x234 0x238 0x23c 0x240 0x244 0x248 0x24c 0x250 0x254 0x258 0x25c 0x260 0x264 0x268 0x26c 0x270 0x274 0x,0x38,0x40 0x44 0x48 0x50 0x54 0x58 0x60 0x64 0x68 0x70 0x74 0x78 0x7c 0x80 0x84 0x88 0x8c 0x90 0x94 0x98 0x9c 0xa0 0xa4 0xa8 0xac 0xb0 0xb4 0xb8 0xbc 0xc0 0xc4 0xc8 0xcc 0xd0 0xd4 0xd8 0xdc 0xe0 0xe4 0xe8 0xec 0xf0 0xf4 0xf8 0xfc 0x100 0x104 0x108 0x10c 0x110 0x114 0x118 0x11c 0x120 0x124 0x128 0x12c 0x130 0x134 0x138 0x13c 0x140 0x144 0x148 0x14c 0x150 0x154 0x158 0x15c 0x160 0x164 0x168 0x16c 0x170 0x174 0x178 0x17c 0x180 0x184 0x188 0x18c 0x190 0x194 0x198 0x19c 0x1a0 0x1a4 0x1a8 0x1ac 0x1b0 0x1b4 0x1b8 0x1bc 0x1c0 0x1c4 0x1c8 0x1cc 0x1d0 0x1d4 0x1d8 0x1dc 0x1e0 0x1e4 0x1e8 0x1ec 0x1f0 0x1f4 0x1f8 0x1fc 0x200 0x204 0x208 0x20c 0x210 0x214 0x218 0x21c 0x220 0x224 0x228 0x22c 0x230 0x234 0x238 0x23c 0x240 0x244 0x248 0x24c 0x250 0x254 0x258 0x25c 0x260 0x264 0x268 0x26c 0x270 0x274 0x,0x38,0.13439816,0.13439816,0.3210928,0.3210928,0.13439816,True,False,0.0,0.0025284450063211006,0.6769031882286072,0.40838180860285506,Fail,0.3210928,False,False,0.0,0.0,0.8589246273040771,0.14489333480596542,Fail,0.13439816,True,False,0.0,0.0025284450063211006,0.6769031882286072,0.40838180860285506,Fail,0.3210928,False,False,0.0,0.0,0.8589246273040771,0.14489333480596542,Fail
stm32f405,What is the bit_width of ODD field from I2SPR register from SPI4 peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_width of IDR15 field from IDR register from GPIOH peripheral for STM32F405 microcontroller?,1,15,16,15,16,0.48225844,0.48225844,0.4854614,0.4854614,0.48225844,True,False,0.0,0.5,0.999387800693512,0.4990210920572281,Fail,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.48225844,True,False,0.0,0.5,0.999387800693512,0.4990210920572281,Fail,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail
stm32f405,What is the bit_offset of OSPEEDR5 field from OSPEEDR register from GPIOI peripheral for STM32F405 microcontroller?,10,10,5,10,5,1.0,1.0,0.719052,0.719052,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.719052,False,False,0.0,0.0,0.9998909831047058,0.1859362483024597,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.719052,False,False,0.0,0.0,0.9998909831047058,0.1859362483024597,Fail
stm32f405,What is the bit_offset of OTGHSULPILPEN field from AHB1LPENR register from RCC peripheral for STM32F405 microcontroller?,30,0x10,0x10,0x10,0x10,0.3537384,0.3537384,0.3537384,0.3537384,0.3537384,False,False,0.0,0.25,0.8612387180328369,0.15937272757291793,Fail,0.3537384,False,False,0.0,0.25,0.8612387776374817,0.15937273651361467,Fail,0.3537384,False,False,0.0,0.25,0.8612387180328369,0.15937272757291793,Fail,0.3537384,False,False,0.0,0.25,0.8612387776374817,0.15937273651361467,Fail
stm32f405,What is the description of PLSTS field from FS_HPRT register from OTG_FS_HOST peripheral for STM32F405 microcontroller?,Port line status,Port state status,Port state status,Port state status,Port state status,0.775689,0.775689,0.775689,0.775689,0.775689,False,True,0.6666666666666666,0.7647058823529411,0.9079346656799316,0.5965432775955574,Partial,0.775689,False,True,0.6666666666666666,0.7647058823529411,0.9079346656799316,0.5965432775955574,Partial,0.775689,False,True,0.6666666666666666,0.7647058823529411,0.9079346656799316,0.5965432775955574,Partial,0.775689,False,True,0.6666666666666666,0.7647058823529411,0.9079346656799316,0.5965432775955574,Partial
stm32f405,What is the bit_offset of OSEL field from CR register from RTC peripheral for STM32F405 microcontroller?,21,12,20,12,20,0.6948294,0.6948294,0.7918583,0.7918583,0.6948294,False,False,0.0,0.0,0.9996758699417114,0.18469285070896146,Fail,0.7918583,False,False,0.0,0.5,0.9996203184127808,0.21453596353530882,Fail,0.6948294,False,False,0.0,0.0,0.9996758699417114,0.18469285070896146,Fail,0.7918583,False,False,0.0,0.5,0.9996203184127808,0.21453596353530882,Fail
stm32f405,What is the bit_width of ODR14 field from ODR register from GPIOJ peripheral for STM32F405 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail
stm32f405,What is the description of PSIZE field from S6CR register from DMA2 peripheral for STM32F405 microcontroller?,Peripheral data size,"8-bit, 16-bit, 32-bit, or 64-bit transfer size.",PSIZE[1:0] of DMA_SxCR MSIZE[1:0] of DMA_SxCR NDT[15:0] of DMA_SxNDTR 00 (8-bit) 01 (16-bit) must be a multiple of 2 00 (8-bit) 10 (32-bit) must be a multiple of 4 01 (16-bit) 10 (32-bit) must be a multiple of 2,"8-bit, 16-bit, 32-bit, or 64-bit transfer size.",PSIZE[1:0] of DMA_SxCR MSIZE[1:0] of DMA_SxCR NDT[15:0] of DMA_SxNDTR 00 (8-bit) 01 (16-bit) must be a multiple of 2 00 (8-bit) 10 (32-bit) must be a multiple of 4 01 (16-bit) 10 (32-bit) must be a multiple of 2,0.49651405,0.49651405,0.24772458,0.24772458,0.49651405,False,True,0.0,0.19148936170212771,0.8298081159591675,0.40887138808661316,Fail,0.24772458,False,True,0.0,0.06161137440758291,0.7927737236022949,0.3843828561499503,Fail,0.49651405,False,True,0.0,0.19148936170212771,0.8298081159591675,0.40887138808661316,Fail,0.24772458,False,True,0.0,0.06161137440758291,0.7927737236022949,0.3843828561499503,Fail
stm32f405,What is the bit_width of FB1 field from F0R1 register from CAN1 peripheral for STM32F405 microcontroller?,1,16,10,16,10,0.4854614,0.4854614,0.61559385,0.61559385,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the description of OSPEEDR7 field from OSPEEDR register from GPIOH peripheral for STM32F405 microcontroller?,"Port x configuration bits (y =
              0..15)",10 MHz/20 MHz I/O speed capability for GPIO7 pin/GPIO7 port.,"10 MHz/20 MHz Low speed, 20 MHz/40 MHz Low speed, 40 MHz/80 MHz Low speed, 80 MHz/160 MHz Low speed, 160 MHz/320 MHz Low speed, 320 MHz/640 MHz Low speed, 640 MHz/1280 MHz Low speed, 1280 MHz/2560 MHz Low speed, 2560 MHz/5120 MHz Low speed, 5120 MHz/1024 MHz Low speed, 1024 MHz/2048 MHz Low speed, 2048 MHz/4096 MHz Low speed, 4096 MHz/8192 MHz Low speed, 8192 MHz/16384 MHz Low speed, 16384 MHz/32768 MHz Low speed, 32768 MHz/65536 MHz Low speed, 65536 MHz/131072 MHz Low speed, 131072 MHz/262144 MHz Low speed, 262144 MHz/524288 MHz Low speed, 524288 MHz/1048576 MHz Low speed, 1048576 MHz/2097152 MHz Low speed, 2097152 MHz/4194304 MHz Low speed, 4194304 MHz/8388608 MHz Low speed, 8388608 MHz/16777216 MHz Low speed, 16777216 MHz/33554432 MHz Low speed, 33554432 MHz/67108864 MHz Low speed, 67108864 MHz/134217728 MHz Low speed, 134217728 MHz/268435456 MHz Low speed, 268435456 MHz/536870912 MHz Low speed, 536870912 MHz/1073741824 MHz Low speed, 1073741824 MHz/2147483648 MHz Low speed, 2147483648 MHz/4294967296 MHz Low speed, 4294967296 MHz/8589934592 MHz Low speed, 8589934592 MHz/17179869184 MHz Low speed, 17179869184 MHz/34359738368 MHz Low speed, 34359738368 MHz/68719476736 MHz",10 MHz/20 MHz I/O speed capability for GPIO7 pin/GPIO7 port.,"10 MHz/20 MHz Low speed, 20 MHz/40 MHz Low speed, 40 MHz/80 MHz Low speed, 80 MHz/160 MHz Low speed, 160 MHz/320 MHz Low speed, 320 MHz/640 MHz Low speed, 640 MHz/1280 MHz Low speed, 1280 MHz/2560 MHz Low speed, 2560 MHz/5120 MHz Low speed, 5120 MHz/1024 MHz Low speed, 1024 MHz/2048 MHz Low speed, 2048 MHz/4096 MHz Low speed, 4096 MHz/8192 MHz Low speed, 8192 MHz/16384 MHz Low speed, 16384 MHz/32768 MHz Low speed, 32768 MHz/65536 MHz Low speed, 65536 MHz/131072 MHz Low speed, 131072 MHz/262144 MHz Low speed, 262144 MHz/524288 MHz Low speed, 524288 MHz/1048576 MHz Low speed, 1048576 MHz/2097152 MHz Low speed, 2097152 MHz/4194304 MHz Low speed, 4194304 MHz/8388608 MHz Low speed, 8388608 MHz/16777216 MHz Low speed, 16777216 MHz/33554432 MHz Low speed, 33554432 MHz/67108864 MHz Low speed, 67108864 MHz/134217728 MHz Low speed, 134217728 MHz/268435456 MHz Low speed, 268435456 MHz/536870912 MHz Low speed, 536870912 MHz/1073741824 MHz Low speed, 1073741824 MHz/2147483648 MHz Low speed, 2147483648 MHz/4294967296 MHz Low speed, 4294967296 MHz/8589934592 MHz Low speed, 8589934592 MHz/17179869184 MHz Low speed, 17179869184 MHz/34359738368 MHz Low speed, 34359738368 MHz/68719476736 MHz",0.24196494,0.24196494,0.2020996,0.2020996,0.24196494,False,False,0.0,0.1333333333333333,0.7417153120040894,0.1300222102801005,Fail,0.2020996,False,False,0.0,0.02183039462636438,0.6713345646858215,0.11189668475392983,Fail,0.24196494,False,False,0.0,0.1333333333333333,0.7417153120040894,0.1300222102801005,Fail,0.2020996,False,False,0.0,0.02183039462636438,0.6713345646858215,0.11189668475392983,Fail
stm32f405,What is the bit_width of OSPEEDR8 field from OSPEEDR register from GPIOA peripheral for STM32F405 microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f405,What is the bit_width of CHSEL field from S1CR register from DMA1 peripheral for STM32F405 microcontroller?,3,10,10,10,10,0.64728796,0.64728796,0.64728796,0.64728796,0.64728796,False,False,0.0,0.0,0.9994940757751465,0.18228850960731505,Fail,0.64728796,False,False,0.0,0.0,0.9994940757751465,0.18228850960731505,Fail,0.64728796,False,False,0.0,0.0,0.9994940757751465,0.18228850960731505,Fail,0.64728796,False,False,0.0,0.0,0.9994940757751465,0.18228850960731505,Fail
stm32f405,What is the bit_width of ADDSET field from BWTR4 register from FSMC peripheral for STM32F405 microcontroller?,4,30,4,30,4,0.5646118,0.5646118,1.0,1.0,0.5646118,False,False,0.0,0.0,0.9986186027526855,0.17802338004112245,Fail,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,0.5646118,False,False,0.0,0.0,0.9986186027526855,0.17802338004112245,Fail,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass
stm32f405,What is the bit_offset of FB8 field from F25R2 register from CAN2 peripheral for STM32F405 microcontroller?,8,0x08,0x08,0x08,0x08,0.51874405,0.51874405,0.51874405,0.51874405,0.51874405,True,False,0.0,0.25,0.8539291620254517,0.46652657687664034,Fail,0.51874405,True,False,0.0,0.25,0.8539292216300964,0.466526585817337,Fail,0.51874405,True,False,0.0,0.25,0.8539291620254517,0.46652657687664034,Fail,0.51874405,True,False,0.0,0.25,0.8539292216300964,0.466526585817337,Fail
stm32f405,What is the bit_width of FTREM field from OTG_HS_HFNUM register from OTG_HS_HOST peripheral for STM32F405 microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999997019767761,0.9999999552965165,Pass,1.0,True,True,1.0,1.0,0.9999997019767761,0.9999999552965165,Pass,1.0,True,True,1.0,1.0,0.9999997019767761,0.9999999552965165,Pass,1.0,True,True,1.0,1.0,0.9999997019767761,0.9999999552965165,Pass
stm32f405,What is the bit_offset of STUP field from DOEPINT0 register from OTG_FS_DEVICE peripheral for STM32F405 microcontroller?,3,0xB10 0xB30 0xB50 0xB70 0xE00 1 3 9 2 8 2 7 2 6 2 5 2 4 2 3 2 2 2 1 2 0 2 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 1 9 8 7 6 5 4 3 2 1 0 T OTG_FS_DOEP TSIZ0 d STUP e v r e CNT s e Reserved N C T K P Reserved XFRSIZ Reset value R 0 0 0 0 0 0 0 0 0 0 / D T N OTG_FS_DOEP TSIZ1 d e v r e s e / D I P D X R N C P U T S PKTCNT XFRSIZ Reset value R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OTG_FS_DOEP TSIZ2 d e v r e s e / D I P D X R T N C P U T S PKTCNT XFRSIZ Reset value R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OTG_FS_DOEP TSIZ3 d e v r e s e D I P D X R N C P U T S PKTCNT XFRSIZ Reset value R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OTG_FS_DOEP TSIZ4 d e v r e s e D I P D X R N C P U T S PKTCNT XFRSIZ Reset value R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OTG_FS_DOEP TSIZ5 d e v r e s e D I P D X R N C P U T S PKTCNT XFRSIZ Reset value R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OTG_FS_DOEP TSIZ6 d e v r e s e D I P D X R N C P U T S PKTCNT,0x18,0xB10 0xB30 0xB50 0xB70 0xE00 1 3 9 2 8 2 7 2 6 2 5 2 4 2 3 2 2 2 1 2 0 2 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 1 9 8 7 6 5 4 3 2 1 0 T OTG_FS_DOEP TSIZ0 d STUP e v r e CNT s e Reserved N C T K P Reserved XFRSIZ Reset value R 0 0 0 0 0 0 0 0 0 0 / D T N OTG_FS_DOEP TSIZ1 d e v r e s e / D I P D X R N C P U T S PKTCNT XFRSIZ Reset value R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OTG_FS_DOEP TSIZ2 d e v r e s e / D I P D X R T N C P U T S PKTCNT XFRSIZ Reset value R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OTG_FS_DOEP TSIZ3 d e v r e s e D I P D X R N C P U T S PKTCNT XFRSIZ Reset value R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OTG_FS_DOEP TSIZ4 d e v r e s e D I P D X R N C P U T S PKTCNT XFRSIZ Reset value R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OTG_FS_DOEP TSIZ5 d e v r e s e D I P D X R N C P U T S PKTCNT XFRSIZ Reset value R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OTG_FS_DOEP TSIZ6 d e v r e s e D I P D X R N C P U T S PKTCNT,0x18,0.12273669,0.12273669,0.35701475,0.35701475,0.12273669,True,True,0.004866180048661801,0.0009398496240601295,0.7076043486595154,0.6632977154112921,Partial,0.35701475,False,False,0.0,0.0,0.8595237731933594,0.14677930325269697,Fail,0.12273669,True,True,0.004866180048661801,0.0009398496240601295,0.7076043486595154,0.6632977154112921,Partial,0.35701475,False,False,0.0,0.0,0.8595237731933594,0.14677930325269697,Fail
stm32f405,What is the bit_offset of DFF field from CR1 register from SPI6 peripheral for STM32F405 microcontroller?,11,12,12,12,12,0.83577025,0.83577025,0.83577025,0.83577025,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail
stm32f405,What is the description of FB10 field from F14R2 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,Flexible memory controller (FMC),Flexible memory controller (FMC),Flexible memory controller (FMC),Flexible memory controller (FMC),0.16257061,0.16257061,0.16257061,0.16257061,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail
stm32f405,What is the description of FB18 field from F11R2 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,Flexible memory controller (FMC),Filter bits,Flexible memory controller (FMC),Filter bits,0.16257061,0.16257061,1.0,1.0,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the bit_offset of TXACT field from STA register from SDIO peripheral for STM32F405 microcontroller?,12,0x00000001,0x00000002,0x00000001,0x00000002,0.206376,0.206376,0.23882094,0.23882094,0.206376,False,False,0.0,0.0,0.8062298893928528,0.13125328347086906,Fail,0.23882094,False,False,0.0,0.09999999999999998,0.8090068697929382,0.13829207748174668,Fail,0.206376,False,False,0.0,0.0,0.8062298893928528,0.13125328347086906,Fail,0.23882094,False,False,0.0,0.09999999999999998,0.8090068697929382,0.13829207748174668,Fail
stm32f405,What is the bit_offset of FB26 field from F15R1 register from CAN2 peripheral for STM32F405 microcontroller?,26,26,26,26,26,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0,1.0,Pass,1.0,True,True,1.0,1.0,1.0,1.0,Pass,1.0,True,True,1.0,1.0,1.0,1.0,Pass,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the bit_width of FB10 field from F8R1 register from CAN1 peripheral for STM32F405 microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the description of MSM field from SMCR register from TIM2 peripheral for STM32F405 microcontroller?,Master/Slave mode,1AA,Master/Slave mode selection,1AA,Master/Slave mode selection,0.0585823,0.0585823,0.86940205,0.86940205,0.0585823,False,True,0.0,0.0,0.8059275150299072,0.3738182421773672,Fail,0.86940205,True,True,0.8,0.6296296296296297,0.9752189517021179,0.9312344267853985,Pass,0.0585823,False,True,0.0,0.0,0.8059275150299072,0.3738182421773672,Fail,0.86940205,True,True,0.8,0.6296296296296297,0.9752189517021179,0.9312344267853985,Pass
stm32f405,What is the address_offset of F16R2 register from CAN1 peripheral for STM32F405 microcontroller?,0x2c4,0x38,0x38,0x38,0x38,0.62160325,0.62160325,0.62160325,0.62160325,0.62160325,False,False,0.0,0.4,0.8956244587898254,0.1854238313436508,Fail,0.62160325,False,False,0.0,0.4,0.895624577999115,0.18542384922504423,Fail,0.62160325,False,False,0.0,0.4,0.8956244587898254,0.1854238313436508,Fail,0.62160325,False,False,0.0,0.4,0.895624577999115,0.18542384922504423,Fail
stm32f405,What is the description of F12R1 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bank 4 register 1,0x4000 7000 - 0x4000 73FF PWR Section 5.6: PWR register map on page 151 0x4000 6800 - 0x4000 6BFF CAN2 Section 32.9.5: bxCAN register map on page 1121 0x4000 6400 - 0x4000 67FF CAN1 0x4000 5C00 - 0x4000 5FFF I2C3 0x4000 5800 - 0x4000 5BFF I2C2 Section 27.6.11: I2C register map on page 875 0x4000 5400 - 0x4000 57FF I2C1 0x4000 5000 - 0x4000 53FF UART5 0x4000 4C00 - 0x4000 4FFF UART4 Section 30.6.8: USART register map on page 1021 0x4000 4800 - 0x4000 4BFF USART3 0x4000 4400 - 0x4000 47FF USART2 0x4000 4000 - 0x4000 43FF I2S3ext 0x4000 3C00 - 0x4000 3FFF SPI3 / I2S3 Section 28.5.10: SPI register map on page 928 0x4000 3800 - 0x4000 3BFF SPI2 / I2S2 APB1 0x4000 3400 - 0x4000 37FF I2S2ext 0x4000 3000 - 0x4000 33FF IWDG Section 21.4.5: IWDG register map on page 715 0x4000 2C00 - 0x4000 2FFF WWDG Section 22.6.4: WWDG register map on page 722 0x4000 2800 - 0x4000 2BFF RTC & BKP Registers Section 26.6.21: RTC register map on page 839 0x4000 2000 - 0x4000 23FF TIM14 Section 19.5.12: TIM10/11/13/14 register map on 0x4000 1C00 - 0x4000 1FFF TIM13 page 697 0x4000 1800 - 0x4000 1BFF TIM12 Section 19.4.13: T,TX Buffer 1 Registers Low Half-Word,0x4000 7000 - 0x4000 73FF PWR Section 5.6: PWR register map on page 151 0x4000 6800 - 0x4000 6BFF CAN2 Section 32.9.5: bxCAN register map on page 1121 0x4000 6400 - 0x4000 67FF CAN1 0x4000 5C00 - 0x4000 5FFF I2C3 0x4000 5800 - 0x4000 5BFF I2C2 Section 27.6.11: I2C register map on page 875 0x4000 5400 - 0x4000 57FF I2C1 0x4000 5000 - 0x4000 53FF UART5 0x4000 4C00 - 0x4000 4FFF UART4 Section 30.6.8: USART register map on page 1021 0x4000 4800 - 0x4000 4BFF USART3 0x4000 4400 - 0x4000 47FF USART2 0x4000 4000 - 0x4000 43FF I2S3ext 0x4000 3C00 - 0x4000 3FFF SPI3 / I2S3 Section 28.5.10: SPI register map on page 928 0x4000 3800 - 0x4000 3BFF SPI2 / I2S2 APB1 0x4000 3400 - 0x4000 37FF I2S2ext 0x4000 3000 - 0x4000 33FF IWDG Section 21.4.5: IWDG register map on page 715 0x4000 2C00 - 0x4000 2FFF WWDG Section 22.6.4: WWDG register map on page 722 0x4000 2800 - 0x4000 2BFF RTC & BKP Registers Section 26.6.21: RTC register map on page 839 0x4000 2000 - 0x4000 23FF TIM14 Section 19.5.12: TIM10/11/13/14 register map on 0x4000 1C00 - 0x4000 1FFF TIM13 page 697 0x4000 1800 - 0x4000 1BFF TIM12 Section 19.4.13: T,TX Buffer 1 Registers Low Half-Word,0.32858074,0.32858074,0.2922865,0.2922865,0.32858074,False,False,0.009615384615384616,0.01980198019801982,0.7418085336685181,0.13061349283895327,Fail,0.2922865,False,False,0.1818181818181818,0.22857142857142854,0.8717973232269287,0.193176130547926,Fail,0.32858074,False,False,0.009615384615384616,0.01980198019801982,0.7418085336685181,0.13061349283895327,Fail,0.2922865,False,False,0.1818181818181818,0.22857142857142854,0.8717973232269287,0.193176130547926,Fail
stm32f405,What is the bit_offset of CKD field from CR1 register from TIM12 peripheral for STM32F405 microcontroller?,8,20,20,20,20,0.6506514,0.6506514,0.6506514,0.6506514,0.6506514,False,False,0.0,0.0,0.9990531206130981,0.18239053785800935,Fail,0.6506514,False,False,0.0,0.0,0.9990531206130981,0.18239053785800935,Fail,0.6506514,False,False,0.0,0.0,0.9990531206130981,0.18239053785800935,Fail,0.6506514,False,False,0.0,0.0,0.9990531206130981,0.18239053785800935,Fail
stm32f405,What is the bit_width of COMPLSPLT field from OTG_HS_HCSPLT5 register from OTG_HS_HOST peripheral for STM32F405 microcontroller?,1,1685,16,1685,16,0.19288561,0.19288561,0.4854614,0.4854614,0.19288561,True,False,0.0,0.25,0.872529923915863,0.4530237689614296,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.19288561,True,False,0.0,0.25,0.872529923915863,0.4530237689614296,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail
stm32f405,What is the bit_width of TS field from SMCR register from TIM1 peripheral for STM32F405 microcontroller?,3,1,1,1,1,0.790561,0.790561,0.790561,0.790561,0.790561,False,False,0.0,0.0,0.9996644258499146,0.18947771489620208,Fail,0.790561,False,False,0.0,0.0,0.9996644258499146,0.18947771489620208,Fail,0.790561,False,False,0.0,0.0,0.9996644258499146,0.18947771489620208,Fail,0.790561,False,False,0.0,0.0,0.9996644258499146,0.18947771489620208,Fail
stm32f405,What is the description of FB17 field from F26R2 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,17,Filter bits,17,Filter bits,0.053837612,0.053837612,1.0,1.0,0.053837612,False,True,0.0,0.0,0.8769981861114502,0.38424160853028294,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.053837612,False,True,0.0,0.0,0.8769981861114502,0.38424160853028294,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the description of FB12 field from F14R2 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,12-bit mode for Flexible memory controller (FMC),Filter bits,12-bit mode for Flexible memory controller (FMC),Filter bits,0.28012478,0.28012478,1.0,1.0,0.28012478,False,True,0.0,0.14583333333333337,0.8172086477279663,0.39387920300165813,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.28012478,False,True,0.0,0.14583333333333337,0.8172086477279663,0.39387920300165813,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the bit_width of FB11 field from F13R1 register from CAN1 peripheral for STM32F405 microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the bit_offset of TXEIE field from CR2 register from I2S3ext peripheral for STM32F405 microcontroller?,7,0x00000002,24,0x00000002,24,0.18919247,0.18919247,0.66127783,0.66127783,0.18919247,False,False,0.0,0.0,0.8088209629058838,0.13078276813030243,Fail,0.66127783,False,False,0.0,0.0,0.9996095895767212,0.18300532996654512,Fail,0.18919247,False,False,0.0,0.0,0.8088209629058838,0.13078276813030243,Fail,0.66127783,False,False,0.0,0.0,0.9996095895767212,0.18300532996654512,Fail
stm32f405,What is the description of FB25 field from F15R1 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,FD Fault B25,Filter bits,FD Fault B25,Filter bits,0.10815112,0.10815112,1.0,1.0,0.10815112,False,True,0.0,0.08333333333333337,0.851922869682312,0.3873626532653967,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.10815112,False,True,0.0,0.08333333333333337,0.851922869682312,0.3873626532653967,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the bit_width of FB23 field from F26R1 register from CAN1 peripheral for STM32F405 microcontroller?,1,16,10,16,10,0.4854614,0.4854614,0.61559385,0.61559385,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the description of MODER9 field from MODER register from GPIOF peripheral for STM32F405 microcontroller?,"Port x configuration bits (y =
              0..15)",GPIO port mode register (GPIOx_MODER) (x = A..I/J/K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,GPIO port mode register (GPIOx_MODER) (x = A..I/J/K),GPIO port mode register (GPIOx_MODER) (x = A..I/J/K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,GPIO port mode register (GPIOx_MODER) (x = A..I/J/K),0.38102323,0.38102323,0.408742,0.408742,0.38102323,False,False,0.005284015852047556,0.017578125,0.732735276222229,0.13089716226216824,Fail,0.408742,False,False,0.26666666666666666,0.17307692307692313,0.7858918905258179,0.20030806359572287,Fail,0.38102323,False,False,0.005284015852047556,0.017578125,0.732735276222229,0.13089716226216824,Fail,0.408742,False,False,0.26666666666666666,0.17307692307692313,0.7858918905258179,0.20030806359572287,Fail
stm32f405,What is the bit_offset of TR9 field from RTSR register from EXTI peripheral for STM32F405 microcontroller?,9,22,23,22,23,0.5235529,0.5235529,0.6152109,0.6152109,0.5235529,False,False,0.0,0.0,0.9996700882911682,0.17612815797328948,Fail,0.6152109,False,False,0.0,0.0,0.9998043775558472,0.18073120117187502,Fail,0.5235529,False,False,0.0,0.0,0.9996700882911682,0.17612815797328948,Fail,0.6152109,False,False,0.0,0.0,0.9998043775558472,0.18073120117187502,Fail
stm32f405,What is the bit_width of ICPCS field from CCMR1_Input register from TIM2 peripheral for STM32F405 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f405,What is the bit_offset of FB17 field from F24R2 register from CAN2 peripheral for STM32F405 microcontroller?,17,24,17,24,17,0.731876,0.731876,1.0000001,1.0000001,0.731876,False,False,0.0,0.0,0.9994984865188599,0.18651857376098632,Fail,1.0000001,True,True,1.0,1.0,1.0000003576278687,1.0000000596046448,Pass,0.731876,False,False,0.0,0.0,0.9994984865188599,0.18651857376098632,Fail,1.0000001,True,True,1.0,1.0,1.0000003576278687,1.0000000596046448,Pass
stm32f405,What is the description of INEPNMM field from OTG_HS_DOEPEACHMSK1 register from OTG_HS_DEVICE peripheral for STM32F405 microcontroller?,"IN token received with EP mismatch
              mask",IN token received with EP mismatch mask (OTG_HS_DOEPEACHMSK1),IN token received with EP mismatch mask,IN token received with EP mismatch mask (OTG_HS_DOEPEACHMSK1),IN token received with EP mismatch mask,0.940246,0.940246,1.0,1.0,0.940246,True,True,0.9333333333333333,0.5737704918032787,0.7868033051490784,0.9303879863284324,Pass,1.0,True,True,1.0,0.7358490566037736,0.8351107835769653,0.9620590703667335,Pass,0.940246,True,True,0.9333333333333333,0.5737704918032787,0.7868033051490784,0.9303879863284324,Pass,1.0,True,True,1.0,0.7358490566037736,0.8351107835769653,0.9620590703667335,Pass
stm32f405,What is the description of EPENA field from OTG_HS_DIEPCTL0 register from OTG_HS_DEVICE peripheral for STM32F405 microcontroller?,Endpoint enable,Endpoint enable,Endpoint enable,Endpoint enable,Endpoint enable,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,1.0000001192092896,1.0000000238418578,Pass,1.0000001,True,True,1.0,1.0,1.0000001192092896,1.0000000238418578,Pass,1.0000001,True,True,1.0,1.0,1.0000001192092896,1.0000000238418578,Pass,1.0000001,True,True,1.0,1.0,1.0000001192092896,1.0000000238418578,Pass
stm32f405,What is the bit_offset of FB29 field from F19R1 register from CAN1 peripheral for STM32F405 microcontroller?,29,29,29,29,29,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f405,What is the description of RDP field from DMABMR register from Ethernet_DMA peripheral for STM32F405 microcontroller?,RDP,Transmit poll demand,Receive poll demand,Transmit poll demand,Receive poll demand,0.1884529,0.1884529,0.16019803,0.16019803,0.1884529,False,True,0.0,0.0,0.8190192580223083,0.38227553367614747,Fail,0.16019803,False,True,0.0,0.052631578947368474,0.7995744943618774,0.3805776547444494,Fail,0.1884529,False,True,0.0,0.0,0.8190192580223083,0.38227553367614747,Fail,0.16019803,False,True,0.0,0.052631578947368474,0.7995744943618774,0.3805776547444494,Fail
stm32f405,What is the bit_offset of MODER10 field from MODER register from GPIOG peripheral for STM32F405 microcontroller?,20,10,10,10,10,0.67962354,0.67962354,0.67962354,0.67962354,0.67962354,False,False,0.0,0.5,0.9993488192558289,0.20888350009918213,Fail,0.67962354,False,False,0.0,0.5,0.9993488192558289,0.20888350009918213,Fail,0.67962354,False,False,0.0,0.5,0.9993488192558289,0.20888350009918213,Fail,0.67962354,False,False,0.0,0.5,0.9993488192558289,0.20888350009918213,Fail
stm32f405,What is the description of FB11 field from F14R2 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,11-bit Flexible Data rate for CAN1.,Filter bits,11-bit Flexible Data rate for CAN1.,Filter bits,0.40849727,0.40849727,1.0,1.0,0.40849727,False,True,0.0,0.19999999999999996,0.8266857266426086,0.4044277226924896,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.40849727,False,True,0.0,0.19999999999999996,0.8266857266426086,0.4044277226924896,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the description of EXTEN field from CR2 register from ADC3 peripheral for STM32F405 microcontroller?,"External trigger enable for regular
              channels",Selects the external event mode for channel 16.,EXTENSION SELECTION,Selects the external event mode for channel 16.,EXTENSION SELECTION,0.55413926,0.55413926,0.09196892,0.09196892,0.55413926,False,True,0.28571428571428575,0.27586206896551724,0.7801116108894348,0.46565966504841605,Fail,0.09196892,False,True,0.0,0.03448275862068961,0.7354488968849182,0.3666399182816004,Fail,0.55413926,False,True,0.28571428571428575,0.27586206896551724,0.7801116108894348,0.46565966504841605,Fail,0.09196892,False,True,0.0,0.03448275862068961,0.7354488968849182,0.3666399182816004,Fail
stm32f405,What is the description of FB27 field from F9R2 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,0x00000000 - 0x00000000: Receive data frame bit 27,0x4000 7400 - 0x4000 77FF DAC Section 14.5.15: DAC register map on page 456,0x00000000 - 0x00000000: Receive data frame bit 27,0x4000 7400 - 0x4000 77FF DAC Section 14.5.15: DAC register map on page 456,0.39563817,0.39563817,0.12574945,0.12574945,0.39563817,False,True,0.0,0.14,0.7899200916290283,0.3952699221372604,Fail,0.12574945,False,True,0.0,0.07999999999999996,0.7929951548576355,0.37923674592375756,Fail,0.39563817,False,True,0.0,0.14,0.7899200916290283,0.3952699221372604,Fail,0.12574945,False,True,0.0,0.07999999999999996,0.7929951548576355,0.37923674592375756,Fail
stm32f405,What is the bit_width of FB8 field from F11R1 register from CAN1 peripheral for STM32F405 microcontroller?,1,16,10,16,10,0.4854614,0.4854614,0.61559385,0.61559385,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,List all the fields of S0M0AR register from DMA1 peripheral for STM32F405 microcontroller.,M0A,"DMA1_S0M0AR_LINK, DMA1_S0M0AR_TRG, DMA1_S0M0AR_TSTART, DMA1_S0M0AR_TSEL, DMA1_S0M0AR_CSTART, DMA1_S0M0AR_CSEL, DMA1_S0M0AR_CE, DMA1_S0M0AR_CEIE, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_ [/INST] DMA1_S0M0AR_ [/INST] DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0","DMA1_S0M0AR_DMAM00, DMA1_S0M0AR_KERR, DMA1_S0M0AR_CHAIN, DMA1_S0M0AR_ERR, DMA1_S0M0AR_CLR, DMA1_S0M0AR_TSTART, DMA1_S0M0AR_TCOMPL, DMA1_S0M0AR_TSW, DMA1_S0M0AR_TKILL, DMA1_S0M0AR_DRQST, DMA1_S0M0AR_DRQACT, DMA1_S0M0AR_BLOCKTS, DMA1_S0M0AR_BLOCKT, DMA1_S0M0AR_SRCTRAN, DMA1_S0M0AR_DSTTRAN, DMA1_S0M0AR_SRCTRANERR, DMA1_S0M0AR_DSTTRANERR, DMA1_S0M0AR_SRCRETRY, DMA1_S0M0AR_DSTRETRY, DMA1_S0M0AR_CURRPRC, DMA1_S0M0AR_CURRDBG, DMA1_S0M0AR_BLKKERR, DMA1_S0M0AR_BLKACT, DMA1_S0M0AR_BLKPRC, DMA1_S0M0AR_BLKDBG, DMA1_S0M0AR_SRCUSED, DMA1_S0M0AR_DSTUSED, DMA1_S0M0AR_ARBPRIO, DMA1_S0M0AR_ARBSID, DMA1_S0M0AR_ARBHEAD, DMA1_S0M0AR_ARBTAIL, DMA1_S0M0AR_ARBIDX, DMA1_S0M0AR_ARBSRC, DMA1_S0M0AR_ARBDST, DMA1_S0M0AR_ARBSRCADDR, DMA1_S0M0AR_ARBDSTADDR, DMA1_S0M0AR_ARBSRCCTRL, DMA1_S0M0AR_ARBDSTCTRL, DMA1_S0M0AR_ARBSRCCTRLB, DMA1_S0M0AR_ARBDSTCTRLB, DMA1_S0M0AR_ARBSRCCTRLC, DMA1_S0M0AR_ARBDSTCTRLC, DMA1_S0M0AR_ARBSRCCTRLD, DMA1_S0M0AR_ARBDSTCTRLD, DMA1_S0M0AR_ARBSRCCTRLE, DMA1_S0M0AR_ARBDSTCTRLE, DMA1_S0M0AR_ARBSRCCTRLF, DMA1_S0M0AR_ARBDSTCTRLF, DMA1_S0M0AR_ARBSRCCTRLG, DMA1_S0M0AR_ARBDSTCTRLG, DMA1_S0M0AR_ARBS","DMA1_S0M0AR_LINK, DMA1_S0M0AR_TRG, DMA1_S0M0AR_TSTART, DMA1_S0M0AR_TSEL, DMA1_S0M0AR_CSTART, DMA1_S0M0AR_CSEL, DMA1_S0M0AR_CE, DMA1_S0M0AR_CEIE, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_ [/INST] DMA1_S0M0AR_ [/INST] DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0AR_DONE, DMA1_S0M0AR_BUSY, DMA1_S0M0AR_FERR, DMA1_S0M0","DMA1_S0M0AR_DMAM00, DMA1_S0M0AR_KERR, DMA1_S0M0AR_CHAIN, DMA1_S0M0AR_ERR, DMA1_S0M0AR_CLR, DMA1_S0M0AR_TSTART, DMA1_S0M0AR_TCOMPL, DMA1_S0M0AR_TSW, DMA1_S0M0AR_TKILL, DMA1_S0M0AR_DRQST, DMA1_S0M0AR_DRQACT, DMA1_S0M0AR_BLOCKTS, DMA1_S0M0AR_BLOCKT, DMA1_S0M0AR_SRCTRAN, DMA1_S0M0AR_DSTTRAN, DMA1_S0M0AR_SRCTRANERR, DMA1_S0M0AR_DSTTRANERR, DMA1_S0M0AR_SRCRETRY, DMA1_S0M0AR_DSTRETRY, DMA1_S0M0AR_CURRPRC, DMA1_S0M0AR_CURRDBG, DMA1_S0M0AR_BLKKERR, DMA1_S0M0AR_BLKACT, DMA1_S0M0AR_BLKPRC, DMA1_S0M0AR_BLKDBG, DMA1_S0M0AR_SRCUSED, DMA1_S0M0AR_DSTUSED, DMA1_S0M0AR_ARBPRIO, DMA1_S0M0AR_ARBSID, DMA1_S0M0AR_ARBHEAD, DMA1_S0M0AR_ARBTAIL, DMA1_S0M0AR_ARBIDX, DMA1_S0M0AR_ARBSRC, DMA1_S0M0AR_ARBDST, DMA1_S0M0AR_ARBSRCADDR, DMA1_S0M0AR_ARBDSTADDR, DMA1_S0M0AR_ARBSRCCTRL, DMA1_S0M0AR_ARBDSTCTRL, DMA1_S0M0AR_ARBSRCCTRLB, DMA1_S0M0AR_ARBDSTCTRLB, DMA1_S0M0AR_ARBSRCCTRLC, DMA1_S0M0AR_ARBDSTCTRLC, DMA1_S0M0AR_ARBSRCCTRLD, DMA1_S0M0AR_ARBDSTCTRLD, DMA1_S0M0AR_ARBSRCCTRLE, DMA1_S0M0AR_ARBDSTCTRLE, DMA1_S0M0AR_ARBSRCCTRLF, DMA1_S0M0AR_ARBDSTCTRLF, DMA1_S0M0AR_ARBSRCCTRLG, DMA1_S0M0AR_ARBDSTCTRLG, DMA1_S0M0AR_ARBS",0.20637973,0.20637973,0.2261346,0.2261346,0.20637973,True,True,0.0,0.0028790786948176272,0.7024421691894531,0.665829265639615,Partial,0.2261346,True,True,0.0,0.0027247956403270157,0.7131628394126892,0.6684173956066777,Partial,0.20637973,True,True,0.0,0.0028790786948176272,0.7024421691894531,0.665829265639615,Partial,0.2261346,True,True,0.0,0.0027247956403270157,0.7131628394126892,0.6684173956066777,Partial
stm32f405,What is the bit_offset of CPHA field from CR1 register from SPI4 peripheral for STM32F405 microcontroller?,0,27-24 CPHA Dont care,28,27-24 CPHA Dont care,28,0.21894315,0.21894315,0.4157711,0.4157711,0.21894315,False,False,0.0,0.0,0.8497066497802734,0.13840315490961075,Fail,0.4157711,False,False,0.0,0.0,0.9757298827171326,0.16714803725481034,Fail,0.21894315,False,False,0.0,0.0,0.8497066497802734,0.13840315490961075,Fail,0.4157711,False,False,0.0,0.0,0.9757298827171326,0.16714803725481034,Fail
stm32f405,What is the bit_offset of OSSR field from BDTR register from TIM8 peripheral for STM32F405 microcontroller?,11,12,12,12,12,0.83577025,0.83577025,0.83577025,0.83577025,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail
stm32f405,What is the address_offset of FS_HCINTMSK0 register from OTG_FS_HOST peripheral for STM32F405 microcontroller?,0x10c,0x50C,0x50C,0x50C,0x50C,0.8133127,0.8133127,0.8133127,0.8133127,0.8133127,False,False,0.0,0.6,0.9130572080612183,0.20762421667575834,Fail,0.8133127,False,False,0.0,0.6,0.9130572080612183,0.20762421667575834,Fail,0.8133127,False,False,0.0,0.6,0.9130572080612183,0.20762421667575834,Fail,0.8133127,False,False,0.0,0.6,0.9130572080612183,0.20762421667575834,Fail
stm32f405,What is the bit_offset of RXNEIE field from CR2 register from SPI2 peripheral for STM32F405 microcontroller?,6,12,12,12,12,0.76992726,0.76992726,0.76992726,0.76992726,0.76992726,False,False,0.0,0.0,0.99932461977005,0.18839505612850188,Fail,0.76992726,False,False,0.0,0.0,0.99932461977005,0.18839505612850188,Fail,0.76992726,False,False,0.0,0.0,0.99932461977005,0.18839505612850188,Fail,0.76992726,False,False,0.0,0.0,0.99932461977005,0.18839505612850188,Fail
stm32f405,What is the bit_width of H1 field from HR1 register from HASH peripheral for STM32F405 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f405,What is the bit_offset of NAK field from OTG_HS_HCINT6 register from OTG_HS_HOST peripheral for STM32F405 microcontroller?,4,27,27,27,27,0.50943303,0.50943303,0.50943303,0.50943303,0.50943303,False,False,0.0,0.0,0.9987166523933411,0.17527914941310882,Fail,0.50943303,False,False,0.0,0.0,0.9987167716026306,0.17527916729450224,Fail,0.50943303,False,False,0.0,0.0,0.9987166523933411,0.17527914941310882,Fail,0.50943303,False,False,0.0,0.0,0.9987167716026306,0.17527916729450224,Fail
stm32f405,What is the description of ACKM field from FS_HCINTMSK5 register from OTG_FS_HOST peripheral for STM32F405 microcontroller?,"ACK response received/transmitted
              interrupt mask",ACK Mask for End of Transfer for Channel 5 Interrupt Enable,ACK Mask,ACK Mask for End of Transfer for Channel 5 Interrupt Enable,ACK Mask,0.7617646,0.7617646,0.6386595,0.6386595,0.7617646,False,True,0.37499999999999994,0.3548387096774194,0.7835597395896912,0.49836412572091626,Fail,0.6386595,False,True,0.5714285714285715,0.11290322580645162,0.788751482963562,0.5201765718822655,Partial,0.7617646,False,True,0.37499999999999994,0.3548387096774194,0.7835597395896912,0.49836412572091626,Fail,0.6386595,False,True,0.5714285714285715,0.11290322580645162,0.788751482963562,0.5201765718822655,Partial
stm32f405,What is the bit_offset of FB21 field from F14R1 register from CAN1 peripheral for STM32F405 microcontroller?,21,21,21,21,21,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass
stm32f405,What is the bit_width of ODR1 field from ODR register from GPIOA peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the description of ONEBIT field from CR3 register from UART5 peripheral for STM32F405 microcontroller?,"One sample bit method
              enable","Sets the number of stop bits for read accesses. 0x0: 1 stop bit, 0x1: 0.5 stop bits, 0x2: 1.5 stop bits, 0x3: 2 stop bits.","1-bit sampling during transmission/reception, and 1-bit sampling during parity frame transmission/reception.","Sets the number of stop bits for read accesses. 0x0: 1 stop bit, 0x1: 0.5 stop bits, 0x2: 1.5 stop bits, 0x3: 2 stop bits.","1-bit sampling during transmission/reception, and 1-bit sampling during parity frame transmission/reception.",0.4791301,0.4791301,0.52951705,0.52951705,0.4791301,False,True,0.0,0.19672131147540983,0.7502063512802124,0.3963235227299518,Fail,0.52951705,False,True,0.0,0.20370370370370372,0.7431200742721558,0.39812904905389856,Fail,0.4791301,False,True,0.0,0.19672131147540983,0.7502063512802124,0.3963235227299518,Fail,0.52951705,False,True,0.0,0.20370370370370372,0.7431200742721558,0.39812904905389856,Fail
stm32f405,What is the bit_width of FB16 field from F3R2 register from CAN2 peripheral for STM32F405 microcontroller?,1,16,32,16,32,0.4854614,0.4854614,0.49268645,0.49268645,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail
stm32f405,What is the bit_offset of CLRENA field from ICER1 register from NVIC peripheral for STM32F405 microcontroller?,0,0x38,0x104,0x38,0x104,0.6176872,0.6176872,0.6058867,0.6058867,0.6176872,True,False,0.0,0.25,0.8516422510147095,0.4711306989192962,Fail,0.6058867,True,False,0.0,0.19999999999999996,0.8320275545120239,0.4650984680652618,Fail,0.6176872,True,False,0.0,0.25,0.8516422510147095,0.4711306989192962,Fail,0.6058867,True,False,0.0,0.19999999999999996,0.8320275545120239,0.4650984680652618,Fail
stm32f405,What is the address_offset of IABR1 register from NVIC peripheral for STM32F405 microcontroller?,0x204,0x10000000,0x10000000,0x10000000,0x10000000,0.6754308,0.6754308,0.6754308,0.6754308,0.6754308,False,False,0.0,0.30000000000000004,0.9029783606529236,0.18421829283237456,Fail,0.6754308,False,False,0.0,0.30000000000000004,0.9029783010482788,0.18421828389167785,Fail,0.6754308,False,False,0.0,0.30000000000000004,0.9029783606529236,0.18421829283237456,Fail,0.6754308,False,False,0.0,0.30000000000000004,0.9029783010482788,0.18421828389167785,Fail
stm32f405,What is the description of DATA3 field from RDL0R register from CAN1 peripheral for STM32F405 microcontroller?,DATA3,DATA3[7:0] DATAO[7:0] Resetvalue xxxlxxxlxlx xxlxlxxlxlxx xlxxxxxxx xxxlxlxxxx,DATA3[7:0] DATAO[7:0],DATA3[7:0] DATAO[7:0] Resetvalue xxxlxxxlxlx xxlxlxxlxlxx xlxxxxxxx xxxlxlxxxx,DATA3[7:0] DATAO[7:0],0.54482585,0.54482585,0.74729836,0.74729836,0.54482585,True,True,0.0,0.05319148936170215,0.7699048519134521,0.6953865948509663,Partial,0.74729836,True,True,0.0,0.23809523809523814,0.84199458360672,0.7255688674393155,Pass,0.54482585,True,True,0.0,0.05319148936170215,0.7699048519134521,0.6953865948509663,Partial,0.74729836,True,True,0.0,0.23809523809523814,0.84199458360672,0.7255688674393155,Pass
stm32f405,What is the bit_width of FB11 field from F23R1 register from CAN2 peripheral for STM32F405 microcontroller?,1,16,10,16,10,0.4854614,0.4854614,0.61559385,0.61559385,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the bit_offset of XFRSIZ field from OTG_HS_DOEPTSIZ0 register from OTG_HS_DEVICE peripheral for STM32F405 microcontroller?,0,24,19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0,24,19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0,0.43377078,0.43377078,0.3417885,0.3417885,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail,0.3417885,True,True,0.09523809523809523,0.020408163265306145,0.7597448825836182,0.7011191846257976,Pass,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail,0.3417885,True,True,0.09523809523809523,0.020408163265306145,0.7597448825836182,0.7011191846257976,Pass
stm32f405,What is the description of I2SCFGR register from SPI3 peripheral for STM32F405 microcontroller?,I2S configuration register,I2S configuration register (SPI_I2SCFGR),I2S configuration register (I2SCFGR),I2S configuration register (SPI_I2SCFGR),I2S configuration register (I2SCFGR),0.81264997,0.81264997,0.9000807,0.9000807,0.81264997,True,True,0.8571428571428571,0.65,0.9266785383224487,0.9335628504412515,Pass,0.9000807,True,True,0.8571428571428571,0.7222222222222222,0.9336188435554504,0.9425865431153586,Pass,0.81264997,True,True,0.8571428571428571,0.65,0.9266785383224487,0.9335628504412515,Pass,0.9000807,True,True,0.8571428571428571,0.7222222222222222,0.9336188435554504,0.9425865431153586,Pass
stm32f405,What is the bit_width of AFRL2 field from AFRL register from GPIOE peripheral for STM32F405 microcontroller?,4,16,16,16,16,0.63828933,0.63828933,0.63828933,0.63828933,0.63828933,False,False,0.0,0.0,0.9994624257087708,0.18183383047580717,Fail,0.63828933,False,False,0.0,0.0,0.999462366104126,0.18183382153511046,Fail,0.63828933,False,False,0.0,0.0,0.9994624257087708,0.18183383047580717,Fail,0.63828933,False,False,0.0,0.0,0.999462366104126,0.18183382153511046,Fail
stm32f405,What is the bit_width of OT12 field from OTYPER register from GPIOC peripheral for STM32F405 microcontroller?,1,12,1,12,1,0.58160675,0.58160675,1.0,1.0,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the address_offset of EXTICR3 register from SYSCFG peripheral for STM32F405 microcontroller?,0x10,0x10,0x10,0x10,0x10,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f405,What is the description of LBD field from SR register from UART4 peripheral for STM32F405 microcontroller?,LIN break detection flag,"LBD Interrupt Flag Set, Cleared by LBD Interrupt Flag Set Write, or Programmable Threshold Level Reached Interrupt Flag Set.",LBD Interrupt Enable,"LBD Interrupt Flag Set, Cleared by LBD Interrupt Flag Set Write, or Programmable Threshold Level Reached Interrupt Flag Set.",LBD Interrupt Enable,0.39741427,0.39741427,0.22687532,0.22687532,0.39741427,False,True,0.08695652173913043,0.13709677419354838,0.8255625367164612,0.41795123691812974,Fail,0.22687532,False,True,0.0,0.20833333333333337,0.8554139137268066,0.4000725197295348,Fail,0.39741427,False,True,0.08695652173913043,0.13709677419354838,0.8255625367164612,0.41795123691812974,Fail,0.22687532,False,True,0.0,0.20833333333333337,0.8554139137268066,0.4000725197295348,Fail
stm32f405,What is the description of b164 field from K1LR register from CRYP peripheral for STM32F405 microcontroller?,b164,Key Word 164 Register (K1LR),Bit 164 of Key Word 1 Register (K1LR),Key Word 164 Register (K1LR),Bit 164 of Key Word 1 Register (K1LR),0.24113014,0.24113014,0.288585,0.288585,0.24113014,False,True,0.0,0.1071428571428571,0.8489657640457153,0.3947585146342005,Fail,0.288585,False,True,0.0,0.08108108108108103,0.8501811623573303,0.3960104787671888,Fail,0.24113014,False,True,0.0,0.1071428571428571,0.8489657640457153,0.3947585146342005,Fail,0.288585,False,True,0.0,0.08108108108108103,0.8501811623573303,0.3960104787671888,Fail
stm32f405,What is the bit_width of DMDIS field from S5FCR register from DMA1 peripheral for STM32F405 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_width of USBRST field from FS_GINTSTS register from OTG_FS_GLOBAL peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,List all the fields of EGR register from TIM9 peripheral for STM32F405 microcontroller.,"TG, CC2G, CC1G, UG","TIM9_EGR_CC1, TIM9_EGR_CC2, TIM9_EGR_CC3, TIM9_EGR_CC4, TIM9_EGR_COM, TIM9_EGR_TRIG, TIM9_EGR_CCMP1, TIM9_EGR_CCMP2, TIM9_EGR_CCMP3, TIM9_EGR_CCMP4, TIM9_EGR_CAPTURE1, TIM9_EGR_CAPTURE2, TIM9_EGR_CAPTURE3, TIM9_EGR_CAPTURE4, TIM9_EGR_OC1, TIM9_EGR_OC2, TIM9_EGR_OC3, TIM9_EGR_OC4, TIM9_EGR_ICPR1, TIM9_EGR_ICPR2, TIM9_EGR_ICPR3, TIM9_EGR_ICPR4, TIM9_EGR_UDE, TIM9_EGR_CCDIS1, TIM9_EGR_CCDIS2, TIM9_EGR_CCDIS3, TIM9_EGR_CCDIS4, TIM9_EGR_O2DEC, TIM9_EGR_O2INC, TIM9_EGR_O2P, TIM9_EGR_O2N, TIM9_EGR_O2C, TIM9_EGR_O2CE, TIM9_EGR_O2CP, TIM9_EGR_O2CPC, TIM9_EGR_O2CPCC, TIM9_EGR_O2CPCCP, TIM9_EGR_O2CPCCPC, TIM9_EGR_O2CPCCPCP, TIM9_EGR_O2CPCCPCPC, TIM9_EGR_O2CPCCPCPCP, TIM9_EGR_O2CPCCPCPCPC, TIM9_EGR_O2CPCCPCPCPCP, TIM9_EGR_O2CPCCPCPCPCPC, TIM9_EGR_O2CPCCPCPCPCPCP, TIM9_EGR_O2CPCCPCPCPCPCPC, TIM9_EGR_O2CPCCPCPCPCPCPCP, TIM9_EGR_O2CPCCPCPCPCPCPCPC, TIM9_EGR_O2CPCCPCPCPCPCPCPCP, TIM9_EGR_O2CPCCPCPCPCPCPCPCPC, TIM9_EGR_O2CPCCPCPCPCPCPCPCPCP, TIM9_EGR_O2CPCCPCPCPCPCPCPCPCPC, TIM9_EGR_O2CPCCPCPCPCPCPCPCPCPCP, TIM9_EGR_O2CPCCPCPCPCPCPCPCPCPCPC, TIM9_EGR_O2CPCCPCPCPCPCPCPCPCPCPCP, TIM9_EGR_O2CPCCPCPCPCPCPCPCPCPCPCPC, TIM9_EGR_O2","TG, COMG, CC1G, CC2G, CC3G, COM0, COM1, COM2, COM3, TC, UG, CC1U, CC2U, CC3U, CC4U, COM0U, COM1U, COM2U, COM3U, TCU, UDU, CC1D, CC2D, CC3D, CC4D, COM0D, COM1D, COM2D, COM3D, TCD, UDD, CC1D, CC2D, CC3D, CC4D, COM0D, COM1D, COM2D, COM3D, TCD, UD, CC1, CC2, CC3, CC4, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3","TIM9_EGR_CC1, TIM9_EGR_CC2, TIM9_EGR_CC3, TIM9_EGR_CC4, TIM9_EGR_COM, TIM9_EGR_TRIG, TIM9_EGR_CCMP1, TIM9_EGR_CCMP2, TIM9_EGR_CCMP3, TIM9_EGR_CCMP4, TIM9_EGR_CAPTURE1, TIM9_EGR_CAPTURE2, TIM9_EGR_CAPTURE3, TIM9_EGR_CAPTURE4, TIM9_EGR_OC1, TIM9_EGR_OC2, TIM9_EGR_OC3, TIM9_EGR_OC4, TIM9_EGR_ICPR1, TIM9_EGR_ICPR2, TIM9_EGR_ICPR3, TIM9_EGR_ICPR4, TIM9_EGR_UDE, TIM9_EGR_CCDIS1, TIM9_EGR_CCDIS2, TIM9_EGR_CCDIS3, TIM9_EGR_CCDIS4, TIM9_EGR_O2DEC, TIM9_EGR_O2INC, TIM9_EGR_O2P, TIM9_EGR_O2N, TIM9_EGR_O2C, TIM9_EGR_O2CE, TIM9_EGR_O2CP, TIM9_EGR_O2CPC, TIM9_EGR_O2CPCC, TIM9_EGR_O2CPCCP, TIM9_EGR_O2CPCCPC, TIM9_EGR_O2CPCCPCP, TIM9_EGR_O2CPCCPCPC, TIM9_EGR_O2CPCCPCPCP, TIM9_EGR_O2CPCCPCPCPC, TIM9_EGR_O2CPCCPCPCPCP, TIM9_EGR_O2CPCCPCPCPCPC, TIM9_EGR_O2CPCCPCPCPCPCP, TIM9_EGR_O2CPCCPCPCPCPCPC, TIM9_EGR_O2CPCCPCPCPCPCPCP, TIM9_EGR_O2CPCCPCPCPCPCPCPC, TIM9_EGR_O2CPCCPCPCPCPCPCPCP, TIM9_EGR_O2CPCCPCPCPCPCPCPCPC, TIM9_EGR_O2CPCCPCPCPCPCPCPCPCP, TIM9_EGR_O2CPCCPCPCPCPCPCPCPCPC, TIM9_EGR_O2CPCCPCPCPCPCPCPCPCPCP, TIM9_EGR_O2CPCCPCPCPCPCPCPCPCPCPC, TIM9_EGR_O2CPCCPCPCPCPCPCPCPCPCPCP, TIM9_EGR_O2CPCCPCPCPCPCPCPCPCPCPCPC, TIM9_EGR_O2","TG, COMG, CC1G, CC2G, CC3G, COM0, COM1, COM2, COM3, TC, UG, CC1U, CC2U, CC3U, CC4U, COM0U, COM1U, COM2U, COM3U, TCU, UDU, CC1D, CC2D, CC3D, CC4D, COM0D, COM1D, COM2D, COM3D, TCD, UDD, CC1D, CC2D, CC3D, CC4D, COM0D, COM1D, COM2D, COM3D, TCD, UD, CC1, CC2, CC3, CC4, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3, TC, UG, CC1G, CC2G, CC3G, COMG, COM0, COM1, COM2, COM3",0.40900886,0.40900886,0.54801685,0.54801685,0.40900886,False,True,0.0,0.016000000000000014,0.7683519721031189,0.38650323884487153,Fail,0.54801685,False,True,0.025751072961373387,0.013899613899613916,0.7846159338951111,0.40093842768052007,Fail,0.40900886,False,True,0.0,0.016000000000000014,0.7683519721031189,0.38650323884487153,Fail,0.54801685,False,True,0.025751072961373387,0.013899613899613916,0.7846159338951111,0.40093842768052007,Fail
stm32f405,What is the bit_width of TIM3RST field from APB1RSTR register from RCC peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the description of FB11 field from F23R2 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,Flexible memory controller (FMC),Filter bits,Flexible memory controller (FMC),Filter bits,0.16257061,0.16257061,1.0,1.0,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the bit_width of FB13 field from F21R2 register from CAN2 peripheral for STM32F405 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail
stm32f405,What is the bit_width of IPR_N2 field from IPR9 register from NVIC peripheral for STM32F405 microcontroller?,8,16,16,16,16,0.70901346,0.70901346,0.70901346,0.70901346,0.70901346,False,False,0.0,0.0,0.9996927380561829,0.18540458381175995,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.70901346,False,False,0.0,0.0,0.9996927380561829,0.18540458381175995,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail
stm32f405,What is the description of FB3 field from F22R2 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,Flexible memory controller (FMC),Filter bits,Flexible memory controller (FMC),Filter bits,0.16257061,0.16257061,1.0,1.0,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the description of FB14 field from F21R1 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,14-bit FD frame bitrate prescaler register.,Filter bits,14-bit FD frame bitrate prescaler register.,Filter bits,0.32997242,0.32997242,1.0,1.0,0.32997242,False,True,0.0,0.18604651162790697,0.8138222098350525,0.3978742778647778,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.32997242,False,True,0.0,0.18604651162790697,0.8138222098350525,0.3978742778647778,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the bit_width of HTIE field from S5CR register from DMA2 peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_offset of GPIOILPEN field from AHB1LPENR register from RCC peripheral for STM32F405 microcontroller?,8,8,8,8,8,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass
stm32f405,What is the bit_offset of FB0 field from F22R2 register from CAN2 peripheral for STM32F405 microcontroller?,0,0x20,0x00,0x20,0x00,0.67146206,0.67146206,0.7006788,0.7006788,0.67146206,True,False,0.0,0.25,0.8647943735122681,0.47579225897789,Fail,0.7006788,True,False,0.0,0.25,0.8357253074645996,0.4728927373886109,Fail,0.67146206,True,False,0.0,0.25,0.8647943735122681,0.47579225897789,Fail,0.7006788,True,False,0.0,0.25,0.8357253074645996,0.4728927373886109,Fail
stm32f405,What is the description of OC2PE field from CCMR1_Output register from TIM12 peripheral for STM32F405 microcontroller?,"Output Compare 2 preload
              enable",Output compare 2 preload enable,Output compare 2 preload enable,Output compare 2 preload enable,Output compare 2 preload enable,1.0,1.0,1.0,1.0,1.0,True,True,1.0,0.6666666666666667,0.8249520659446716,0.9570761432250341,Pass,1.0,True,True,1.0,0.6666666666666667,0.8249520659446716,0.9570761432250341,Pass,1.0,True,True,1.0,0.6666666666666667,0.8249520659446716,0.9570761432250341,Pass,1.0,True,True,1.0,0.6666666666666667,0.8249520659446716,0.9570761432250341,Pass
stm32f405,What is the bit_width of FB30 field from F3R2 register from CAN1 peripheral for STM32F405 microcontroller?,1,32,10,32,10,0.49268645,0.49268645,0.61559385,0.61559385,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the bit_offset of FB25 field from F20R1 register from CAN2 peripheral for STM32F405 microcontroller?,25,20,25,20,25,0.75188375,0.75188375,0.99999994,0.99999994,0.75188375,False,False,0.0,0.5,0.9992963075637817,0.21248863339424132,Fail,0.99999994,True,True,1.0,1.0,0.9999999403953552,0.9999999880790711,Pass,0.75188375,False,False,0.0,0.5,0.9992963075637817,0.21248863339424132,Fail,0.99999994,True,True,1.0,1.0,0.9999999403953552,0.9999999880790711,Pass
stm32f405,What is the description of CT field from S0CR register from DMA1 peripheral for STM32F405 microcontroller?,"Current target (only in double buffer
              mode)",17.4.10 TIM1 and TIM8 register map ................................ 590 neraI-purpose TIM2 to timers (TIM2 to TIM5) ........................ 592 TIM5 introduction 592 TIM2 to TIM5 functional description ............................ 594,Channel Type,17.4.10 TIM1 and TIM8 register map ................................ 590 neraI-purpose TIM2 to timers (TIM2 to TIM5) ........................ 592 TIM5 introduction 592 TIM2 to TIM5 functional description ............................ 594,Channel Type,0.13878202,0.13878202,0.14555272,0.14555272,0.13878202,False,True,0.0,0.11914893617021272,0.7732784748077393,0.37888831924884875,Fail,0.14555272,False,True,0.0,0.1228070175438597,0.7625556588172913,0.3778013359297786,Fail,0.13878202,False,True,0.0,0.11914893617021272,0.7732784748077393,0.37888831924884875,Fail,0.14555272,False,True,0.0,0.1228070175438597,0.7625556588172913,0.3778013359297786,Fail
stm32f405,What is the bit_offset of TBUIE field from DMAIER register from Ethernet_DMA peripheral for STM32F405 microcontroller?,2,10,0x38,10,0x38,0.6143246,0.6143246,0.3858346,0.3858346,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail,0.3858346,False,False,0.0,0.0,0.8594894409179688,0.14821514636278152,Fail,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail,0.3858346,False,False,0.0,0.0,0.8594894409179688,0.14821514636278152,Fail
stm32f405,What is the bit_width of ETP field from SMCR register from TIM8 peripheral for STM32F405 microcontroller?,1,16,12,16,12,0.4854614,0.4854614,0.58160675,0.58160675,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial
stm32f405,What is the description of CR1 register from I2C2 peripheral for STM32F405 microcontroller?,Control register 1,I2C_CR1 register from I2C2 peripheral for STM32F405 microcontroller.,Control register 1 (I2C_CR1),I2C_CR1 register from I2C2 peripheral for STM32F405 microcontroller.,Control register 1 (I2C_CR1),0.45941356,0.45941356,0.74518883,0.74518883,0.45941356,False,False,0.18181818181818182,0.1470588235294118,0.8489146828651428,0.19402445788211364,Fail,0.74518883,True,True,0.8571428571428571,0.6428571428571428,0.9243788123130798,0.9294876920325416,Pass,0.45941356,False,False,0.18181818181818182,0.1470588235294118,0.8489146828651428,0.19402445788211364,Fail,0.74518883,True,True,0.8571428571428571,0.6428571428571428,0.9243788123130798,0.9294876920325416,Pass
stm32f405,What is the bit_offset of FB30 field from F22R2 register from CAN1 peripheral for STM32F405 microcontroller?,30,30,28,30,28,1.0,1.0,0.79696196,0.79696196,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,0.79696196,False,False,0.0,0.0,0.9977707266807556,0.1895137071609497,Fail,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,0.79696196,False,False,0.0,0.0,0.9977707266807556,0.1895137071609497,Fail
stm32f405,What is the description of OSPEEDR11 field from OSPEEDR register from GPIOI peripheral for STM32F405 microcontroller?,"Port x configuration bits (y =
              0..15)",OSPEEDR11 OSPEEDR10 OSPEEDR9 OSPEEDR8 OSPEEDR7 OSPEEDR6 OSPEEDR5 OSPEEDR4 OSPEEDR3 OSPEEDR2 OSPEEDR1 OSPEEDR0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw,OSPEEDR11[1:0] Output speed of I/O port.,OSPEEDR11 OSPEEDR10 OSPEEDR9 OSPEEDR8 OSPEEDR7 OSPEEDR6 OSPEEDR5 OSPEEDR4 OSPEEDR3 OSPEEDR2 OSPEEDR1 OSPEEDR0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw,OSPEEDR11[1:0] Output speed of I/O port.,0.1461075,0.1461075,0.34406722,0.34406722,0.1461075,False,False,0.0,0.018835616438356184,0.6333041787147522,0.1032427823706849,Fail,0.34406722,False,False,0.0,0.13725490196078427,0.7508279085159302,0.13669029217140347,Fail,0.1461075,False,False,0.0,0.018835616438356184,0.6333041787147522,0.1032427823706849,Fail,0.34406722,False,False,0.0,0.13725490196078427,0.7508279085159302,0.13669029217140347,Fail
stm32f405,What is the description of MR10 field from IMR register from EXTI peripheral for STM32F405 microcontroller?,Interrupt Mask on line 10,10-bit TIM10 CC2 output mode,Mask bit for TIM10 interrupt/event.,10-bit TIM10 CC2 output mode,Mask bit for TIM10 interrupt/event.,0.281601,0.281601,0.6585661,0.6585661,0.281601,False,True,0.0,0.1071428571428571,0.8303667902946472,0.39399221198899403,Fail,0.6585661,False,False,0.20000000000000004,0.11428571428571432,0.8543121814727783,0.2067894187995366,Fail,0.281601,False,True,0.0,0.1071428571428571,0.8303667902946472,0.39399221198899403,Fail,0.6585661,False,False,0.20000000000000004,0.11428571428571432,0.8543121814727783,0.2067894187995366,Fail
stm32f405,What is the bit_width of DTMODE field from DCTRL register from SDIO peripheral for STM32F405 microcontroller?,1,2,2,2,2,0.80541563,0.80541563,0.80541563,0.80541563,0.80541563,False,False,0.0,0.0,0.999797523021698,0.19024040997028352,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.999797523021698,0.19024040997028352,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f405,What is the description of PBURST field from S1CR register from DMA1 peripheral for STM32F405 microcontroller?,"Peripheral burst transfer
              configuration",PBURST,PBURST,PBURST,PBURST,0.107056245,0.107056245,0.107056245,0.107056245,0.107056245,False,True,0.0,0.018867924528301883,0.7114643454551697,0.3630158603050799,Fail,0.107056245,False,True,0.0,0.018867924528301883,0.7114644646644592,0.3630158781864733,Fail,0.107056245,False,True,0.0,0.018867924528301883,0.7114643454551697,0.3630158603050799,Fail,0.107056245,False,True,0.0,0.018867924528301883,0.7114644646644592,0.3630158781864733,Fail
stm32f405,What is the address_offset of ICR register from LTDC peripheral for STM32F405 microcontroller?,0x3c,0x3C,0x3c,0x3C,0x3c,1.0,1.0,1.0,1.0,1.0,True,False,1.0,0.75,0.9645287394523621,0.7321793109178544,Pass,1.0,True,True,1.0,1.0,1.0,1.0,Pass,1.0,True,False,1.0,0.75,0.9645287394523621,0.7321793109178544,Pass,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the bit_offset of FB2 field from F2R1 register from CAN2 peripheral for STM32F405 microcontroller?,2,28,20,28,20,0.55663043,0.55663043,0.541844,0.541844,0.55663043,True,False,0.0,0.5,0.9984861612319946,0.5026044458150863,Partial,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial,0.55663043,True,False,0.0,0.5,0.9984861612319946,0.5026044458150863,Partial,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial
stm32f405,What is the description of FB26 field from F13R2 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,26 MHz oscillator clock output enable,Filter bits,26 MHz oscillator clock output enable,Filter bits,0.04595373,0.04595373,1.0,1.0,0.04595373,False,True,0.0,0.16216216216216217,0.8266412615776062,0.38440198375767953,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.04595373,False,True,0.0,0.16216216216216217,0.8266412615776062,0.38440198375767953,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the description of DLC field from TDT2R register from CAN2 peripheral for STM32F405 microcontroller?,DLC,DLC[3:0] Reset value xxxlxxxlxlx xxlx xlxxxxxxx xxxx CAN_TDT2R DATA3[7:O] DATA1[7:0] DATAO[7:O] Reset value XXXXXXX X X X X CAN_TDL2R DATA7[7:O] DATA5[7:0] DATA4[7:0] Resetvalue xxxlxxxlxlx xxlxlxxlxlxx xlxxxxxxx xxxlxlxxxx CAN_TI2R STID[10:O]/EXID[28:18] EXID[17: 0] Xalg Reset value IIIII CAN_RDTOR TIME[15:O] FMI[7:0] Reserved DLC[3:0] Resetvalue xxxlxxxlxlx xxlxlxxlxlxx xlxxxxxxx xxxx CAN_RDLOR DATA3[7:O] DATA1[7:0] DATAO[7:O] Reset value XXXXXXX X X X X CAN_RDHOR DATA7[7:0] DATA6[7:0] DATA5[7:0] DATA4[7:O] OX1DO- 0x1FF ReselvaMexxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx CAN_RDHOR DATA7[7:0] DATA5[7:0] DATA4[7:0] Resetvalue xxxlxxxlxlx xxlxlxxlxlxx xlxxxxxxx xxxlxlxxxx CAN_RIOR STID[10:O]/EXID[28:18] D RTR Reserved Reset value xxxlxxxlxlx xxlx ><,DLC[3:0],DLC[3:0] Reset value xxxlxxxlxlx xxlx xlxxxxxxx xxxx CAN_TDT2R DATA3[7:O] DATA1[7:0] DATAO[7:O] Reset value XXXXXXX X X X X CAN_TDL2R DATA7[7:O] DATA5[7:0] DATA4[7:0] Resetvalue xxxlxxxlxlx xxlxlxxlxlxx xlxxxxxxx xxxlxlxxxx CAN_TI2R STID[10:O]/EXID[28:18] EXID[17: 0] Xalg Reset value IIIII CAN_RDTOR TIME[15:O] FMI[7:0] Reserved DLC[3:0] Resetvalue xxxlxxxlxlx xxlxlxxlxlxx xlxxxxxxx xxxx CAN_RDLOR DATA3[7:O] DATA1[7:0] DATAO[7:O] Reset value XXXXXXX X X X X CAN_RDHOR DATA7[7:0] DATA6[7:0] DATA5[7:0] DATA4[7:O] OX1DO- 0x1FF ReselvaMexxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx CAN_RDHOR DATA7[7:0] DATA5[7:0] DATA4[7:0] Resetvalue xxxlxxxlxlx xxlxlxxlxlxx xlxxxxxxx xxxlxlxxxx CAN_RIOR STID[10:O]/EXID[28:18] D RTR Reserved Reset value xxxlxxxlxlx xxlx ><,DLC[3:0],0.28402656,0.28402656,0.7973355,0.7973355,0.28402656,True,True,0.0,0.003708281829419069,0.7004692554473877,0.6694571305669578,Partial,0.7973355,True,True,0.0,0.375,0.8354120254516602,0.7339285790920258,Pass,0.28402656,True,True,0.0,0.003708281829419069,0.7004692554473877,0.6694571305669578,Partial,0.7973355,True,True,0.0,0.375,0.8354120254516602,0.7339285790920258,Pass
stm32f405,What is the description of OTG_HS_DAINTMSK register from OTG_HS_DEVICE peripheral for STM32F405 microcontroller?,"OTG_HS all endpoints interrupt mask
          register",OTG_HS all endpoints interrupt mask register (OTG_HS_DAINTMSK) on page 1454,OTG_HS all endpoints interrupt mask register (OTG_HS_DAINTMSK) on page 1454,OTG_HS all endpoints interrupt mask register (OTG_HS_DAINTMSK) on page 1454,OTG_HS all endpoints interrupt mask register (OTG_HS_DAINTMSK) on page 1454,0.9166289,0.9166289,0.9166289,0.9166289,0.9166289,True,True,0.7499999999999999,0.52,0.8409863710403442,0.8979794005155565,Pass,0.9166289,True,True,0.7499999999999999,0.52,0.8409863710403442,0.8979794005155565,Pass,0.9166289,True,True,0.7499999999999999,0.52,0.8409863710403442,0.8979794005155565,Pass,0.9166289,True,True,0.7499999999999999,0.52,0.8409863710403442,0.8979794005155565,Pass
stm32f405,What is the bit_width of FB11 field from F23R2 register from CAN2 peripheral for STM32F405 microcontroller?,1,16,10,16,10,0.4854614,0.4854614,0.61559385,0.61559385,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the description of PINC field from S6CR register from DMA2 peripheral for STM32F405 microcontroller?,Peripheral increment mode,0x0054 DMA_S6PFCR Resetvalue O 0 0 0 0 O 0 0 0 0 0 0 0 0 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O,0x0054 PINC Resetvalue O 0 0 0 0 0 0 0 0 0 O 0 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O,0x0054 DMA_S6PFCR Resetvalue O 0 0 0 0 O 0 0 0 0 0 0 0 0 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O 0 0 0 O 0 O,0x0054 PINC Resetvalue O 0 0 0 0 0 0 0 0 0 O 0 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 O 0 0 O,0.1528016,0.1528016,0.22254805,0.22254805,0.1528016,False,True,0.0,0.00649350649350644,0.6865529417991638,0.36094769674849203,Fail,0.22254805,False,True,0.0,0.006237006237006182,0.6770963668823242,0.36300370797762754,Fail,0.1528016,False,True,0.0,0.00649350649350644,0.6865529417991638,0.36094769674849203,Fail,0.22254805,False,True,0.0,0.006237006237006182,0.6770963668823242,0.36300370797762754,Fail
stm32f405,What is the bit_width of NAK field from OTG_HS_HCINT0 register from OTG_HS_HOST peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the description of DBW field from GCR register from LTDC peripheral for STM32F405 microcontroller?,Dither Blue Width,1-bit or 2-bit interface for data transfer.,DBUF Write Enable,1-bit or 2-bit interface for data transfer.,DBUF Write Enable,0.19005652,0.19005652,0.0155881755,0.0155881755,0.19005652,False,True,0.0,0.18604651162790697,0.8004067540168762,0.38886616456993794,Fail,0.0155881755,False,True,0.0,0.11764705882352944,0.8218868970870972,0.379944796279511,Fail,0.19005652,False,True,0.0,0.18604651162790697,0.8004067540168762,0.38886616456993794,Fail,0.0155881755,False,True,0.0,0.11764705882352944,0.8218868970870972,0.379944796279511,Fail
stm32f405,What is the base address of I2S2ext peripheral for STM32F405 microcontroller?,0x40003400,0x4000 6400,0x4000 5800,0x4000 6400,0x4000 5800,0.7766498,0.7766498,0.8377512,0.8377512,0.7766498,False,False,0.0,0.8181818181818181,0.9340304732322693,0.2198461505499753,Fail,0.8377512,False,False,0.0,0.7272727272727273,0.8959019184112549,0.21263648461211812,Fail,0.7766498,False,False,0.0,0.8181818181818181,0.9340304732322693,0.2198461505499753,Fail,0.8377512,False,False,0.0,0.7272727272727273,0.8959019184112549,0.21263648461211812,Fail
stm32f405,What is the bit_width of JAUTO field from CR1 register from ADC1 peripheral for STM32F405 microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385,0.61559385,True,False,0.0,0.5,0.9992112517356873,0.5056613802909851,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992112517356873,0.5056613802909851,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the bit_offset of BS3 field from BSRR register from GPIOA peripheral for STM32F405 microcontroller?,3,24,12,24,12,0.60801494,0.60801494,0.65279293,0.65279293,0.60801494,False,False,0.0,0.0,0.9995294213294983,0.1803301602602005,Fail,0.65279293,False,False,0.0,0.0,0.999594509601593,0.1825788229703903,Fail,0.60801494,False,False,0.0,0.0,0.9995294213294983,0.1803301602602005,Fail,0.65279293,False,False,0.0,0.0,0.999594509601593,0.1825788229703903,Fail
stm32f405,What is the bit_offset of FB2 field from F6R1 register from CAN1 peripheral for STM32F405 microcontroller?,2,11,12,11,12,0.5840522,0.5840522,0.6423191,0.6423191,0.5840522,False,False,0.0,0.0,0.9992952942848206,0.1790969043970108,Fail,0.6423191,True,False,0.0,0.5,0.9993381500244141,0.5070166766643524,Partial,0.5840522,False,False,0.0,0.0,0.9992952942848206,0.1790969043970108,Fail,0.6423191,True,False,0.0,0.5,0.9993381500244141,0.5070166766643524,Partial
stm32f405,List all the registers of OTG_FS_HOST peripheral for STM32F405 microcontroller.,"FS_HCFG, HFIR, FS_HFNUM, FS_HPTXSTS, HAINT, HAINTMSK, FS_HPRT, FS_HCCHAR0, FS_HCCHAR1, FS_HCCHAR2, FS_HCCHAR3, FS_HCCHAR4, FS_HCCHAR5, FS_HCCHAR6, FS_HCCHAR7, FS_HCINT0, FS_HCINT1, FS_HCINT2, FS_HCINT3, FS_HCINT4, FS_HCINT5, FS_HCINT6, FS_HCINT7, FS_HCINTMSK0, FS_HCINTMSK1, FS_HCINTMSK2, FS_HCINTMSK3, FS_HCINTMSK4, FS_HCINTMSK5, FS_HCINTMSK6, FS_HCINTMSK7, FS_HCTSIZ0, FS_HCTSIZ1, FS_HCTSIZ2, FS_HCTSIZ3, FS_HCTSIZ4, FS_HCTSIZ5, FS_HCTSIZ6, FS_HCTSIZ7","OTG_FS_HCFG, OTG_FS_HFIR, OTG_FS_HFNUM, OTG_FS_HPTXSTS, OTG_FS_HAINT, OTG_FS_HAINTMSK, OTG_FS_HPRT","HCFG, HFIR, HFNUM, HPTXSTS, HAINT, HAINTMSK, HPRT, HCINTF, HCINTMSK, HFIM, HFNUM, HFINET, HFSOF, HFREM, HF [/INST] HFIR, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, H","OTG_FS_HCFG, OTG_FS_HFIR, OTG_FS_HFNUM, OTG_FS_HPTXSTS, OTG_FS_HAINT, OTG_FS_HAINTMSK, OTG_FS_HPRT","HCFG, HFIR, HFNUM, HPTXSTS, HAINT, HAINTMSK, HPRT, HCINTF, HCINTMSK, HFIM, HFNUM, HFINET, HFSOF, HFREM, HF [/INST] HFIR, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, HFSOF, HFREM, HF, HFNUM, HFINET, H",0.7260126,0.7260126,0.7136874,0.7136874,0.7260126,False,True,0.0,0.16114790286975722,0.8556795716285706,0.4227099602651386,Fail,0.7136874,False,True,0.028037383177570097,0.22499999999999998,0.784020185470581,0.42014487545066903,Fail,0.7260126,False,True,0.0,0.16114790286975722,0.8556795716285706,0.4227099602651386,Fail,0.7136874,False,True,0.028037383177570097,0.22499999999999998,0.784020185470581,0.42014487545066903,Fail
stm32f405,What is the bit_width of FB11 field from F17R2 register from CAN1 peripheral for STM32F405 microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385,0.61559385,True,False,0.0,0.5,0.9992112517356873,0.5056613802909851,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.61559385,True,False,0.0,0.5,0.9992112517356873,0.5056613802909851,Partial,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the description of DCRST field from ACR register from FLASH peripheral for STM32F405 microcontroller?,Data cache reset,Data cache reset,Data cache reset,Data cache reset,Data cache reset,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass
stm32f405,What is the bit_offset of FB21 field from F12R2 register from CAN1 peripheral for STM32F405 microcontroller?,21,21,21,21,21,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass
stm32f405,What is the description of LBDL field from CR2 register from USART6 peripheral for STM32F405 microcontroller?,lin break detection length,LBDL Reset Value,LBDIE Interrupt Enable,LBDL Reset Value,LBDIE Interrupt Enable,0.16996455,0.16996455,0.18800008,0.18800008,0.16996455,False,True,0.0,0.1923076923076923,0.8600956797599792,0.3971279641756645,Fail,0.18800008,False,True,0.0,0.15384615384615385,0.8269619941711426,0.39113661096646235,Fail,0.16996455,False,True,0.0,0.1923076923076923,0.8600956797599792,0.3971279641756645,Fail,0.18800008,False,True,0.0,0.15384615384615385,0.8269619941711426,0.39113661096646235,Fail
stm32f405,What is the description of FB28 field from F8R2 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,1633/1757,Filter bits,1633/1757,Filter bits,0.031815268,0.031815268,1.0,1.0,0.031815268,False,True,0.0,0.0,0.801140308380127,0.3717618096619844,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.031815268,False,True,0.0,0.0,0.801140308380127,0.3717618096619844,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the description of THREAD field from FPCCR register from FPU peripheral for STM32F405 microcontroller?,THREAD,Threading support.,Threading support field.,Threading support.,Threading support field.,0.54554296,0.54554296,0.5100367,0.5100367,0.54554296,True,True,0.0,0.05555555555555558,0.8342674374580383,0.7051950411664115,Pass,0.5100367,True,True,0.0,0.04166666666666663,0.8095024228096008,0.6990105321009955,Partial,0.54554296,True,True,0.0,0.05555555555555558,0.8342674374580383,0.7051950411664115,Pass,0.5100367,True,True,0.0,0.04166666666666663,0.8095024228096008,0.6990105321009955,Partial
stm32f405,What is the description of CWCKCFG field from SAI_ACLRFR register from SAI1 peripheral for STM32F405 microcontroller?,"Clear wrong clock configuration
              flag",Mute detection. This bit is read only.,Clock Stable Flag. This bit is read only.,Mute detection. This bit is read only.,Clock Stable Flag. This bit is read only.,0.10474725,0.10474725,0.6577095,0.6577095,0.10474725,False,True,0.0,0.19999999999999996,0.76319819688797,0.37971709206700327,Fail,0.6577095,False,True,0.15384615384615385,0.24,0.7764700651168823,0.4421252145033617,Fail,0.10474725,False,True,0.0,0.19999999999999996,0.76319819688797,0.37971709206700327,Fail,0.6577095,False,True,0.15384615384615385,0.24,0.7764700651168823,0.4421252145033617,Fail
stm32f405,What is the bit_width of FB24 field from F5R1 register from CAN1 peripheral for STM32F405 microcontroller?,1,32,10,32,10,0.49268645,0.49268645,0.61559385,0.61559385,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the bit_width of XFRSIZ field from OTG_HS_HCTSIZ1 register from OTG_HS_HOST peripheral for STM32F405 microcontroller?,19,15,16,15,16,0.7745202,0.7745202,0.75430214,0.75430214,0.7745202,False,False,0.0,0.5,0.99974524974823,0.21368779838085172,Fail,0.75430214,False,False,0.0,0.5,0.9998703598976135,0.21269566118717192,Fail,0.7745202,False,False,0.0,0.5,0.99974524974823,0.21368779838085172,Fail,0.75430214,False,False,0.0,0.5,0.9998703598976135,0.21269566118717192,Fail
stm32f405,What is the description of AFRL4 field from AFRL register from GPIOH peripheral for STM32F405 microcontroller?,"Alternate function selection for port x
              bit y (y = 0..7)",0x0 ACCMOD 0x0 DATLAT Dont care CLKDIV Dont care BUSTURN Time between NEx high to NEx low (BUSTURN HCLK) DATAST Duration of the second access phase (DATAST HCLK cycles) for write accesses. ADDHLD Dont care Duration of the first access phase (ADDSET HCLK cycles) for write ADDSET[3:0] accesses. Minimum value for ADDSET is 0.,0x0 ACCMOD 0x0 DATLAT Dont care CLKDIV Dont care BUSTURN Time between NEx high to NEx low (BUSTURN HCLK) DATAST Duration of the second access phase (DATAST HCLK cycles) for write accesses. ADDHLD Dont care Duration of the first access phase (ADDSET HCLK cycles) for write ADDSET[3:0] accesses. Minimum value for ADDSET is 0.,0x0 ACCMOD 0x0 DATLAT Dont care CLKDIV Dont care BUSTURN Time between NEx high to NEx low (BUSTURN HCLK) DATAST Duration of the second access phase (DATAST HCLK cycles) for write accesses. ADDHLD Dont care Duration of the first access phase (ADDSET HCLK cycles) for write ADDSET[3:0] accesses. Minimum value for ADDSET is 0.,0x0 ACCMOD 0x0 DATLAT Dont care CLKDIV Dont care BUSTURN Time between NEx high to NEx low (BUSTURN HCLK) DATAST Duration of the second access phase (DATAST HCLK cycles) for write accesses. ADDHLD Dont care Duration of the first access phase (ADDSET HCLK cycles) for write ADDSET[3:0] accesses. Minimum value for ADDSET is 0.,0.2522964,0.2522964,0.2522964,0.2522964,0.2522964,False,False,0.030769230769230767,0.13761467889908252,0.7434160113334656,0.13716180120628316,Fail,0.2522964,False,False,0.030769230769230767,0.13761467889908252,0.7434160113334656,0.13716180120628316,Fail,0.2522964,False,False,0.030769230769230767,0.13761467889908252,0.7434160113334656,0.13716180120628316,Fail,0.2522964,False,False,0.030769230769230767,0.13761467889908252,0.7434160113334656,0.13716180120628316,Fail
stm32f405,What is the bit_offset of IV88 field from IV1LR register from CRYP peripheral for STM32F405 microcontroller?,7,0x48,0x38,0x48,0x38,0.3804428,0.3804428,0.376747,0.376747,0.3804428,False,False,0.0,0.0,0.8574863076210022,0.14764508605003357,Fail,0.376747,False,False,0.0,0.0,0.8581435084342957,0.1475588768720627,Fail,0.3804428,False,False,0.0,0.0,0.8574863076210022,0.14764508605003357,Fail,0.376747,False,False,0.0,0.0,0.8581435084342957,0.1475588768720627,Fail
stm32f405,What is the bit_width of MODER9 field from MODER register from GPIOH peripheral for STM32F405 microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563,0.80541563,False,False,0.0,0.0,0.999797523021698,0.19024040997028352,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.999797523021698,0.19024040997028352,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f405,What is the description of MINC field from S3CR register from DMA2 peripheral for STM32F405 microcontroller?,Memory increment mode,-,-,-,-,-0.05054256,-0.05054256,-0.05054256,-0.05054256,-0.05054256,False,True,0.0,0.0,0.8287568092346191,0.3717863934114575,Fail,-0.05054256,False,True,0.0,0.0,0.8287568092346191,0.3717863934114575,Fail,-0.05054256,False,True,0.0,0.0,0.8287568092346191,0.3717863934114575,Fail,-0.05054256,False,True,0.0,0.0,0.8287568092346191,0.3717863934114575,Fail
stm32f405,What is the description of CT field from S2CR register from DMA2 peripheral for STM32F405 microcontroller?,"Current target (only in double buffer
              mode)",10.2 DMA channel selection,-,10.2 DMA channel selection,-,0.23495314,0.23495314,-0.02288054,-0.02288054,0.23495314,False,True,0.0,0.1228070175438597,0.769346296787262,0.3832899521578822,Fail,-0.02288054,False,True,0.0,0.0,0.7555543780326843,0.3621891297399997,Fail,0.23495314,False,True,0.0,0.1228070175438597,0.769346296787262,0.3832899521578822,Fail,-0.02288054,False,True,0.0,0.0,0.7555543780326843,0.3621891297399997,Fail
stm32f405,What is the bit_offset of b14 field from K3RR register from CRYP peripheral for STM32F405 microcontroller?,14,14,14,14,14,0.99999994,0.99999994,0.99999994,0.99999994,0.99999994,True,True,1.0,1.0,0.9999997019767761,0.9999999523162842,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,0.9999997019767761,0.9999999523162842,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass
stm32f405,What is the bit_offset of PKTDRPSTS field from OTG_HS_DIEPINT1 register from OTG_HS_DEVICE peripheral for STM32F405 microcontroller?,11,15,15,15,15,0.666786,0.666786,0.666786,0.666786,0.666786,False,False,0.0,0.5,0.9996574521064758,0.20828791856765747,Fail,0.666786,False,False,0.0,0.5,0.9996572732925415,0.2082878917455673,Fail,0.666786,False,False,0.0,0.5,0.9996574521064758,0.20828791856765747,Fail,0.666786,False,False,0.0,0.5,0.9996572732925415,0.2082878917455673,Fail
stm32f405,What is the bit_width of WDGTB0 field from CFR register from WWDG peripheral for STM32F405 microcontroller?,1,0x02,2,0x02,2,0.39111978,0.39111978,0.80541563,0.80541563,0.39111978,False,False,0.0,0.0,0.8581026196479797,0.148271381855011,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.39111978,False,False,0.0,0.0,0.8581026196479797,0.148271381855011,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f405,What is the bit_width of MPSIZ field from DOEPCTL3 register from OTG_FS_DEVICE peripheral for STM32F405 microcontroller?,11,128,16,128,16,0.6045475,0.6045475,0.5957118,0.5957118,0.6045475,False,False,0.0,0.33333333333333337,0.9997659921646118,0.19685894052187602,Fail,0.5957118,False,False,0.0,0.5,0.9997028112411499,0.20474101305007933,Fail,0.6045475,False,False,0.0,0.33333333333333337,0.9997659921646118,0.19685894052187602,Fail,0.5957118,False,False,0.0,0.5,0.9997028112411499,0.20474101305007933,Fail
stm32f405,What is the bit_width of PRODUCT_ID field from FS_CID register from OTG_FS_GLOBAL peripheral for STM32F405 microcontroller?,32,128,128,128,128,0.6433123,0.6433123,0.6433123,0.6433123,0.6433123,False,False,0.0,0.33333333333333337,0.9996486902236938,0.19877958397070566,Fail,0.6433123,False,False,0.0,0.33333333333333337,0.9996485710144043,0.19877956608931224,Fail,0.6433123,False,False,0.0,0.33333333333333337,0.9996486902236938,0.19877958397070566,Fail,0.6433123,False,False,0.0,0.33333333333333337,0.9996485710144043,0.19877956608931224,Fail
stm32f405,What is the bit_width of b55 field from K3LR register from CRYP peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,List all the fields of TRISE register from I2C2 peripheral for STM32F405 microcontroller.,TRISE,"TRISENSE, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TR","TRISENS, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TR","TRISENSE, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TRISENSEEN, TR","TRISENS, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TRISENSEN, TR",0.4343502,0.4343502,0.35655123,0.35655123,0.4343502,True,True,0.0,0.0032552083333333703,0.6734876036643982,0.6729034105936686,Partial,0.35655123,True,True,0.0,0.0035511363636363535,0.6659470796585083,0.6678971802646463,Partial,0.4343502,True,True,0.0,0.0032552083333333703,0.6734876036643982,0.6729034105936686,Partial,0.35655123,True,True,0.0,0.0035511363636363535,0.6659470796585083,0.6678971802646463,Partial
stm32f405,What is the bit_width of XACTPOS field from OTG_HS_HCSPLT4 register from OTG_HS_HOST peripheral for STM32F405 microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563,0.80541563,False,False,0.0,0.0,0.999797523021698,0.19024040997028352,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.999797523021698,0.19024040997028352,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f405,What is the bit_width of FB30 field from F3R1 register from CAN1 peripheral for STM32F405 microcontroller?,1,30,30,30,30,0.5095481,0.5095481,0.5095481,0.5095481,0.5095481,False,False,0.0,0.0,0.9988794326782227,0.17530932128429413,Fail,0.5095481,False,False,0.0,0.0,0.9988795518875122,0.17530933916568756,Fail,0.5095481,False,False,0.0,0.0,0.9988794326782227,0.17530932128429413,Fail,0.5095481,False,False,0.0,0.0,0.9988795518875122,0.17530933916568756,Fail
stm32f405,What is the address_offset of F16R1 register from CAN1 peripheral for STM32F405 microcontroller?,0x2c0,0x18,0x10,0x18,0x10,0.6233001,0.6233001,0.6631789,0.6631789,0.6233001,False,False,0.0,0.4,0.8573580384254456,0.1797687095403671,Fail,0.6631789,False,False,0.0,0.6,0.8815200328826904,0.19538695096969602,Fail,0.6233001,False,False,0.0,0.4,0.8573580384254456,0.1797687095403671,Fail,0.6631789,False,False,0.0,0.6,0.8815200328826904,0.19538695096969602,Fail
stm32f405,What is the bit_offset of SSI field from CR1 register from SPI2 peripheral for STM32F405 microcontroller?,8,20,10,20,10,0.6506514,0.6506514,0.70526737,0.70526737,0.6506514,False,False,0.0,0.0,0.9990531802177429,0.18239054679870606,Fail,0.70526737,False,False,0.0,0.0,0.9998614192008972,0.18524258136749266,Fail,0.6506514,False,False,0.0,0.0,0.9990531802177429,0.18239054679870606,Fail,0.70526737,False,False,0.0,0.0,0.9998614192008972,0.18524258136749266,Fail
stm32f405,What is the description of GONAKEFFM field from OTG_HS_GINTMSK register from OTG_HS_GLOBAL peripheral for STM32F405 microcontroller?,"Global OUT NAK effective
              mask",GONAKEFFM Mask for GONAKEFFM Interrupt in OTG_HS_GINTSTS Register from OTG_HS_GLOBAL peripheral for STM32F405 microcontroller.,GONAKEFFM Mask for GONAKEFFM Interrupt in OTG_HS_GINTSTS Register,GONAKEFFM Mask for GONAKEFFM Interrupt in OTG_HS_GINTSTS Register from OTG_HS_GLOBAL peripheral for STM32F405 microcontroller.,GONAKEFFM Mask for GONAKEFFM Interrupt in OTG_HS_GINTSTS Register,0.30895627,0.30895627,0.35912278,0.35912278,0.30895627,False,True,0.10526315789473682,0.1507936507936508,0.7236208319664001,0.40258325218606617,Fail,0.35912278,False,True,0.15384615384615385,0.19999999999999996,0.7305593490600586,0.4183092722755212,Fail,0.30895627,False,True,0.10526315789473682,0.1507936507936508,0.7236208319664001,0.40258325218606617,Fail,0.35912278,False,True,0.15384615384615385,0.19999999999999996,0.7305593490600586,0.4183092722755212,Fail
stm32f405,What is the bit_offset of FB8 field from F18R2 register from CAN1 peripheral for STM32F405 microcontroller?,8,28,28,28,28,0.6536318,0.6536318,0.6536318,0.6536318,0.6536318,True,False,0.0,0.5,0.9996996521949768,0.5076365381479263,Partial,0.6536318,True,False,0.0,0.5,0.9996997714042664,0.5076365560293198,Partial,0.6536318,True,False,0.0,0.5,0.9996996521949768,0.5076365381479263,Partial,0.6536318,True,False,0.0,0.5,0.9996997714042664,0.5076365560293198,Partial
stm32f405,What is the bit_offset of AFRL7 field from AFRL register from GPIOD peripheral for STM32F405 microcontroller?,28,23-20,28,23-20,28,0.5331733,0.5331733,1.0000002,1.0000002,0.5331733,False,False,0.0,0.19999999999999996,0.8747844696044922,0.16787633657455445,Fail,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,0.5331733,False,False,0.0,0.19999999999999996,0.8747844696044922,0.16787633657455445,Fail,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass
stm32f405,What is the bit_width of FB15 field from F26R2 register from CAN1 peripheral for STM32F405 microcontroller?,1,1,16,1,16,1.0,1.0,0.4854614,0.4854614,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail
stm32f405,What is the bit_width of FB27 field from F16R2 register from CAN1 peripheral for STM32F405 microcontroller?,1,20,20,20,20,0.5279856,0.5279856,0.5279856,0.5279856,0.5279856,False,False,0.0,0.0,0.999381959438324,0.17630657255649565,Fail,0.5279856,False,False,0.0,0.0,0.9993820786476135,0.1763065904378891,Fail,0.5279856,False,False,0.0,0.0,0.999381959438324,0.17630657255649565,Fail,0.5279856,False,False,0.0,0.0,0.9993820786476135,0.1763065904378891,Fail
stm32f405,What is the description of DATA4 field from TDH2R register from CAN1 peripheral for STM32F405 microcontroller?,DATA4,DATA4 of Message Buffer 2 Receive Data High Register.,DATA4 of Message Buffer 2 Receive FIFO Peek Register.,DATA4 of Message Buffer 2 Receive Data High Register.,DATA4 of Message Buffer 2 Receive FIFO Peek Register.,0.42119646,0.42119646,0.3642257,0.3642257,0.42119646,True,True,0.19999999999999998,0.09433962264150941,0.8573691844940186,0.7443821818423721,Pass,0.3642257,True,True,0.19999999999999998,0.09433962264150941,0.8544541001319885,0.7410963804316972,Pass,0.42119646,True,True,0.19999999999999998,0.09433962264150941,0.8573691844940186,0.7443821818423721,Pass,0.3642257,True,True,0.19999999999999998,0.09433962264150941,0.8544541001319885,0.7410963804316972,Pass
stm32f405,What is the description of UDIS field from CR1 register from TIM2 peripheral for STM32F405 microcontroller?,Update disable,17.4.15 Update disable,Update disable,17.4.15 Update disable,Update disable,0.736136,0.736136,1.0000001,1.0000001,0.736136,True,True,0.8,0.6363636363636364,0.8844144344329834,0.9112871479446238,Pass,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,0.736136,True,True,0.8,0.6363636363636364,0.8844144344329834,0.9112871479446238,Pass,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32f405,What is the description of EPTYP field from FS_HCCHAR4 register from OTG_FS_HOST peripheral for STM32F405 microcontroller?,Endpoint type,"OTG_FS Host channel-x characteristics register (OTG_FS_HCCHARx) (x = 0..7, where x = Channel_number) on page 1301",Endpoint type,"OTG_FS Host channel-x characteristics register (OTG_FS_HCCHARx) (x = 0..7, where x = Channel_number) on page 1301",Endpoint type,0.17524222,0.17524222,0.9999999,0.9999999,0.17524222,False,True,0.0,0.06194690265486724,0.7960384488105774,0.38126522322407863,Fail,0.9999999,True,True,1.0,1.0,0.9999995827674866,0.9999999314546585,Pass,0.17524222,False,True,0.0,0.06194690265486724,0.7960384488105774,0.38126522322407863,Fail,0.9999999,True,True,1.0,1.0,0.9999995827674866,0.9999999314546585,Pass
stm32f405,What is the description of MBURST field from S1CR register from DMA2 peripheral for STM32F405 microcontroller?,"Memory burst transfer
              configuration",10.3.10,1 burst transfer length.,10.3.10,1 burst transfer length.,0.03060849,0.03060849,0.61264634,0.61264634,0.03060849,False,True,0.0,0.0,0.755150318145752,0.364802972227335,Fail,0.61264634,False,True,0.5,0.3877551020408163,0.7932041883468628,0.5190007004202628,Partial,0.03060849,False,True,0.0,0.0,0.755150318145752,0.364802972227335,Fail,0.61264634,False,True,0.5,0.3877551020408163,0.7932041883468628,0.5190007004202628,Partial
stm32f405,What is the description of EPNUM field from FS_HCCHAR0 register from OTG_FS_HOST peripheral for STM32F405 microcontroller?,Endpoint number,Endpoint number,Endpoint number,Endpoint number,Endpoint number,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass
stm32f405,What is the description of BR10 field from BSRR register from GPIOI peripheral for STM32F405 microcontroller?,"Port x reset bit y (y =
              0..15)",BR10 bit set/reset register (GPIOI_BSRR),BR10 bit set/reset register (GPIOI_BSRR),BR10 bit set/reset register (GPIOI_BSRR),BR10 bit set/reset register (GPIOI_BSRR),0.33431464,0.33431464,0.33431464,0.33431464,0.33431464,False,False,0.15384615384615385,0.15909090909090906,0.745023787021637,0.1671930764938568,Fail,0.33431464,False,False,0.15384615384615385,0.15909090909090906,0.745023787021637,0.1671930764938568,Fail,0.33431464,False,False,0.15384615384615385,0.15909090909090906,0.745023787021637,0.1671930764938568,Fail,0.33431464,False,False,0.15384615384615385,0.15909090909090906,0.745023787021637,0.1671930764938568,Fail
stm32f405,What is the bit_width of HUBADDR field from OTG_HS_HCSPLT10 register from OTG_HS_HOST peripheral for STM32F405 microcontroller?,7,128,128,128,128,0.58780414,0.58780414,0.58780414,0.58780414,0.58780414,False,False,0.0,0.0,0.9995555281639099,0.17932353615760804,Fail,0.58780414,False,False,0.0,0.0,0.9995555877685547,0.17932354509830475,Fail,0.58780414,False,False,0.0,0.0,0.9995555281639099,0.17932353615760804,Fail,0.58780414,False,False,0.0,0.0,0.9995555877685547,0.17932354509830475,Fail
stm32f405,What is the description of FB15 field from F8R1 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,Flexible memory controller (FMC),Filter bits,Flexible memory controller (FMC),Filter bits,0.16257061,0.16257061,1.0,1.0,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.16257061,False,True,0.0,0.21875,0.7996620535850525,0.3890153385698795,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the bit_width of FB16 field from F17R1 register from CAN1 peripheral for STM32F405 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail
stm32f405,What is the bit_offset of PR8 field from PR register from EXTI peripheral for STM32F405 microcontroller?,8,24,8,24,8,0.7101001,0.7101001,1.0,1.0,0.7101001,False,False,0.0,0.0,0.9991757869720459,0.1853813737630844,Fail,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,0.7101001,False,False,0.0,0.0,0.9991757869720459,0.1853813737630844,Fail,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass
stm32f405,What is the description of EONUM_DPID field from OTG_HS_DIEPCTL0 register from OTG_HS_DEVICE peripheral for STM32F405 microcontroller?,Even/odd frame,Endpoint Number or DPID RxSts field from DIEP0CTL register from OTG_HS_DEVICE peripheral for STM32F405 microcontroller.,EONUM/DPID for data Tx/Rx for this endpoint.,Endpoint Number or DPID RxSts field from DIEP0CTL register from OTG_HS_DEVICE peripheral for STM32F405 microcontroller.,EONUM/DPID for data Tx/Rx for this endpoint.,0.004509818,0.004509818,0.0670611,0.0670611,0.004509818,False,True,0.0,0.08403361344537819,0.7922074198722839,0.3732582845435548,Fail,0.0670611,False,True,0.0,0.18181818181818177,0.8234717845916748,0.3859647316011515,Fail,0.004509818,False,True,0.0,0.08403361344537819,0.7922074198722839,0.3732582845435548,Fail,0.0670611,False,True,0.0,0.18181818181818177,0.8234717845916748,0.3859647316011515,Fail
stm32f405,What is the bit_offset of FB4 field from F11R2 register from CAN1 peripheral for STM32F405 microcontroller?,4,11,24,11,24,0.6107167,0.6107167,0.67227113,0.67227113,0.6107167,False,False,0.0,0.0,0.9992992877960205,0.18043072819709777,Fail,0.67227113,True,False,0.0,0.5,0.9996681213378906,0.5085637748241425,Partial,0.6107167,False,False,0.0,0.0,0.9992992877960205,0.18043072819709777,Fail,0.67227113,True,False,0.0,0.5,0.9996681213378906,0.5085637748241425,Partial
stm32f405,What is the bit_offset of CXPOS field from CPSR register from LTDC peripheral for STM32F405 microcontroller?,16,0x38,16,0x38,16,0.3067976,0.3067976,1.0,1.0,0.3067976,False,False,0.0,0.0,0.8589453101158142,0.14418167620897293,Fail,1.0,True,True,1.0,1.0,0.9999997019767761,0.9999999552965165,Pass,0.3067976,False,False,0.0,0.0,0.8589453101158142,0.14418167620897293,Fail,1.0,True,True,1.0,1.0,0.9999997019767761,0.9999999552965165,Pass
stm32f405,What is the bit_offset of FSC26 field from FS1R register from CAN1 peripheral for STM32F405 microcontroller?,26,0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x10,0x1000,0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x10,0x1000,0.049964093,0.049964093,0.12060015,0.12060015,0.049964093,False,False,0.0,0.0,0.7040508389472961,0.10810583047568798,Fail,0.12060015,False,False,0.0,0.0,0.8396620154380798,0.13197930976748465,Fail,0.049964093,False,False,0.0,0.0,0.7040508389472961,0.10810583047568798,Fail,0.12060015,False,False,0.0,0.0,0.8396620154380798,0.13197930976748465,Fail
stm32f405,What is the description of FB0 field from F23R2 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,10-bit address mode for F23R2 accesses,Filter bits,10-bit address mode for F23R2 accesses,Filter bits,0.21408796,0.21408796,1.0,1.0,0.21408796,False,True,0.0,0.13157894736842102,0.8145163655281067,0.38946080035284947,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.21408796,False,True,0.0,0.13157894736842102,0.8145163655281067,0.38946080035284947,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the description of CC4OF field from SR register from TIM5 peripheral for STM32F405 microcontroller?,"Capture/Compare 4 overcapture
              flag",CC4OVF: CC4 overflow flag,CC4OVF flag,CC4OVF: CC4 overflow flag,CC4OVF flag,0.4261073,0.4261073,0.41614878,0.41614878,0.4261073,False,False,0.25,0.27083333333333337,0.7738655805587769,0.20092686812082927,Fail,0.41614878,False,False,0.3333333333333333,0.16666666666666663,0.7673919200897217,0.21091622710227964,Fail,0.4261073,False,False,0.25,0.27083333333333337,0.7738655805587769,0.20092686812082927,Fail,0.41614878,False,False,0.3333333333333333,0.16666666666666663,0.7673919200897217,0.21091622710227964,Fail
stm32f405,What is the description of FACT16 field from FA1R register from CAN2 peripheral for STM32F405 microcontroller?,Filter active,FACT16 Factor 16 Selection,Factor 16,FACT16 Factor 16 Selection,Factor 16,0.19786741,0.19786741,0.09745082,0.09745082,0.19786741,False,True,0.0,0.2692307692307693,0.8254973292350769,0.3971795082665407,Fail,0.09745082,False,True,0.0,0.3076923076923077,0.8781445026397705,0.40197883191017003,Fail,0.19786741,False,True,0.0,0.2692307692307693,0.8254973292350769,0.3971795082665407,Fail,0.09745082,False,True,0.0,0.3076923076923077,0.8781445026397705,0.40197883191017003,Fail
stm32f405,What is the bit_width of STOP field from CR1 register from I2C2 peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the description of FB20 field from F20R1 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,16-bit Flexible Data rate mode 20-bit Flexible Data rate mode,Filter bits,16-bit Flexible Data rate mode 20-bit Flexible Data rate mode,Filter bits,0.37514675,0.37514675,1.0,1.0,0.37514675,False,True,0.0,0.14754098360655743,0.804395318031311,0.3967936842167964,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.37514675,False,True,0.0,0.14754098360655743,0.804395318031311,0.3967936842167964,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the description of IPR_N1 field from IPR3 register from NVIC peripheral for STM32F405 microcontroller?,IPR_N1,I2C1 Interrupt Priority Register (NVIC_IPR3),I2C1 Interrupt Priority Register (NVIC_IPR3),I2C1 Interrupt Priority Register (NVIC_IPR3),I2C1 Interrupt Priority Register (NVIC_IPR3),0.41840822,0.41840822,0.41840822,0.41840822,0.41840822,False,True,0.0,0.09090909090909094,0.8416909575462341,0.4017195089296861,Fail,0.41840822,False,True,0.0,0.09090909090909094,0.8416909575462341,0.4017195089296861,Fail,0.41840822,False,True,0.0,0.09090909090909094,0.8416909575462341,0.4017195089296861,Fail,0.41840822,False,True,0.0,0.09090909090909094,0.8416909575462341,0.4017195089296861,Fail
stm32f405,What is the bit_offset of MODER15 field from MODER register from GPIOK peripheral for STM32F405 microcontroller?,30,15,15,15,15,0.7203963,0.7203963,0.7203963,0.7203963,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail
stm32f405,What is the bit_width of PTXQSAV field from OTG_HS_HPTXSTS register from OTG_HS_HOST peripheral for STM32F405 microcontroller?,8,16,1,16,1,0.70901346,0.70901346,0.605199,0.605199,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.605199,False,False,0.0,0.0,0.9992081522941589,0.18014117181301117,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.605199,False,False,0.0,0.0,0.9992081522941589,0.18014117181301117,Fail
stm32f405,What is the bit_offset of CC4OF field from SR register from TIM5 peripheral for STM32F405 microcontroller?,12,20,20,20,20,0.7165746,0.7165746,0.7165746,0.7165746,0.7165746,False,False,0.0,0.0,0.9995283484458923,0.18575798273086547,Fail,0.7165746,False,False,0.0,0.0,0.9995283484458923,0.18575798273086547,Fail,0.7165746,False,False,0.0,0.0,0.9995283484458923,0.18575798273086547,Fail,0.7165746,False,False,0.0,0.0,0.9995283484458923,0.18575798273086547,Fail
stm32f405,What is the bit_width of TIM6RST field from APB1RSTR register from RCC peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_offset of FB10 field from F19R2 register from CAN1 peripheral for STM32F405 microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_offset of POS field from CR1 register from I2C2 peripheral for STM32F405 microcontroller?,11,11,10,11,10,0.9999999,0.9999999,0.7633587,0.7633587,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.7633587,False,False,0.0,0.5,0.9998132586479187,0.2131399244070053,Fail,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.7633587,False,False,0.0,0.5,0.9998132586479187,0.2131399244070053,Fail
stm32f405,What is the description of FB1 field from F26R1 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,10-bit data field for frame format 1.,Filter bits,10-bit data field for frame format 1.,Filter bits,0.3466195,0.3466195,1.0,1.0,0.3466195,False,True,0.0,0.16216216216216217,0.8280699253082275,0.39964957124478107,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.3466195,False,True,0.0,0.16216216216216217,0.8280699253082275,0.39964957124478107,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the address_offset of PSC register from TIM6 peripheral for STM32F405 microcontroller?,0x28,0x10,0x14,0x10,0x14,0.74907047,0.74907047,0.82740915,0.82740915,0.74907047,False,False,0.0,0.5,0.939458966255188,0.20337236821651458,Fail,0.82740915,False,False,0.0,0.5,0.9691039323806763,0.2117360472679138,Fail,0.74907047,False,False,0.0,0.5,0.939458966255188,0.20337236821651458,Fail,0.82740915,False,False,0.0,0.5,0.9691039323806763,0.2117360472679138,Fail
stm32f405,What is the base address of NVIC_STIR peripheral for STM32F405 microcontroller?,0xe000ef00,0xE000E200,0xE000E200,0xE000E200,0xE000E200,0.90917027,0.90917027,0.90917027,0.90917027,0.90917027,False,False,0.0,0.7,0.8812061548233032,0.21263943672180177,Fail,0.90917027,False,False,0.0,0.7,0.8812061548233032,0.21263943672180177,Fail,0.90917027,False,False,0.0,0.7,0.8812061548233032,0.21263943672180177,Fail,0.90917027,False,False,0.0,0.7,0.8812061548233032,0.21263943672180177,Fail
stm32f405,What is the bit_width of ETF field from SMCR register from TIM3 peripheral for STM32F405 microcontroller?,4,12,1,12,1,0.6974304,0.6974304,0.768664,0.768664,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32f405,What is the description of ONEBIT field from CR3 register from USART2 peripheral for STM32F405 microcontroller?,"One sample bit method
              enable",Sets the One-bit mode for USART2. 0x0: One-bit mode disabled 0x1: One-bit mode enabled.,"1-bit sampling during transmission/reception, and to detect a single bit time. 0x0: 1-bit sampling during transmission/reception, and to detect a single bit time. 0x1: 3-bit sampling during transmission/reception, and to detect a single bit time.",Sets the One-bit mode for USART2. 0x0: One-bit mode disabled 0x1: One-bit mode enabled.,"1-bit sampling during transmission/reception, and to detect a single bit time. 0x0: 1-bit sampling during transmission/reception, and to detect a single bit time. 0x1: 3-bit sampling during transmission/reception, and to detect a single bit time.",0.41989183,0.41989183,0.5297989,0.5297989,0.41989183,False,True,0.0,0.26436781609195403,0.7648648023605347,0.39894270287162953,Fail,0.5297989,False,True,0.049999999999999996,0.1382113821138211,0.7379570007324219,0.40409406546170146,Fail,0.41989183,False,True,0.0,0.26436781609195403,0.7648648023605347,0.39894270287162953,Fail,0.5297989,False,True,0.049999999999999996,0.1382113821138211,0.7379570007324219,0.40409406546170146,Fail
stm32f405,What is the bit_offset of BS1 field from BSRR register from GPIOF peripheral for STM32F405 microcontroller?,1,12,12,12,12,0.58160675,0.58160675,0.58160675,0.58160675,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial
stm32f405,What is the address_offset of BKP16R register from RTC peripheral for STM32F405 microcontroller?,0x90,0x3c,0x38,0x3c,0x38,0.6390247,0.6390247,0.6624359,0.6624359,0.6390247,False,False,0.0,0.5,0.8745743036270142,0.18813737928867338,Fail,0.6624359,False,False,0.0,0.5,0.9572824239730835,0.2017141580581665,Fail,0.6390247,False,False,0.0,0.5,0.8745743036270142,0.18813737928867338,Fail,0.6624359,False,False,0.0,0.5,0.9572824239730835,0.2017141580581665,Fail
stm32f405,What is the bit_offset of TSINSEL field from TSTR register from RTC peripheral for STM32F405 microcontroller?,17,15,0x1c,15,0x1c,0.86374617,0.86374617,0.15115602,0.15115602,0.86374617,False,False,0.0,0.5,0.9996541738510132,0.2181354343891144,Fail,0.15115602,False,False,0.0,0.25,0.8079112768173218,0.14124449267983435,Fail,0.86374617,False,False,0.0,0.5,0.9996541738510132,0.2181354343891144,Fail,0.15115602,False,False,0.0,0.25,0.8079112768173218,0.14124449267983435,Fail
stm32f405,What is the bit_offset of CTSIE field from CR3 register from USART3 peripheral for STM32F405 microcontroller?,10,10,12,10,12,1.0,1.0,0.68204635,0.68204635,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.68204635,False,False,0.0,0.5,0.9998580813407898,0.20908102989196778,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.68204635,False,False,0.0,0.5,0.9998580813407898,0.20908102989196778,Fail
stm32f405,What is the description of FB5 field from F10R1 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,10-bit addressing mode for CAN2 peripheral,Filter bits,10-bit addressing mode for CAN2 peripheral,Filter bits,0.2223219,0.2223219,1.0,1.0,0.2223219,False,True,0.0,0.11904761904761907,0.8260371088981628,0.390974042174362,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.2223219,False,True,0.0,0.11904761904761907,0.8260371088981628,0.390974042174362,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the bit_offset of CHLEN field from I2SCFGR register from SPI4 peripheral for STM32F405 microcontroller?,0,20-16 CHLEN Dont care 19-16 15-8 7-4 3-0 Bit name Value to set Reserved 0x0 ACCMOD 0x0 DATLAT Dont care CLKDIV Dont care BUSTURN Time between NEx high to NEx low (BUSTURN HCLK) DATAST Duration of the second access phase (DATAST HCLK cycles) for write accesses. ADDHLD Dont care Duration of the first access phase (ADDSET HCLK cycles) for write ADDSET[3:0] accesses. Minimum value for ADDSET is 0.,20,20-16 CHLEN Dont care 19-16 15-8 7-4 3-0 Bit name Value to set Reserved 0x0 ACCMOD 0x0 DATLAT Dont care CLKDIV Dont care BUSTURN Time between NEx high to NEx low (BUSTURN HCLK) DATAST Duration of the second access phase (DATAST HCLK cycles) for write accesses. ADDHLD Dont care Duration of the first access phase (ADDSET HCLK cycles) for write ADDSET[3:0] accesses. Minimum value for ADDSET is 0.,20,0.15854073,0.15854073,0.5008252,0.5008252,0.15854073,True,True,0.0,0.0024999999999999467,0.7665077447891235,0.673028198003769,Partial,0.5008252,True,False,0.0,0.5,0.9793744683265686,0.4969474315643311,Fail,0.15854073,True,True,0.0,0.0024999999999999467,0.7665077447891235,0.673028198003769,Partial,0.5008252,True,False,0.0,0.5,0.9793744683265686,0.4969474315643311,Fail
stm32f405,What is the description of FB1 field from F21R1 register from CAN1 peripheral for STM32F405 microcontroller?,Filter bits,Flexible data rate for bit 1,Filter bits,Flexible data rate for bit 1,Filter bits,0.45539635,0.45539635,1.0,1.0,0.45539635,False,True,0.0,0.3571428571428571,0.8471671342849731,0.41770203070981166,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.45539635,False,True,0.0,0.3571428571428571,0.8471671342849731,0.41770203070981166,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the bit_width of AFRH10 field from AFRH register from GPIOH peripheral for STM32F405 microcontroller?,4,16,16,16,16,0.63828933,0.63828933,0.63828933,0.63828933,0.63828933,False,False,0.0,0.0,0.999462366104126,0.18183382153511046,Fail,0.63828933,False,False,0.0,0.0,0.999462366104126,0.18183382153511046,Fail,0.63828933,False,False,0.0,0.0,0.999462366104126,0.18183382153511046,Fail,0.63828933,False,False,0.0,0.0,0.999462366104126,0.18183382153511046,Fail
stm32f405,What is the description of XFRC field from OTG_HS_DOEPINT6 register from OTG_HS_DEVICE peripheral for STM32F405 microcontroller?,"Transfer completed
              interrupt",XFRC: Transmit FIFO Empty Interrupt Clear,Xfer complete for OUT endpoint 6.,XFRC: Transmit FIFO Empty Interrupt Clear,Xfer complete for OUT endpoint 6.,0.4928292,0.4928292,0.2058352,0.2058352,0.4928292,False,True,0.2222222222222222,0.19047619047619047,0.7298690676689148,0.43809007429887376,Fail,0.2058352,False,True,0.0,0.4285714285714286,0.7419626116752625,0.3930147228496415,Fail,0.4928292,False,True,0.2222222222222222,0.19047619047619047,0.7298690676689148,0.43809007429887376,Fail,0.2058352,False,True,0.0,0.4285714285714286,0.7419626116752625,0.3930147228496415,Fail
stm32f405,What is the address_offset of CR2 register from USART2 peripheral for STM32F405 microcontroller?,0x10,0x24,0x24,0x24,0x24,0.7079176,0.7079176,0.7079176,0.7079176,0.7079176,False,False,0.0,0.5,0.9537148475646973,0.20345310568809508,Fail,0.7079176,False,False,0.0,0.5,0.9537148475646973,0.20345310568809508,Fail,0.7079176,False,False,0.0,0.5,0.9537148475646973,0.20345310568809508,Fail,0.7079176,False,False,0.0,0.5,0.9537148475646973,0.20345310568809508,Fail
stm32f405,What is the bit_offset of FB19 field from F10R2 register from CAN1 peripheral for STM32F405 microcontroller?,19,19,19,19,19,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f405,What is the bit_width of b118 field from K2LR register from CRYP peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_offset of MBURST field from S1CR register from DMA2 peripheral for STM32F405 microcontroller?,23,28,128,28,128,0.7456803,0.7456803,0.5823701,0.5823701,0.7456803,False,False,0.0,0.5,0.9994211196899414,0.21219718158245088,Fail,0.5823701,False,False,0.0,0.33333333333333337,0.9996031522750854,0.19572564462820688,Fail,0.7456803,False,False,0.0,0.5,0.9994211196899414,0.21219718158245088,Fail,0.5823701,False,False,0.0,0.33333333333333337,0.9996031522750854,0.19572564462820688,Fail
stm32f405,What is the bit_width of MR9 field from IMR register from EXTI peripheral for STM32F405 microcontroller?,1,1,12,1,12,1.0,1.0,0.58160675,0.58160675,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial
stm32f405,What is the bit_width of FB11 field from F22R2 register from CAN2 peripheral for STM32F405 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail
stm32f405,What is the bit_offset of OC3FE field from CCMR2_Output register from TIM3 peripheral for STM32F405 microcontroller?,2,10,10,10,10,0.6143246,0.6143246,0.6143246,0.6143246,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail
stm32f405,What is the bit_offset of PINCOS field from S5CR register from DMA1 peripheral for STM32F405 microcontroller?,15,0x100,28,0x100,28,0.18762067,0.18762067,0.6895826,0.6895826,0.18762067,False,False,0.0,0.19999999999999996,0.8487931489944458,0.14670000582933426,Fail,0.6895826,False,False,0.0,0.0,0.9994605779647827,0.18439821600914003,Fail,0.18762067,False,False,0.0,0.19999999999999996,0.8487931489944458,0.14670000582933426,Fail,0.6895826,False,False,0.0,0.0,0.9994605779647827,0.18439821600914003,Fail
stm32f405,What is the bit_offset of EPDIR field from OTG_HS_HCCHAR4 register from OTG_HS_HOST peripheral for STM32F405 microcontroller?,15,28,28,28,28,0.6895826,0.6895826,0.6895826,0.6895826,0.6895826,False,False,0.0,0.0,0.9994605779647827,0.18439821600914003,Fail,0.6895826,False,False,0.0,0.0,0.9994605779647827,0.18439821600914003,Fail,0.6895826,False,False,0.0,0.0,0.9994605779647827,0.18439821600914003,Fail,0.6895826,False,False,0.0,0.0,0.9994605779647827,0.18439821600914003,Fail
stm32f405,What is the description of UDR field from SR register from SPI4 peripheral for STM32F405 microcontroller?,Underrun flag,UDR bit field description.,Unidirectional data output mode enable (UDR),UDR bit field description.,Unidirectional data output mode enable (UDR),0.06679514,0.06679514,0.04749421,0.04749421,0.06679514,False,True,0.0,0.15384615384615385,0.8397901654243469,0.38700058953120164,Fail,0.04749421,False,True,0.0,0.15909090909090906,0.7836748957633972,0.3778804903341965,Fail,0.06679514,False,True,0.0,0.15384615384615385,0.8397901654243469,0.38700058953120164,Fail,0.04749421,False,True,0.0,0.15909090909090906,0.7836748957633972,0.3778804903341965,Fail
stm32f405,What is the bit_offset of FB7 field from F17R2 register from CAN1 peripheral for STM32F405 microcontroller?,7,15,23,15,23,0.6241758,0.6241758,0.54268503,0.54268503,0.6241758,False,False,0.0,0.0,0.999618649482727,0.18115158677101134,Fail,0.54268503,False,False,0.0,0.0,0.9996468424797058,0.17708127796649933,Fail,0.6241758,False,False,0.0,0.0,0.999618649482727,0.18115158677101134,Fail,0.54268503,False,False,0.0,0.0,0.9996468424797058,0.17708127796649933,Fail
stm32f405,What is the bit_width of FB3 field from F24R2 register from CAN1 peripheral for STM32F405 microcontroller?,1,16,10,16,10,0.4854614,0.4854614,0.61559385,0.61559385,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial
stm32f405,What is the address_offset of ODR register from GPIOC peripheral for STM32F405 microcontroller?,0x14,0x4c,0x4c,0x4c,0x4c,0.6647004,0.6647004,0.6647004,0.6647004,0.6647004,False,False,0.0,0.5,0.8463289141654968,0.18518435657024382,Fail,0.6647004,False,False,0.0,0.5,0.8463289141654968,0.18518435657024382,Fail,0.6647004,False,False,0.0,0.5,0.8463289141654968,0.18518435657024382,Fail,0.6647004,False,False,0.0,0.5,0.8463289141654968,0.18518435657024382,Fail
stm32f405,What is the description of FB21 field from F0R1 register from CAN2 peripheral for STM32F405 microcontroller?,Filter bits,16-bit Flexible Data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.1,Filter bits,16-bit Flexible Data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.11: Flexible data rate mode 21.6.1,Filter bits,0.31376016,0.31376016,1.0,1.0,0.31376016,False,True,0.0,0.005927682276229973,0.7020378708839417,0.3712900728163948,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.31376016,False,True,0.0,0.005927682276229973,0.7020378708839417,0.3712900728163948,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f405,What is the description of STALLM field from OTG_HS_HCINTMSK8 register from OTG_HS_HOST peripheral for STM32F405 microcontroller?,"STALL response received interrupt
              mask",Stall Mask,Stall Mask,Stall Mask,Stall Mask,0.6179259,0.6179259,0.6179259,0.6179259,0.6179259,False,True,0.5714285714285715,0.11538461538461542,0.740241289138794,0.511987432542738,Partial,0.6179259,False,True,0.5714285714285715,0.11538461538461542,0.740241289138794,0.511987432542738,Partial,0.6179259,False,True,0.5714285714285715,0.11538461538461542,0.740241289138794,0.511987432542738,Partial,0.6179259,False,True,0.5714285714285715,0.11538461538461542,0.740241289138794,0.511987432542738,Partial
stm32f405,List all the fields of PUPDR register from GPIOA peripheral for STM32F405 microcontroller.,"PUPDR15, PUPDR14, PUPDR13, PUPDR12, PUPDR11, PUPDR10, PUPDR9, PUPDR8, PUPDR7, PUPDR6, PUPDR5, PUPDR4, PUPDR3, PUPDR2, PUPDR1, PUPDR0","PUPDR0, PUPDR1, PUPDR2, PUPDR3, PUPDR4, PUPDR5, PUPDR6, PUPDR7, PUPDR8, PUPDR9, PUPDR10, PUPDR11, PUPDR12, PUPDR13, PUPDR14, PUPDR15, PUPDR16, PUPDR17, PUPDR18, PUPDR19, PUPDR20, PUPDR21, PUPDR22, PUPDR23, PUPDR24, PUPDR25, PUPDR26, PUPDR27, PUPDR28, PUPDR29, PUPDR30, PUPDR31, PUPDR32, PUPDR33, PUPDR34, PUPDR35, PUPDR36, PUPDR37, PUPDR38, PUPDR39, PUPDR40, PUPDR41, PUPDR42, PUPDR43, PUPDR44, PUPDR45, PUPDR46, PUPDR47, PUPDR48, PUPDR49, PUPDR50, PUPDR51, PUPDR52, PUPDR53, PUPDR54, PUPDR55, PUPDR56, PUPDR57, PUPDR58, PUPDR59, PUPDR60, PUPDR61, PUPDR62, PUPDR63, PUPDR64, PUPDR65, PUPDR66, PUPDR67, PUPDR68, PUPDR69, PUPDR70, PUPDR71, PUPDR72, PUPDR73, PUPDR74, PUPDR75, PUPDR76, PUPDR77, PUPDR78, PUPDR79, PUPDR80, PUPDR81, PUPDR82, PUPDR83, PUPDR84, PUPDR85, PUPDR86, PUPDR87, PUPDR88, PUPDR89, PUPDR90, PUPDR91, PUPDR92, PUPDR93, PUPDR94, PUPDR95, PUPDR96, PUPDR97, PUPDR98, PUPDR99, PUPDR100, PUPDR101, PUPDR102, PUPDR103, PUPDR104, PUPDR105, PUPDR106, PUPDR107, PUPDR108, PUPDR109, PUPDR110, PUPDR111, PUPDR112, PUPDR113, PUPDR114, PUPDR115, PUPDR116, PUPDR117, PUPDR118, PUPDR119, PUPDR120, PUPDR121, PUPDR122, PUPDR123, PUPDR124, PUPDR","PUPD0, PUPD1, PUPD2, PUPD3, PUPD4, PUPD5, PUPD6, PUPD7, PUPD8, PUPD9, PUPD10, PUPD11, PUPD12, PUPD13, PUPD14, PUPD15, PUPD16, PUPD17, PUPD18, PUPD19, PUPD20, PUPD21, PUPD22, PUPD23, PUPD24, PUPD25, PUPD26, PUPD27, PUPD28, PUPD29, PUPD30, PUPD31, PUPD32, PUPD33, PUPD34, PUPD35, PUPD36, PUPD37, PUPD38, PUPD39, PUPD40, PUPD41, PUPD42, PUPD43, PUPD44, PUPD45, PUPD46, PUPD47, PUPD48, PUPD49, PUPD50, PUPD51, PUPD52, PUPD53, PUPD54, PUPD55, PUPD56, PUPD57, PUPD58, PUPD59, PUPD60, PUPD61, PUPD62, PUPD63, PUPD64, PUPD65, PUPD66, PUPD67, PUPD68, PUPD69, PUPD70, PUPD71, PUPD72, PUPD73, PUPD74, PUPD75, PUPD76, PUPD77, PUPD78, PUPD79, PUPD80, PUPD81, PUPD82, PUPD83, PUPD84, PUPD85, PUPD86, PUPD87, PUPD88, PUPD89, PUPD90, PUPD91, PUPD92, PUPD93, PUPD94, PUPD95, PUPD96, PUPD97, PUPD98, PUPD99, PUPD100, PUPD101, PUPD102, PUPD103, PUPD104, PUPD105, PUPD106, PUPD107, PUPD108, PUPD109, PUPD110, PUPD111, PUPD112, PUPD113, PUPD114, PUPD115, PUPD116, PUPD117, PUPD118, PUPD119, PUPD120, PUPD121, PUPD122, PUPD123, PUPD124, PUPD","PUPDR0, PUPDR1, PUPDR2, PUPDR3, PUPDR4, PUPDR5, PUPDR6, PUPDR7, PUPDR8, PUPDR9, PUPDR10, PUPDR11, PUPDR12, PUPDR13, PUPDR14, PUPDR15, PUPDR16, PUPDR17, PUPDR18, PUPDR19, PUPDR20, PUPDR21, PUPDR22, PUPDR23, PUPDR24, PUPDR25, PUPDR26, PUPDR27, PUPDR28, PUPDR29, PUPDR30, PUPDR31, PUPDR32, PUPDR33, PUPDR34, PUPDR35, PUPDR36, PUPDR37, PUPDR38, PUPDR39, PUPDR40, PUPDR41, PUPDR42, PUPDR43, PUPDR44, PUPDR45, PUPDR46, PUPDR47, PUPDR48, PUPDR49, PUPDR50, PUPDR51, PUPDR52, PUPDR53, PUPDR54, PUPDR55, PUPDR56, PUPDR57, PUPDR58, PUPDR59, PUPDR60, PUPDR61, PUPDR62, PUPDR63, PUPDR64, PUPDR65, PUPDR66, PUPDR67, PUPDR68, PUPDR69, PUPDR70, PUPDR71, PUPDR72, PUPDR73, PUPDR74, PUPDR75, PUPDR76, PUPDR77, PUPDR78, PUPDR79, PUPDR80, PUPDR81, PUPDR82, PUPDR83, PUPDR84, PUPDR85, PUPDR86, PUPDR87, PUPDR88, PUPDR89, PUPDR90, PUPDR91, PUPDR92, PUPDR93, PUPDR94, PUPDR95, PUPDR96, PUPDR97, PUPDR98, PUPDR99, PUPDR100, PUPDR101, PUPDR102, PUPDR103, PUPDR104, PUPDR105, PUPDR106, PUPDR107, PUPDR108, PUPDR109, PUPDR110, PUPDR111, PUPDR112, PUPDR113, PUPDR114, PUPDR115, PUPDR116, PUPDR117, PUPDR118, PUPDR119, PUPDR120, PUPDR121, PUPDR122, PUPDR123, PUPDR124, PUPDR","PUPD0, PUPD1, PUPD2, PUPD3, PUPD4, PUPD5, PUPD6, PUPD7, PUPD8, PUPD9, PUPD10, PUPD11, PUPD12, PUPD13, PUPD14, PUPD15, PUPD16, PUPD17, PUPD18, PUPD19, PUPD20, PUPD21, PUPD22, PUPD23, PUPD24, PUPD25, PUPD26, PUPD27, PUPD28, PUPD29, PUPD30, PUPD31, PUPD32, PUPD33, PUPD34, PUPD35, PUPD36, PUPD37, PUPD38, PUPD39, PUPD40, PUPD41, PUPD42, PUPD43, PUPD44, PUPD45, PUPD46, PUPD47, PUPD48, PUPD49, PUPD50, PUPD51, PUPD52, PUPD53, PUPD54, PUPD55, PUPD56, PUPD57, PUPD58, PUPD59, PUPD60, PUPD61, PUPD62, PUPD63, PUPD64, PUPD65, PUPD66, PUPD67, PUPD68, PUPD69, PUPD70, PUPD71, PUPD72, PUPD73, PUPD74, PUPD75, PUPD76, PUPD77, PUPD78, PUPD79, PUPD80, PUPD81, PUPD82, PUPD83, PUPD84, PUPD85, PUPD86, PUPD87, PUPD88, PUPD89, PUPD90, PUPD91, PUPD92, PUPD93, PUPD94, PUPD95, PUPD96, PUPD97, PUPD98, PUPD99, PUPD100, PUPD101, PUPD102, PUPD103, PUPD104, PUPD105, PUPD106, PUPD107, PUPD108, PUPD109, PUPD110, PUPD111, PUPD112, PUPD113, PUPD114, PUPD115, PUPD116, PUPD117, PUPD118, PUPD119, PUPD120, PUPD121, PUPD122, PUPD123, PUPD124, PUPD",0.79126525,0.79126525,0.7116296,0.7116296,0.79126525,False,True,0.21126760563380279,0.11441048034934498,0.8920801877975464,0.47134933577647575,Fail,0.7116296,False,True,0.0,0.11285574092247297,0.8624821305274963,0.4205965880820047,Fail,0.79126525,False,True,0.21126760563380279,0.11441048034934498,0.8920801877975464,0.47134933577647575,Fail,0.7116296,False,True,0.0,0.11285574092247297,0.8624821305274963,0.4205965880820047,Fail
stm32f405,What is the bit_width of IPR_N0 field from IPR9 register from NVIC peripheral for STM32F405 microcontroller?,8,16,16,16,16,0.70901346,0.70901346,0.70901346,0.70901346,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail
stm32f405,What is the bit_offset of IV3 field from IV0LR register from CRYP peripheral for STM32F405 microcontroller?,28,23,23,23,23,0.7456803,0.7456803,0.7456803,0.7456803,0.7456803,False,False,0.0,0.5,0.9994211196899414,0.21219718158245088,Fail,0.7456803,False,False,0.0,0.5,0.9994211196899414,0.21219718158245088,Fail,0.7456803,False,False,0.0,0.5,0.9994211196899414,0.21219718158245088,Fail,0.7456803,False,False,0.0,0.5,0.9994211196899414,0.21219718158245088,Fail
stm32f405,What is the bit_width of TXERR field from FS_HCINT6 register from OTG_FS_HOST peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the bit_width of FB17 field from F19R2 register from CAN2 peripheral for STM32F405 microcontroller?,1,16,18-20,16,18-20,0.4854614,0.4854614,0.43088326,0.43088326,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.43088326,True,False,0.0,0.19999999999999996,0.8769242167472839,0.46308279544115066,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.43088326,True,False,0.0,0.19999999999999996,0.8769242167472839,0.46308279544115066,Fail
stm32f405,List all the fields of PATT4 register from FSMC peripheral for STM32F405 microcontroller.,"ATTHIZx, ATTHOLDx, ATTWAITx, ATTSETx",ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 0060 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 0080 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 00A0 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 0064 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 0084 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 00A8 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 0068 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 0088 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 006C FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 008C FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 0068 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 0088 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 006C FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 008C FSMC_PATT4 ATTHIZ[7:0] ATTHOLD,"ATTHIZ, ATTHOLD, ATTWAIT, ATTSET, ECC, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3",ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 0060 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 0080 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 00A0 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 0064 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 0084 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 00A8 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 0068 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 0088 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 006C FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 008C FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 0068 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 0088 FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 006C FSMC_PATT4 ATTHIZ[7:0] ATTHOLD[7:0] ATTWAIT[7:0] ATTSET[7:0] 0xA000 008C FSMC_PATT4 ATTHIZ[7:0] ATTHOLD,"ATTHIZ, ATTHOLD, ATTWAIT, ATTSET, ECC, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3, CCR4, BDTR, DCR, DMAR, CNT, PSC, ARR, CCER, CCMR1, CCMR2, CCR1, CCR2, CCR3",0.5846982,0.5846982,0.44785887,0.44785887,0.5846982,False,True,0.0,0.03170028818443804,0.7431113719940186,0.3922866302196162,Fail,0.44785887,False,True,0.0,0.024057738572574205,0.7548888325691223,0.3868291553154695,Fail,0.5846982,False,True,0.0,0.03170028818443804,0.7431113719940186,0.3922866302196162,Fail,0.44785887,False,True,0.0,0.024057738572574205,0.7548888325691223,0.3868291553154695,Fail
stm32f405,What is the description of LCK1 field from LCKR register from GPIOH peripheral for STM32F405 microcontroller?,"Port x lock bit y (y=
              0..15)",LCK1 Lock Key Enable 1/256 MHz Clock Selection for Port H.,GPIO port 1 lock bit 1.,LCK1 Lock Key Enable 1/256 MHz Clock Selection for Port H.,GPIO port 1 lock bit 1.,0.42026824,0.42026824,0.592298,0.592298,0.42026824,False,False,0.2222222222222222,0.1724137931034483,0.7525418996810913,0.18695983093132004,Fail,0.592298,False,False,0.4615384615384615,0.26190476190476186,0.7913819551467896,0.2537251222373802,Fail,0.42026824,False,False,0.2222222222222222,0.1724137931034483,0.7525418996810913,0.18695983093132004,Fail,0.592298,False,False,0.4615384615384615,0.26190476190476186,0.7913819551467896,0.2537251222373802,Fail
stm32f405,What is the description of HSITRIM field from CR register from RCC peripheral for STM32F405 microcontroller?,"Internal high-speed clock
              trimming",HSI trimming value.,HSI trimming enable,HSI trimming value.,HSI trimming enable,0.34237838,0.34237838,0.39171493,0.39171493,0.34237838,False,True,0.28571428571428575,0.0625,0.7739958167076111,0.44348614854472024,Fail,0.39171493,False,True,0.28571428571428575,0.08333333333333337,0.7758382558822632,0.44727100871858144,Fail,0.34237838,False,True,0.28571428571428575,0.0625,0.7739958167076111,0.44348614854472024,Fail,0.39171493,False,True,0.28571428571428575,0.08333333333333337,0.7758382558822632,0.44727100871858144,Fail
stm32f405,What is the bit_width of OC4PE field from CCMR2_Output register from TIM5 peripheral for STM32F405 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f405,What is the address_offset of FM1R register from CAN2 peripheral for STM32F405 microcontroller?,0x204,0x204,0x204,0x204,0x204,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass
