# riscv-core
A customized RISC-V core made using Verilog

## RISC-V Core:

1. **R - Type Instruction Datapath**:
    - Datapath:

    <p align="center">
        <img width="480" height="320" src="assets/datapath.jpeg">
    </p>

    - Output:

    <p align="center">
        <img width="480" height="320" src="assets/output.jpeg">
    </p>


