{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697984216375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697984216382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 22 11:16:56 2023 " "Processing started: Sun Oct 22 11:16:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697984216382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697984216382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAEx2-rev2 -c test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAEx2-rev2 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697984216382 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697984216736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697984216736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-un_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-un_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 un_controle-a_un_controle " "Found design unit 1: un_controle-a_un_controle" {  } { { "Eq06-un_controle.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/Eq06-un_controle.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697984226823 ""} { "Info" "ISGN_ENTITY_NAME" "1 un_controle " "Found entity 1: un_controle" {  } { { "Eq06-un_controle.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/Eq06-un_controle.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697984226823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697984226823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-rom_pc_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-rom_pc_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_PC_UC-a_ROM_PC_UC " "Found design unit 1: ROM_PC_UC-a_ROM_PC_UC" {  } { { "Eq06-ROM_PC_UC.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/Eq06-ROM_PC_UC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697984226825 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_PC_UC " "Found entity 1: ROM_PC_UC" {  } { { "Eq06-ROM_PC_UC.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/Eq06-ROM_PC_UC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697984226825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697984226825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-a_rom " "Found design unit 1: rom-a_rom" {  } { { "Eq06-rom.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/Eq06-rom.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697984226826 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "Eq06-rom.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/Eq06-rom.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697984226826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697984226826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-a_program_counter " "Found design unit 1: program_counter-a_program_counter" {  } { { "Eq06-program_counter.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/Eq06-program_counter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697984226827 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "Eq06-program_counter.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/Eq06-program_counter.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697984226827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697984226827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-maq_estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-maq_estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maq_estados-a_maq_estados " "Found design unit 1: maq_estados-a_maq_estados" {  } { { "Eq06-maq_estados.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/Eq06-maq_estados.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697984226829 ""} { "Info" "ISGN_ENTITY_NAME" "1 maq_estados " "Found entity 1: maq_estados" {  } { { "Eq06-maq_estados.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/Eq06-maq_estados.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697984226829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697984226829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdisp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramdisp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramDisp-a_ram " "Found design unit 1: ramDisp-a_ram" {  } { { "RAMDisp.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/RAMDisp.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697984226833 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramDisp " "Found entity 1: ramDisp" {  } { { "RAMDisp.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/RAMDisp.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697984226833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697984226833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mikrop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mikrop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MikroP-LogicFunction " "Found design unit 1: MikroP-LogicFunction" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697984226834 ""} { "Info" "ISGN_ENTITY_NAME" "1 MikroP " "Found entity 1: MikroP" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697984226834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697984226834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_7seg-Behavior " "Found design unit 1: hex_7seg-Behavior" {  } { { "Hex.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/Hex.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697984226836 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg " "Found entity 1: hex_7seg" {  } { { "Hex.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/Hex.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697984226836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697984226836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MikroP " "Elaborating entity \"MikroP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697984226866 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_out MikroP.vhd(78) " "Verilog HDL or VHDL warning at MikroP.vhd(78): object \"ram_out\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697984226867 "|MikroP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramDisp ramDisp:RAMeDISP " "Elaborating entity \"ramDisp\" for hierarchy \"ramDisp:RAMeDISP\"" {  } { { "MikroP.vhd" "RAMeDISP" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697984226868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7seg ramDisp:RAMeDISP\|hex_7seg:H4 " "Elaborating entity \"hex_7seg\" for hierarchy \"ramDisp:RAMeDISP\|hex_7seg:H4\"" {  } { { "RAMDisp.vhd" "H4" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/RAMDisp.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697984226881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_PC_UC ROM_PC_UC:ROM_PC_UC0 " "Elaborating entity \"ROM_PC_UC\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\"" {  } { { "MikroP.vhd" "ROM_PC_UC0" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697984226884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter ROM_PC_UC:ROM_PC_UC0\|program_counter:pc_instance " "Elaborating entity \"program_counter\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|program_counter:pc_instance\"" {  } { { "Eq06-ROM_PC_UC.vhd" "pc_instance" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/Eq06-ROM_PC_UC.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697984226885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom ROM_PC_UC:ROM_PC_UC0\|rom:rom_instance " "Elaborating entity \"rom\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|rom:rom_instance\"" {  } { { "Eq06-ROM_PC_UC.vhd" "rom_instance" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/Eq06-ROM_PC_UC.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697984226886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "un_controle ROM_PC_UC:ROM_PC_UC0\|un_controle:ROM_PC_UC_instance " "Elaborating entity \"un_controle\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|un_controle:ROM_PC_UC_instance\"" {  } { { "Eq06-ROM_PC_UC.vhd" "ROM_PC_UC_instance" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/Eq06-ROM_PC_UC.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697984226887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_estados ROM_PC_UC:ROM_PC_UC0\|un_controle:ROM_PC_UC_instance\|maq_estados:maq_instance " "Elaborating entity \"maq_estados\" for hierarchy \"ROM_PC_UC:ROM_PC_UC0\|un_controle:ROM_PC_UC_instance\|maq_estados:maq_instance\"" {  } { { "Eq06-un_controle.vhd" "maq_instance" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/Eq06-un_controle.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697984226888 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_HW\[8\] GND " "Pin \"LED_HW\[8\]\" is stuck at GND" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697984227396 "|MikroP|LED_HW[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_HW\[1\] GND " "Pin \"HEX1_HW\[1\]\" is stuck at GND" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697984227396 "|MikroP|HEX1_HW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[0\] VCC " "Pin \"HEX2_HW\[0\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697984227396 "|MikroP|HEX2_HW[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[1\] VCC " "Pin \"HEX2_HW\[1\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697984227396 "|MikroP|HEX2_HW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[2\] VCC " "Pin \"HEX2_HW\[2\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697984227396 "|MikroP|HEX2_HW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[3\] VCC " "Pin \"HEX2_HW\[3\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697984227396 "|MikroP|HEX2_HW[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[4\] VCC " "Pin \"HEX2_HW\[4\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697984227396 "|MikroP|HEX2_HW[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[5\] VCC " "Pin \"HEX2_HW\[5\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697984227396 "|MikroP|HEX2_HW[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[6\] VCC " "Pin \"HEX2_HW\[6\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697984227396 "|MikroP|HEX2_HW[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[0\] VCC " "Pin \"HEX3_HW\[0\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697984227396 "|MikroP|HEX3_HW[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[1\] VCC " "Pin \"HEX3_HW\[1\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697984227396 "|MikroP|HEX3_HW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[2\] VCC " "Pin \"HEX3_HW\[2\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697984227396 "|MikroP|HEX3_HW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[3\] VCC " "Pin \"HEX3_HW\[3\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697984227396 "|MikroP|HEX3_HW[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[4\] VCC " "Pin \"HEX3_HW\[4\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697984227396 "|MikroP|HEX3_HW[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[5\] VCC " "Pin \"HEX3_HW\[5\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697984227396 "|MikroP|HEX3_HW[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[6\] VCC " "Pin \"HEX3_HW\[6\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697984227396 "|MikroP|HEX3_HW[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697984227396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697984227464 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697984227915 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697984228009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697984228009 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1_HW " "No output dependent on input pin \"KEY1_HW\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697984228033 "|MikroP|KEY1_HW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_HW\[0\] " "No output dependent on input pin \"SWITCH_HW\[0\]\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697984228033 "|MikroP|SWITCH_HW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_HW\[1\] " "No output dependent on input pin \"SWITCH_HW\[1\]\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697984228033 "|MikroP|SWITCH_HW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_HW\[2\] " "No output dependent on input pin \"SWITCH_HW\[2\]\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697984228033 "|MikroP|SWITCH_HW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_HW\[3\] " "No output dependent on input pin \"SWITCH_HW\[3\]\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697984228033 "|MikroP|SWITCH_HW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_HW\[4\] " "No output dependent on input pin \"SWITCH_HW\[4\]\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697984228033 "|MikroP|SWITCH_HW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_HW\[5\] " "No output dependent on input pin \"SWITCH_HW\[5\]\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697984228033 "|MikroP|SWITCH_HW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_HW\[6\] " "No output dependent on input pin \"SWITCH_HW\[6\]\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697984228033 "|MikroP|SWITCH_HW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_HW\[7\] " "No output dependent on input pin \"SWITCH_HW\[7\]\"" {  } { { "MikroP.vhd" "" { Text "D:/ArquiteturaComputadores/Arquitetura-de-Computadores/FPGAEx2-rev2 Q21/MikroP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697984228033 "|MikroP|SWITCH_HW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697984228033 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "213 " "Implemented 213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697984228033 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697984228033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697984228033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697984228033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697984228045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 22 11:17:08 2023 " "Processing ended: Sun Oct 22 11:17:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697984228045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697984228045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697984228045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697984228045 ""}
