{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 19:22:41 2017 " "Info: Processing started: Thu Jun 08 19:22:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off winflag_test -c winflag_test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off winflag_test -c winflag_test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "\\p1:winflag1 " "Warning: Node \"\\p1:winflag1\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "play1\[1\] " "Info: Assuming node \"play1\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "play1\[2\] " "Info: Assuming node \"play1\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "play2\[0\] " "Info: Assuming node \"play2\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "play2\[2\] " "Info: Assuming node \"play2\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "play2\[1\] " "Info: Assuming node \"play2\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "play1\[0\] " "Info: Assuming node \"play1\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "\\p1:winflag1~1 " "Info: Detected gated clock \"\\p1:winflag1~1\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\p1:winflag1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "\\p1:winflag1 play2\[1\] play1\[1\] 4.310 ns register " "Info: tsu for register \"\\p1:winflag1\" (data pin = \"play2\[1\]\", clock pin = \"play1\[1\]\") is 4.310 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.084 ns + Longest pin register " "Info: + Longest pin to register delay is 6.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns play2\[1\] 1 CLK PIN_AB16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_AB16; Fanout = 3; CLK Node = 'play2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { play2[1] } "NODE_NAME" } } { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.341 ns) + CELL(0.272 ns) 5.480 ns \\p1:winflag1~0 2 COMB LCCOMB_X10_Y9_N14 1 " "Info: 2: + IC(4.341 ns) + CELL(0.272 ns) = 5.480 ns; Loc. = LCCOMB_X10_Y9_N14; Fanout = 1; COMB Node = '\\p1:winflag1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.613 ns" { play2[1] \p1:winflag1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.357 ns) 6.084 ns \\p1:winflag1 3 REG LCCOMB_X10_Y9_N16 1 " "Info: 3: + IC(0.247 ns) + CELL(0.357 ns) = 6.084 ns; Loc. = LCCOMB_X10_Y9_N16; Fanout = 1; REG Node = '\\p1:winflag1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { \p1:winflag1~0 \p1:winflag1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 24.59 % ) " "Info: Total cell delay = 1.496 ns ( 24.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.588 ns ( 75.41 % ) " "Info: Total interconnect delay = 4.588 ns ( 75.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { play2[1] \p1:winflag1~0 \p1:winflag1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.084 ns" { play2[1] {} play2[1]~combout {} \p1:winflag1~0 {} \p1:winflag1 {} } { 0.000ns 0.000ns 4.341ns 0.247ns } { 0.000ns 0.867ns 0.272ns 0.357ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.507 ns + " "Info: + Micro setup delay of destination is 0.507 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "play1\[1\] destination 2.281 ns - Shortest register " "Info: - Shortest clock path from clock \"play1\[1\]\" to destination register is 2.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns play1\[1\] 1 CLK PIN_U13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U13; Fanout = 3; CLK Node = 'play1\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { play1[1] } "NODE_NAME" } } { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.053 ns) 2.026 ns \\p1:winflag1~1 2 COMB LCCOMB_X10_Y9_N0 1 " "Info: 2: + IC(1.146 ns) + CELL(0.053 ns) = 2.026 ns; Loc. = LCCOMB_X10_Y9_N0; Fanout = 1; COMB Node = '\\p1:winflag1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { play1[1] \p1:winflag1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 2.281 ns \\p1:winflag1 3 REG LCCOMB_X10_Y9_N16 1 " "Info: 3: + IC(0.202 ns) + CELL(0.053 ns) = 2.281 ns; Loc. = LCCOMB_X10_Y9_N16; Fanout = 1; REG Node = '\\p1:winflag1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.255 ns" { \p1:winflag1~1 \p1:winflag1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.933 ns ( 40.90 % ) " "Info: Total cell delay = 0.933 ns ( 40.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.348 ns ( 59.10 % ) " "Info: Total interconnect delay = 1.348 ns ( 59.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { play1[1] \p1:winflag1~1 \p1:winflag1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.281 ns" { play1[1] {} play1[1]~combout {} \p1:winflag1~1 {} \p1:winflag1 {} } { 0.000ns 0.000ns 1.146ns 0.202ns } { 0.000ns 0.827ns 0.053ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { play2[1] \p1:winflag1~0 \p1:winflag1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.084 ns" { play2[1] {} play2[1]~combout {} \p1:winflag1~0 {} \p1:winflag1 {} } { 0.000ns 0.000ns 4.341ns 0.247ns } { 0.000ns 0.867ns 0.272ns 0.357ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { play1[1] \p1:winflag1~1 \p1:winflag1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.281 ns" { play1[1] {} play1[1]~combout {} \p1:winflag1~1 {} \p1:winflag1 {} } { 0.000ns 0.000ns 1.146ns 0.202ns } { 0.000ns 0.827ns 0.053ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "play1\[2\] winflag \\p1:winflag1 5.663 ns register " "Info: tco from clock \"play1\[2\]\" to destination pin \"winflag\" through register \"\\p1:winflag1\" is 5.663 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "play1\[2\] source 2.646 ns + Longest register " "Info: + Longest clock path from clock \"play1\[2\]\" to source register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns play1\[2\] 1 CLK PIN_C18 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C18; Fanout = 3; CLK Node = 'play1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { play1[2] } "NODE_NAME" } } { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.154 ns) 2.391 ns \\p1:winflag1~1 2 COMB LCCOMB_X10_Y9_N0 1 " "Info: 2: + IC(1.380 ns) + CELL(0.154 ns) = 2.391 ns; Loc. = LCCOMB_X10_Y9_N0; Fanout = 1; COMB Node = '\\p1:winflag1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { play1[2] \p1:winflag1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 2.646 ns \\p1:winflag1 3 REG LCCOMB_X10_Y9_N16 1 " "Info: 3: + IC(0.202 ns) + CELL(0.053 ns) = 2.646 ns; Loc. = LCCOMB_X10_Y9_N16; Fanout = 1; REG Node = '\\p1:winflag1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.255 ns" { \p1:winflag1~1 \p1:winflag1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.064 ns ( 40.21 % ) " "Info: Total cell delay = 1.064 ns ( 40.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.582 ns ( 59.79 % ) " "Info: Total interconnect delay = 1.582 ns ( 59.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { play1[2] \p1:winflag1~1 \p1:winflag1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { play1[2] {} play1[2]~combout {} \p1:winflag1~1 {} \p1:winflag1 {} } { 0.000ns 0.000ns 1.380ns 0.202ns } { 0.000ns 0.857ns 0.154ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.017 ns + Longest register pin " "Info: + Longest register to pin delay is 3.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\p1:winflag1 1 REG LCCOMB_X10_Y9_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y9_N16; Fanout = 1; REG Node = '\\p1:winflag1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { \p1:winflag1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(1.952 ns) 3.017 ns winflag 2 PIN PIN_V13 0 " "Info: 2: + IC(1.065 ns) + CELL(1.952 ns) = 3.017 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'winflag'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.017 ns" { \p1:winflag1 winflag } "NODE_NAME" } } { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 64.70 % ) " "Info: Total cell delay = 1.952 ns ( 64.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.065 ns ( 35.30 % ) " "Info: Total interconnect delay = 1.065 ns ( 35.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.017 ns" { \p1:winflag1 winflag } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.017 ns" { \p1:winflag1 {} winflag {} } { 0.000ns 1.065ns } { 0.000ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { play1[2] \p1:winflag1~1 \p1:winflag1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { play1[2] {} play1[2]~combout {} \p1:winflag1~1 {} \p1:winflag1 {} } { 0.000ns 0.000ns 1.380ns 0.202ns } { 0.000ns 0.857ns 0.154ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.017 ns" { \p1:winflag1 winflag } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.017 ns" { \p1:winflag1 {} winflag {} } { 0.000ns 1.065ns } { 0.000ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "play2\[1\] smcount 9.084 ns Longest " "Info: Longest tpd from source pin \"play2\[1\]\" to destination pin \"smcount\" is 9.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns play2\[1\] 1 CLK PIN_AB16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_AB16; Fanout = 3; CLK Node = 'play2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { play2[1] } "NODE_NAME" } } { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.342 ns) + CELL(0.272 ns) 5.481 ns Equal0~0 2 COMB LCCOMB_X10_Y9_N10 1 " "Info: 2: + IC(4.342 ns) + CELL(0.272 ns) = 5.481 ns; Loc. = LCCOMB_X10_Y9_N10; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.614 ns" { play2[1] Equal0~0 } "NODE_NAME" } } { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(1.972 ns) 9.084 ns smcount 3 PIN PIN_C15 0 " "Info: 3: + IC(1.631 ns) + CELL(1.972 ns) = 9.084 ns; Loc. = PIN_C15; Fanout = 0; PIN Node = 'smcount'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.603 ns" { Equal0~0 smcount } "NODE_NAME" } } { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.111 ns ( 34.25 % ) " "Info: Total cell delay = 3.111 ns ( 34.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.973 ns ( 65.75 % ) " "Info: Total interconnect delay = 5.973 ns ( 65.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.084 ns" { play2[1] Equal0~0 smcount } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.084 ns" { play2[1] {} play2[1]~combout {} Equal0~0 {} smcount {} } { 0.000ns 0.000ns 4.342ns 1.631ns } { 0.000ns 0.867ns 0.272ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "\\p1:winflag1 play1\[0\] play1\[2\] -2.924 ns register " "Info: th for register \"\\p1:winflag1\" (data pin = \"play1\[0\]\", clock pin = \"play1\[2\]\") is -2.924 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "play1\[2\] destination 2.646 ns + Longest register " "Info: + Longest clock path from clock \"play1\[2\]\" to destination register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns play1\[2\] 1 CLK PIN_C18 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C18; Fanout = 3; CLK Node = 'play1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { play1[2] } "NODE_NAME" } } { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.154 ns) 2.391 ns \\p1:winflag1~1 2 COMB LCCOMB_X10_Y9_N0 1 " "Info: 2: + IC(1.380 ns) + CELL(0.154 ns) = 2.391 ns; Loc. = LCCOMB_X10_Y9_N0; Fanout = 1; COMB Node = '\\p1:winflag1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { play1[2] \p1:winflag1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 2.646 ns \\p1:winflag1 3 REG LCCOMB_X10_Y9_N16 1 " "Info: 3: + IC(0.202 ns) + CELL(0.053 ns) = 2.646 ns; Loc. = LCCOMB_X10_Y9_N16; Fanout = 1; REG Node = '\\p1:winflag1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.255 ns" { \p1:winflag1~1 \p1:winflag1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.064 ns ( 40.21 % ) " "Info: Total cell delay = 1.064 ns ( 40.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.582 ns ( 59.79 % ) " "Info: Total interconnect delay = 1.582 ns ( 59.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { play1[2] \p1:winflag1~1 \p1:winflag1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { play1[2] {} play1[2]~combout {} \p1:winflag1~1 {} \p1:winflag1 {} } { 0.000ns 0.000ns 1.380ns 0.202ns } { 0.000ns 0.857ns 0.154ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.570 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns play1\[0\] 1 CLK PIN_T20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T20; Fanout = 3; CLK Node = 'play1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { play1[0] } "NODE_NAME" } } { "winflag_test.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/winflag_test.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.002 ns) + CELL(0.154 ns) 4.966 ns \\p1:winflag1~0 2 COMB LCCOMB_X10_Y9_N14 1 " "Info: 2: + IC(4.002 ns) + CELL(0.154 ns) = 4.966 ns; Loc. = LCCOMB_X10_Y9_N14; Fanout = 1; COMB Node = '\\p1:winflag1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.156 ns" { play1[0] \p1:winflag1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.357 ns) 5.570 ns \\p1:winflag1 3 REG LCCOMB_X10_Y9_N16 1 " "Info: 3: + IC(0.247 ns) + CELL(0.357 ns) = 5.570 ns; Loc. = LCCOMB_X10_Y9_N16; Fanout = 1; REG Node = '\\p1:winflag1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { \p1:winflag1~0 \p1:winflag1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.321 ns ( 23.72 % ) " "Info: Total cell delay = 1.321 ns ( 23.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.249 ns ( 76.28 % ) " "Info: Total interconnect delay = 4.249 ns ( 76.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.570 ns" { play1[0] \p1:winflag1~0 \p1:winflag1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.570 ns" { play1[0] {} play1[0]~combout {} \p1:winflag1~0 {} \p1:winflag1 {} } { 0.000ns 0.000ns 4.002ns 0.247ns } { 0.000ns 0.810ns 0.154ns 0.357ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { play1[2] \p1:winflag1~1 \p1:winflag1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { play1[2] {} play1[2]~combout {} \p1:winflag1~1 {} \p1:winflag1 {} } { 0.000ns 0.000ns 1.380ns 0.202ns } { 0.000ns 0.857ns 0.154ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.570 ns" { play1[0] \p1:winflag1~0 \p1:winflag1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.570 ns" { play1[0] {} play1[0]~combout {} \p1:winflag1~0 {} \p1:winflag1 {} } { 0.000ns 0.000ns 4.002ns 0.247ns } { 0.000ns 0.810ns 0.154ns 0.357ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 19:22:42 2017 " "Info: Processing ended: Thu Jun 08 19:22:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
