

================================================================
== Vitis HLS Report for 'assign_array_complete'
================================================================
* Date:           Thu Feb 27 14:52:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       assign_array_complete_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.346 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  19.800 ns|  19.800 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        4|        4|         1|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.34>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 4 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../tutorial_example/source/hls.cpp:16]   --->   Operation 5 'spectopmodule' 'spectopmodule_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_core"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_core, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_part"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_part, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_parent"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_parent, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_complete_0"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_complete_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_complete_1"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_complete_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_complete_2"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_complete_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_complete_3"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_complete_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_complete_4"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_complete_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %base_r"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%base_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %base_r" [../tutorial_example/source/hls.cpp:16]   --->   Operation 24 'read' 'base_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i1"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc.split" [../tutorial_example/source/hls.cpp:18]   --->   Operation 26 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i1_load = load i3 %i1" [../tutorial_example/source/hls.cpp:18]   --->   Operation 27 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../tutorial_example/source/hls.cpp:19]   --->   Operation 28 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [../tutorial_example/source/hls.cpp:18]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../tutorial_example/source/hls.cpp:18]   --->   Operation 30 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i3 %i1_load" [../tutorial_example/source/hls.cpp:20]   --->   Operation 31 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.88ns)   --->   "%add_ln20 = add i32 %zext_ln20, i32 %base_r_read" [../tutorial_example/source/hls.cpp:20]   --->   Operation 32 'add' 'add_ln20' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.57ns)   --->   "%i = add i3 %i1_load, i3 1" [../tutorial_example/source/hls.cpp:18]   --->   Operation 33 'add' 'i' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.57ns)   --->   "%switch_ln20 = switch i3 %i1_load, void %arrayidx1.case.4, i3 0, void %arrayidx1.case.0, i3 1, void %arrayidx1.case.1, i3 2, void %arrayidx1.case.2, i3 3, void %arrayidx1.case.3" [../tutorial_example/source/hls.cpp:20]   --->   Operation 34 'switch' 'switch_ln20' <Predicate = true> <Delay = 0.57>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arr_complete_3, i32 %add_ln20" [../tutorial_example/source/hls.cpp:20]   --->   Operation 35 'write' 'write_ln20' <Predicate = (i1_load == 3)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit" [../tutorial_example/source/hls.cpp:20]   --->   Operation 36 'br' 'br_ln20' <Predicate = (i1_load == 3)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arr_complete_2, i32 %add_ln20" [../tutorial_example/source/hls.cpp:20]   --->   Operation 37 'write' 'write_ln20' <Predicate = (i1_load == 2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit" [../tutorial_example/source/hls.cpp:20]   --->   Operation 38 'br' 'br_ln20' <Predicate = (i1_load == 2)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arr_complete_1, i32 %add_ln20" [../tutorial_example/source/hls.cpp:20]   --->   Operation 39 'write' 'write_ln20' <Predicate = (i1_load == 1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit" [../tutorial_example/source/hls.cpp:20]   --->   Operation 40 'br' 'br_ln20' <Predicate = (i1_load == 1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arr_complete_0, i32 %add_ln20" [../tutorial_example/source/hls.cpp:20]   --->   Operation 41 'write' 'write_ln20' <Predicate = (i1_load == 0)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit" [../tutorial_example/source/hls.cpp:20]   --->   Operation 42 'br' 'br_ln20' <Predicate = (i1_load == 0)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arr_complete_4, i32 %add_ln20" [../tutorial_example/source/hls.cpp:20]   --->   Operation 43 'write' 'write_ln20' <Predicate = (i1_load != 0 & i1_load != 1 & i1_load != 2 & i1_load != 3)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit" [../tutorial_example/source/hls.cpp:20]   --->   Operation 44 'br' 'br_ln20' <Predicate = (i1_load != 0 & i1_load != 1 & i1_load != 2 & i1_load != 3)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.57ns)   --->   "%icmp_ln18 = icmp_eq  i3 %i1_load, i3 4" [../tutorial_example/source/hls.cpp:18]   --->   Operation 45 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln18 = store i3 %i, i3 %i1" [../tutorial_example/source/hls.cpp:18]   --->   Operation 46 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc.split, void %for.end" [../tutorial_example/source/hls.cpp:18]   --->   Operation 47 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%ret_ln22 = ret" [../tutorial_example/source/hls.cpp:22]   --->   Operation 48 'ret' 'ret_ln22' <Predicate = (icmp_ln18)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.300ns, clock uncertainty: 0.891ns.

 <State 1>: 1.346ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i1' [31]  (0.387 ns)
	'load' operation 3 bit ('i1_load', ../tutorial_example/source/hls.cpp:18) on local variable 'i1' [34]  (0.000 ns)
	'add' operation 3 bit ('i', ../tutorial_example/source/hls.cpp:18) [40]  (0.572 ns)
	'store' operation 0 bit ('store_ln18', ../tutorial_example/source/hls.cpp:18) of variable 'i', ../tutorial_example/source/hls.cpp:18 on local variable 'i1' [59]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
