// Seed: 3774693777
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = ~1'b0;
  genvar id_3;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    input wire id_3,
    input tri0 id_4,
    input wand id_5,
    input wor id_6
    , id_18,
    input wor id_7,
    output wor id_8,
    input supply0 id_9,
    input tri1 id_10,
    output supply1 id_11,
    input tri0 id_12,
    output supply0 id_13,
    output tri id_14,
    output tri1 id_15,
    input tri1 id_16
);
  tri0 id_19 = 1, id_20, id_21, id_22, id_23, id_24;
  tri0 id_25 = 1;
  wire id_26;
  tri0 id_27;
  module_0(
      id_21, id_27
  );
  wire id_28;
  initial begin
    $display(1'b0 & id_27, 1, id_16, (id_16) - 1);
  end
endmodule
