
------------------------------------- Proof -------------------------------------

PRE	S0= PC[Out]=addr                                            Premise(F1)
	S1= ICache[addr]={0,rS,0,rD,hint,9}                         Premise(F3)

IF	S2= PC.Out=addr                                             PC-Out(S0)
	S3= PC.Out=>ICache.IEA                                      Premise(F44)
	S4= ICache.IEA=addr                                         Path(S2,S3)
	S5= ICache.Out={0,rS,0,rD,hint,9}                           ICache-Search(S4,S1)
	S6= ICache.Out=>IR_ID.In                                    Premise(F51)
	S7= IR_ID.In={0,rS,0,rD,hint,9}                             Path(S5,S6)
	S8= CtrlIR_ID=1                                             Premise(F86)
	S9= [IR_ID]={0,rS,0,rD,hint,9}                              IR_ID-Write(S7,S8)
	S10= CtrlPC=0                                               Premise(F91)
	S11= CtrlPCInc=1                                            Premise(F92)
	S12= PC[Out]=addr+4                                         PC-Inc(S0,S10,S11)
	S13= GPR[rS]=a                                              Premise(F101)

ID	S14= IR_ID.Out25_21=rS                                      IR-Out(S9)
	S15= IR_ID.Out15_11=rD                                      IR-Out(S9)
	S16= PC.Out=addr+4                                          PC-Out(S12)
	S17= GPR.Rdata1=>FU.InID1                                   Premise(F233)
	S18= IR_ID.Out25_21=>GPR.RReg1                              Premise(F236)
	S19= GPR.RReg1=rS                                           Path(S14,S18)
	S20= GPR.Rdata1=a                                           GPR-Read(S19,S13)
	S21= FU.InID1=a                                             Path(S20,S17)
	S22= FU.OutID1=FU(a)                                        FU-Forward(S21)
	S23= PC.Out=>GPR.WData                                      Premise(F237)
	S24= GPR.WData=addr+4                                       Path(S16,S23)
	S25= IR_ID.Out15_11=>GPR.WReg                               Premise(F238)
	S26= GPR.WReg=rD                                            Path(S15,S25)
	S27= FU.OutID1=>PC.In                                       Premise(F252)
	S28= PC.In=FU(a)                                            Path(S22,S27)
	S29= CtrlGPR=1                                              Premise(F286)
	S30= GPR[rD]=addr+4                                         GPR-Write(S26,S24,S29)
	S31= CtrlPC=1                                               Premise(F287)
	S32= CtrlPCInc=0                                            Premise(F288)
	S33= PC[Out]=FU(a)                                          PC-Write(S28,S31,S32)

EX	S34= CtrlGPR=0                                              Premise(F384)
	S35= GPR[rD]=addr+4                                         GPR-Hold(S30,S34)
	S36= CtrlPC=0                                               Premise(F385)
	S37= CtrlPCInc=0                                            Premise(F386)
	S38= PC[Out]=FU(a)                                          PC-Hold(S33,S36,S37)

MEM	S39= CtrlGPR=0                                              Premise(F482)
	S40= GPR[rD]=addr+4                                         GPR-Hold(S35,S39)
	S41= CtrlPC=0                                               Premise(F483)
	S42= CtrlPCInc=0                                            Premise(F484)
	S43= PC[Out]=FU(a)                                          PC-Hold(S38,S41,S42)

WB	S44= CtrlGPR=0                                              Premise(F776)
	S45= GPR[rD]=addr+4                                         GPR-Hold(S40,S44)
	S46= CtrlPC=0                                               Premise(F777)
	S47= CtrlPCInc=0                                            Premise(F778)
	S48= PC[Out]=FU(a)                                          PC-Hold(S43,S46,S47)

POST	S45= GPR[rD]=addr+4                                         GPR-Hold(S40,S44)
	S48= PC[Out]=FU(a)                                          PC-Hold(S43,S46,S47)

