{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494187314133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494187314133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 17:01:52 2017 " "Processing started: Sun May 07 17:01:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494187314133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494187314133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ArquiteturaMIPS -c ArquiteturaMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off ArquiteturaMIPS -c ArquiteturaMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494187314133 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1494187314586 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "bancoRegistradores.v(22) " "Verilog HDL Event Control warning at bancoRegistradores.v(22): Event Control contains a complex event expression" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 22 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1494187314665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494187314680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494187314680 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bancoRegistradores " "Elaborating entity \"bancoRegistradores\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494187314739 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "mem_rtl_0 " "Inferred dual-clock RAM node \"mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1494187315244 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "mem_rtl_1 " "Inferred dual-clock RAM node \"mem_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1494187315244 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494187315275 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1494187315275 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1494187315275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187316385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:mem_rtl_0 " "Instantiated megafunction \"altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494187316385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494187316385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494187316385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494187316385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494187316385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494187316385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494187316385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494187316385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494187316385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494187316385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494187316385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494187316385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494187316385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494187316385 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494187316385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_usd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_usd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_usd1 " "Found entity 1: altsyncram_usd1" {  } { { "db/altsyncram_usd1.tdf" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/db/altsyncram_usd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494187316635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494187316635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1494187317307 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494187317752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317752 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[5\] " "No output dependent on input pin \"addrDataIn\[5\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[6\] " "No output dependent on input pin \"addrDataIn\[6\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[7\] " "No output dependent on input pin \"addrDataIn\[7\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[8\] " "No output dependent on input pin \"addrDataIn\[8\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[9\] " "No output dependent on input pin \"addrDataIn\[9\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[10\] " "No output dependent on input pin \"addrDataIn\[10\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[11\] " "No output dependent on input pin \"addrDataIn\[11\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[12\] " "No output dependent on input pin \"addrDataIn\[12\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[13\] " "No output dependent on input pin \"addrDataIn\[13\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[14\] " "No output dependent on input pin \"addrDataIn\[14\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[15\] " "No output dependent on input pin \"addrDataIn\[15\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[16\] " "No output dependent on input pin \"addrDataIn\[16\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[17\] " "No output dependent on input pin \"addrDataIn\[17\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[18\] " "No output dependent on input pin \"addrDataIn\[18\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[19\] " "No output dependent on input pin \"addrDataIn\[19\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[20\] " "No output dependent on input pin \"addrDataIn\[20\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[21\] " "No output dependent on input pin \"addrDataIn\[21\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[22\] " "No output dependent on input pin \"addrDataIn\[22\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[23\] " "No output dependent on input pin \"addrDataIn\[23\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[24\] " "No output dependent on input pin \"addrDataIn\[24\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[25\] " "No output dependent on input pin \"addrDataIn\[25\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[26\] " "No output dependent on input pin \"addrDataIn\[26\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[27\] " "No output dependent on input pin \"addrDataIn\[27\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[28\] " "No output dependent on input pin \"addrDataIn\[28\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[29\] " "No output dependent on input pin \"addrDataIn\[29\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[30\] " "No output dependent on input pin \"addrDataIn\[30\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrDataIn\[31\] " "No output dependent on input pin \"addrDataIn\[31\]\"" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494187317873 "|bancoRegistradores|addrDataIn[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1494187317873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "206 " "Implemented 206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "77 " "Implemented 77 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494187317876 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494187317876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494187317876 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1494187317876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494187317876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494187317897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 07 17:01:57 2017 " "Processing ended: Sun May 07 17:01:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494187317897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494187317897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494187317897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494187317897 ""}
