# Verilog
| File | EDA playground link |
| ----- | ------------------ |
| D-flipflop and D-latch | https://www.edaplayground.com/x/8ikb |
| Syn FIFO | https://www.edaplayground.com/x/aMLE |
| Syn LIFO | https://www.edaplayground.com/x/Xf4P |
| 24_hr min clock with 7 seg | https://www.edaplayground.com/x/pm_N|
