

================================================================
== Vivado HLS Report for 'softmax_1_16_6_s'
================================================================
* Date:           Sat Dec  7 00:21:28 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.625 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7729|     7729| 77.290 us | 77.290 us |  7729|  7729|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SOFTMAX_LOOP_1   |     7728|     7728|       483|          -|          -|    16|    no    |
        | + SOFTMAX_LOOP_3  |       10|       10|         2|          -|          -|     5|    no    |
        | + SOFTMAX_LOOP_4  |       90|       90|        15|          -|          -|     6|    no    |
        | + SOFTMAX_LOOP_5  |      378|      378|        63|          -|          -|     6|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 83
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 
5 --> 4 
6 --> 7 21 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 6 
21 --> 22 2 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 84 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:267]   --->   Operation 84 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %SOFTMAX_LOOP_2_end ]"   --->   Operation 85 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.36ns)   --->   "%icmp_ln267 = icmp eq i5 %i_0, -16" [./layer.h:267]   --->   Operation 86 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 87 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [./layer.h:267]   --->   Operation 88 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln267, label %3, label %SOFTMAX_LOOP_2_begin" [./layer.h:267]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0, i3 0)" [./layer.h:269]   --->   Operation 90 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_48 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 false)" [./layer.h:269]   --->   Operation 91 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %tmp_48 to i8" [./layer.h:269]   --->   Operation 92 'zext' 'zext_ln203' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.91ns)   --->   "%sub_ln203 = sub i8 %tmp_s, %zext_ln203" [./layer.h:269]   --->   Operation 93 'sub' 'sub_ln203' <Predicate = (!icmp_ln267)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i8 %sub_ln203 to i64" [./layer.h:269]   --->   Operation 94 'sext' 'sext_ln203' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [96 x i38]* %input_0_V, i64 0, i64 %sext_ln203" [./layer.h:269]   --->   Operation 95 'getelementptr' 'input_0_V_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%input_0_V_load = load i38* %input_0_V_addr, align 8" [./layer.h:269]   --->   Operation 96 'load' 'input_0_V_load' <Predicate = (!icmp_ln267)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "ret void" [./layer.h:282]   --->   Operation 97 'ret' <Predicate = (icmp_ln267)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str32) nounwind" [./layer.h:267]   --->   Operation 98 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str33)" [./layer.h:268]   --->   Operation 99 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/2] (3.25ns)   --->   "%input_0_V_load = load i38* %input_0_V_addr, align 8" [./layer.h:269]   --->   Operation 100 'load' 'input_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 101 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:270]   --->   Operation 101 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%p_Val2_33_0 = phi i38 [ %input_0_V_load, %SOFTMAX_LOOP_2_begin ], [ %select_ln271, %._crit_edge.0 ]" [./layer.h:269]   --->   Operation 102 'phi' 'p_Val2_33_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%k_0_0 = phi i3 [ 1, %SOFTMAX_LOOP_2_begin ], [ %add_ln270, %._crit_edge.0 ]" [./layer.h:270]   --->   Operation 103 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.13ns)   --->   "%icmp_ln270 = icmp eq i3 %k_0_0, -2" [./layer.h:270]   --->   Operation 104 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 105 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln270, label %.preheader.preheader, label %._crit_edge.0" [./layer.h:270]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i3 %k_0_0 to i8" [./layer.h:271]   --->   Operation 107 'zext' 'zext_ln1494' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.91ns)   --->   "%add_ln1494 = add i8 %sub_ln203, %zext_ln1494" [./layer.h:271]   --->   Operation 108 'add' 'add_ln1494' <Predicate = (!icmp_ln270)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i8 %add_ln1494 to i64" [./layer.h:271]   --->   Operation 109 'sext' 'sext_ln1494' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%input_0_V_addr_1 = getelementptr [96 x i38]* %input_0_V, i64 0, i64 %sext_ln1494" [./layer.h:271]   --->   Operation 110 'getelementptr' 'input_0_V_addr_1' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (3.25ns)   --->   "%input_0_V_load_1 = load i38* %input_0_V_addr_1, align 8" [./layer.h:271]   --->   Operation 111 'load' 'input_0_V_load_1' <Predicate = (!icmp_ln270)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_4 : Operation 112 [1/1] (1.65ns)   --->   "%add_ln270 = add i3 %k_0_0, 1" [./layer.h:270]   --->   Operation 112 'add' 'add_ln270' <Predicate = (!icmp_ln270)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (1.76ns)   --->   "br label %.preheader" [./layer.h:273]   --->   Operation 113 'br' <Predicate = (icmp_ln270)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 7.11>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str34) nounwind" [./layer.h:271]   --->   Operation 114 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/2] (3.25ns)   --->   "%input_0_V_load_1 = load i38* %input_0_V_addr_1, align 8" [./layer.h:271]   --->   Operation 115 'load' 'input_0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_5 : Operation 116 [1/1] (2.51ns)   --->   "%icmp_ln1494 = icmp sgt i38 %input_0_V_load_1, %p_Val2_33_0" [./layer.h:271]   --->   Operation 116 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (1.34ns)   --->   "%select_ln271 = select i1 %icmp_ln1494, i38 %input_0_V_load_1, i38 %p_Val2_33_0" [./layer.h:271]   --->   Operation 117 'select' 'select_ln271' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:270]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.16>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%p_Val2_34_0 = phi i38 [ %add_ln703, %_ZN13ap_fixed_baseILi39ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0 ], [ 0, %.preheader.preheader ]" [./layer.h:276]   --->   Operation 119 'phi' 'p_Val2_34_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%k1_0_0 = phi i3 [ %add_ln273, %_ZN13ap_fixed_baseILi39ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0 ], [ 0, %.preheader.preheader ]" [./layer.h:273]   --->   Operation 120 'phi' 'k1_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (1.13ns)   --->   "%icmp_ln273 = icmp eq i3 %k1_0_0, -2" [./layer.h:273]   --->   Operation 121 'icmp' 'icmp_ln273' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 122 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (1.65ns)   --->   "%add_ln273 = add i3 %k1_0_0, 1" [./layer.h:273]   --->   Operation 123 'add' 'add_ln273' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln273, label %.preheader.preheader.0, label %_ZN13ap_fixed_baseILi39ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0" [./layer.h:273]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i3 %k1_0_0 to i8" [./layer.h:274]   --->   Operation 125 'zext' 'zext_ln1265' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (1.91ns)   --->   "%add_ln1265 = add i8 %sub_ln203, %zext_ln1265" [./layer.h:274]   --->   Operation 126 'add' 'add_ln1265' <Predicate = (!icmp_ln273)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %add_ln1265 to i64" [./layer.h:274]   --->   Operation 127 'sext' 'sext_ln1265' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%input_0_V_addr_2 = getelementptr [96 x i38]* %input_0_V, i64 0, i64 %sext_ln1265" [./layer.h:274]   --->   Operation 128 'getelementptr' 'input_0_V_addr_2' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_6 : Operation 129 [2/2] (3.25ns)   --->   "%input_0_V_load_2 = load i38* %input_0_V_addr_2, align 8" [./layer.h:274]   --->   Operation 129 'load' 'input_0_V_load_2' <Predicate = (!icmp_ln273)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i38 %p_Val2_34_0 to i58" [./layer.h:279]   --->   Operation 130 'sext' 'sext_ln1148' <Predicate = (icmp_ln273)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.76ns)   --->   "br label %.preheader.0" [./layer.h:278]   --->   Operation 131 'br' <Predicate = (icmp_ln273)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 6.04>
ST_7 : Operation 132 [1/2] (3.25ns)   --->   "%input_0_V_load_2 = load i38* %input_0_V_addr_2, align 8" [./layer.h:274]   --->   Operation 132 'load' 'input_0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_7 : Operation 133 [1/1] (2.79ns)   --->   "%sub_ln703 = sub i38 %input_0_V_load_2, %p_Val2_33_0" [./layer.h:274]   --->   Operation 133 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 4.40>
ST_8 : Operation 134 [12/12] (4.40ns)   --->   "%agg_result_V_i = call fastcc i38 @"exp<38, 18>"(i38 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 134 'call' 'agg_result_V_i' <Predicate = true> <Delay = 4.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 8.62>
ST_9 : Operation 135 [11/12] (8.62ns)   --->   "%agg_result_V_i = call fastcc i38 @"exp<38, 18>"(i38 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 135 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 8.62>
ST_10 : Operation 136 [10/12] (8.62ns)   --->   "%agg_result_V_i = call fastcc i38 @"exp<38, 18>"(i38 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 136 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 8.62>
ST_11 : Operation 137 [9/12] (8.62ns)   --->   "%agg_result_V_i = call fastcc i38 @"exp<38, 18>"(i38 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 137 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 8.62>
ST_12 : Operation 138 [8/12] (8.62ns)   --->   "%agg_result_V_i = call fastcc i38 @"exp<38, 18>"(i38 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 138 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 8.62>
ST_13 : Operation 139 [7/12] (8.62ns)   --->   "%agg_result_V_i = call fastcc i38 @"exp<38, 18>"(i38 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 139 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 8.62>
ST_14 : Operation 140 [6/12] (8.62ns)   --->   "%agg_result_V_i = call fastcc i38 @"exp<38, 18>"(i38 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 140 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 13> <Delay = 8.62>
ST_15 : Operation 141 [5/12] (8.62ns)   --->   "%agg_result_V_i = call fastcc i38 @"exp<38, 18>"(i38 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 141 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 14> <Delay = 8.62>
ST_16 : Operation 142 [4/12] (8.62ns)   --->   "%agg_result_V_i = call fastcc i38 @"exp<38, 18>"(i38 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 142 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 8.62>
ST_17 : Operation 143 [3/12] (8.62ns)   --->   "%agg_result_V_i = call fastcc i38 @"exp<38, 18>"(i38 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 143 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 16> <Delay = 8.62>
ST_18 : Operation 144 [2/12] (8.62ns)   --->   "%agg_result_V_i = call fastcc i38 @"exp<38, 18>"(i38 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 144 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 17> <Delay = 6.74>
ST_19 : Operation 145 [1/12] (6.74ns)   --->   "%agg_result_V_i = call fastcc i38 @"exp<38, 18>"(i38 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275]   --->   Operation 145 'call' 'agg_result_V_i' <Predicate = true> <Delay = 6.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 18> <Delay = 3.25>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str35) nounwind" [./layer.h:273]   --->   Operation 146 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 147 [1/1] (3.25ns)   --->   "store i38 %agg_result_V_i, i38* %input_0_V_addr_2, align 8" [./layer.h:275]   --->   Operation 147 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_20 : Operation 148 [1/1] (2.79ns)   --->   "%add_ln703 = add i38 %p_Val2_34_0, %agg_result_V_i" [./layer.h:276]   --->   Operation 148 'add' 'add_ln703' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "br label %.preheader" [./layer.h:273]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 5> <Delay = 5.16>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%k2_0_0 = phi i3 [ %add_ln278, %_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ 0, %.preheader.preheader.0 ]" [./layer.h:278]   --->   Operation 150 'phi' 'k2_0_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (1.13ns)   --->   "%icmp_ln278 = icmp eq i3 %k2_0_0, -2" [./layer.h:278]   --->   Operation 151 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 152 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 153 [1/1] (1.65ns)   --->   "%add_ln278 = add i3 %k2_0_0, 1" [./layer.h:278]   --->   Operation 153 'add' 'add_ln278' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln278, label %SOFTMAX_LOOP_2_end, label %_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0" [./layer.h:278]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1265_1 = zext i3 %k2_0_0 to i8" [./layer.h:279]   --->   Operation 155 'zext' 'zext_ln1265_1' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (1.91ns)   --->   "%add_ln1265_1 = add i8 %sub_ln203, %zext_ln1265_1" [./layer.h:279]   --->   Operation 156 'add' 'add_ln1265_1' <Predicate = (!icmp_ln278)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i8 %add_ln1265_1 to i64" [./layer.h:279]   --->   Operation 157 'sext' 'sext_ln1265_1' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%input_0_V_addr_3 = getelementptr [96 x i38]* %input_0_V, i64 0, i64 %sext_ln1265_1" [./layer.h:279]   --->   Operation 158 'getelementptr' 'input_0_V_addr_3' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_21 : Operation 159 [2/2] (3.25ns)   --->   "%input_0_V_load_3 = load i38* %input_0_V_addr_3, align 8" [./layer.h:279]   --->   Operation 159 'load' 'input_0_V_load_3' <Predicate = (!icmp_ln278)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str33, i32 %tmp)" [./layer.h:280]   --->   Operation 160 'specregionend' 'empty_77' <Predicate = (icmp_ln278)> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:267]   --->   Operation 161 'br' <Predicate = (icmp_ln278)> <Delay = 0.00>

State 22 <SV = 6> <Delay = 8.12>
ST_22 : Operation 162 [1/2] (3.25ns)   --->   "%input_0_V_load_3 = load i38* %input_0_V_addr_3, align 8" [./layer.h:279]   --->   Operation 162 'load' 'input_0_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %input_0_V_load_3, i20 0)" [./layer.h:279]   --->   Operation 163 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 164 [62/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 164 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 7> <Delay = 4.86>
ST_23 : Operation 165 [61/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 165 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 8> <Delay = 4.86>
ST_24 : Operation 166 [60/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 166 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 9> <Delay = 4.86>
ST_25 : Operation 167 [59/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 167 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 10> <Delay = 4.86>
ST_26 : Operation 168 [58/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 168 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 11> <Delay = 4.86>
ST_27 : Operation 169 [57/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 169 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 12> <Delay = 4.86>
ST_28 : Operation 170 [56/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 170 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 13> <Delay = 4.86>
ST_29 : Operation 171 [55/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 171 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 14> <Delay = 4.86>
ST_30 : Operation 172 [54/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 172 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 15> <Delay = 4.86>
ST_31 : Operation 173 [53/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 173 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 16> <Delay = 4.86>
ST_32 : Operation 174 [52/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 174 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 17> <Delay = 4.86>
ST_33 : Operation 175 [51/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 175 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 18> <Delay = 4.86>
ST_34 : Operation 176 [50/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 176 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 19> <Delay = 4.86>
ST_35 : Operation 177 [49/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 177 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 20> <Delay = 4.86>
ST_36 : Operation 178 [48/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 178 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 21> <Delay = 4.86>
ST_37 : Operation 179 [47/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 179 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 22> <Delay = 4.86>
ST_38 : Operation 180 [46/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 180 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 23> <Delay = 4.86>
ST_39 : Operation 181 [45/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 181 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 24> <Delay = 4.86>
ST_40 : Operation 182 [44/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 182 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 25> <Delay = 4.86>
ST_41 : Operation 183 [43/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 183 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 26> <Delay = 4.86>
ST_42 : Operation 184 [42/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 184 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 27> <Delay = 4.86>
ST_43 : Operation 185 [41/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 185 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 28> <Delay = 4.86>
ST_44 : Operation 186 [40/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 186 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 29> <Delay = 4.86>
ST_45 : Operation 187 [39/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 187 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 30> <Delay = 4.86>
ST_46 : Operation 188 [38/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 188 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 31> <Delay = 4.86>
ST_47 : Operation 189 [37/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 189 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 32> <Delay = 4.86>
ST_48 : Operation 190 [36/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 190 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 33> <Delay = 4.86>
ST_49 : Operation 191 [35/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 191 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 34> <Delay = 4.86>
ST_50 : Operation 192 [34/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 192 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 35> <Delay = 4.86>
ST_51 : Operation 193 [33/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 193 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 36> <Delay = 4.86>
ST_52 : Operation 194 [32/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 194 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 37> <Delay = 4.86>
ST_53 : Operation 195 [31/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 195 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 38> <Delay = 4.86>
ST_54 : Operation 196 [30/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 196 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 39> <Delay = 4.86>
ST_55 : Operation 197 [29/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 197 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 40> <Delay = 4.86>
ST_56 : Operation 198 [28/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 198 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 41> <Delay = 4.86>
ST_57 : Operation 199 [27/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 199 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 42> <Delay = 4.86>
ST_58 : Operation 200 [26/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 200 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 43> <Delay = 4.86>
ST_59 : Operation 201 [25/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 201 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 44> <Delay = 4.86>
ST_60 : Operation 202 [24/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 202 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 45> <Delay = 4.86>
ST_61 : Operation 203 [23/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 203 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 46> <Delay = 4.86>
ST_62 : Operation 204 [22/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 204 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 47> <Delay = 4.86>
ST_63 : Operation 205 [21/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 205 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 48> <Delay = 4.86>
ST_64 : Operation 206 [20/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 206 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 49> <Delay = 4.86>
ST_65 : Operation 207 [19/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 207 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 50> <Delay = 4.86>
ST_66 : Operation 208 [18/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 208 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 51> <Delay = 4.86>
ST_67 : Operation 209 [17/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 209 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 52> <Delay = 4.86>
ST_68 : Operation 210 [16/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 210 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 53> <Delay = 4.86>
ST_69 : Operation 211 [15/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 211 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 54> <Delay = 4.86>
ST_70 : Operation 212 [14/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 212 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 55> <Delay = 4.86>
ST_71 : Operation 213 [13/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 213 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 56> <Delay = 4.86>
ST_72 : Operation 214 [12/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 214 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 57> <Delay = 4.86>
ST_73 : Operation 215 [11/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 215 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 58> <Delay = 4.86>
ST_74 : Operation 216 [10/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 216 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 59> <Delay = 4.86>
ST_75 : Operation 217 [9/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 217 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 60> <Delay = 4.86>
ST_76 : Operation 218 [8/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 218 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 61> <Delay = 4.86>
ST_77 : Operation 219 [7/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 219 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 62> <Delay = 4.86>
ST_78 : Operation 220 [6/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 220 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 63> <Delay = 4.86>
ST_79 : Operation 221 [5/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 221 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 64> <Delay = 4.86>
ST_80 : Operation 222 [4/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 222 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 65> <Delay = 4.86>
ST_81 : Operation 223 [3/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 223 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 66> <Delay = 4.86>
ST_82 : Operation 224 [2/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 224 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 67> <Delay = 8.12>
ST_83 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str36) nounwind" [./layer.h:279]   --->   Operation 225 'specloopname' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 226 [1/62] (4.86ns)   --->   "%sdiv_ln1148 = sdiv i58 %shl_ln, %sext_ln1148" [./layer.h:279]   --->   Operation 226 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.86> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 61> <II = 38> <Delay = 4.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i58 %sdiv_ln1148 to i38" [./layer.h:279]   --->   Operation 227 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 228 [1/1] (3.25ns)   --->   "store i38 %trunc_ln703, i38* %input_0_V_addr_3, align 8" [./layer.h:279]   --->   Operation 228 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_83 : Operation 229 [1/1] (0.00ns)   --->   "br label %.preheader.0" [./layer.h:278]   --->   Operation 229 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./layer.h:267) [16]  (1.77 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:267) [16]  (0 ns)
	'sub' operation ('sub_ln203', ./layer.h:269) [26]  (1.92 ns)
	'getelementptr' operation ('input_0_V_addr', ./layer.h:269) [28]  (0 ns)
	'load' operation ('input_0_V_load', ./layer.h:269) on array 'input_0_V' [30]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_0_V_load', ./layer.h:269) on array 'input_0_V' [30]  (3.25 ns)

 <State 4>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k_0_0', ./layer.h:270) with incoming values : ('add_ln270', ./layer.h:270) [34]  (0 ns)
	'add' operation ('add_ln1494', ./layer.h:271) [41]  (1.92 ns)
	'getelementptr' operation ('input_0_V_addr_1', ./layer.h:271) [43]  (0 ns)
	'load' operation ('input_0_V_load_1', ./layer.h:271) on array 'input_0_V' [44]  (3.25 ns)

 <State 5>: 7.12ns
The critical path consists of the following:
	'load' operation ('input_0_V_load_1', ./layer.h:271) on array 'input_0_V' [44]  (3.25 ns)
	'icmp' operation ('icmp_ln1494', ./layer.h:271) [45]  (2.52 ns)
	'select' operation ('select_ln271', ./layer.h:271) [46]  (1.35 ns)

 <State 6>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k1_0_0', ./layer.h:273) with incoming values : ('add_ln273', ./layer.h:273) [53]  (0 ns)
	'add' operation ('add_ln1265', ./layer.h:274) [61]  (1.92 ns)
	'getelementptr' operation ('input_0_V_addr_2', ./layer.h:274) [63]  (0 ns)
	'load' operation ('input_0_V_load_2', ./layer.h:274) on array 'input_0_V' [64]  (3.25 ns)

 <State 7>: 6.05ns
The critical path consists of the following:
	'load' operation ('input_0_V_load_2', ./layer.h:274) on array 'input_0_V' [64]  (3.25 ns)
	'sub' operation ('sub_ln703', ./layer.h:274) [65]  (2.8 ns)

 <State 8>: 4.4ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<38, 18>' [66]  (4.4 ns)

 <State 9>: 8.62ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<38, 18>' [66]  (8.62 ns)

 <State 10>: 8.62ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<38, 18>' [66]  (8.62 ns)

 <State 11>: 8.62ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<38, 18>' [66]  (8.62 ns)

 <State 12>: 8.62ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<38, 18>' [66]  (8.62 ns)

 <State 13>: 8.62ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<38, 18>' [66]  (8.62 ns)

 <State 14>: 8.62ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<38, 18>' [66]  (8.62 ns)

 <State 15>: 8.62ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<38, 18>' [66]  (8.62 ns)

 <State 16>: 8.62ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<38, 18>' [66]  (8.62 ns)

 <State 17>: 8.62ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<38, 18>' [66]  (8.62 ns)

 <State 18>: 8.62ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<38, 18>' [66]  (8.62 ns)

 <State 19>: 6.75ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275) to 'exp<38, 18>' [66]  (6.75 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln275', ./layer.h:275) of variable 'agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:275 on array 'input_0_V' [67]  (3.25 ns)

 <State 21>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k2_0_0', ./layer.h:278) with incoming values : ('add_ln278', ./layer.h:278) [74]  (0 ns)
	'add' operation ('add_ln1265_1', ./layer.h:279) [82]  (1.92 ns)
	'getelementptr' operation ('input_0_V_addr_3', ./layer.h:279) [84]  (0 ns)
	'load' operation ('input_0_V_load_3', ./layer.h:279) on array 'input_0_V' [85]  (3.25 ns)

 <State 22>: 8.12ns
The critical path consists of the following:
	'load' operation ('input_0_V_load_3', ./layer.h:279) on array 'input_0_V' [85]  (3.25 ns)
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 23>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 24>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 25>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 26>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 27>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 28>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 29>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 30>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 31>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 32>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 33>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 34>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 35>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 36>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 37>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 38>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 39>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 40>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 41>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 42>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 43>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 44>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 45>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 46>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 47>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 48>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 49>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 50>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 51>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 52>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 53>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 54>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 55>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 56>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 57>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 58>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 59>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 60>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 61>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 62>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 63>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 64>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 65>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 66>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 67>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 68>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 69>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 70>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 71>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 72>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 73>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 74>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 75>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 76>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 77>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 78>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 79>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 80>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 81>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 82>: 4.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)

 <State 83>: 8.12ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:279) [87]  (4.87 ns)
	'store' operation ('store_ln279', ./layer.h:279) of variable 'trunc_ln703', ./layer.h:279 on array 'input_0_V' [89]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
