#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x11f7064a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11f706610 .scope module, "test" "test" 3 1;
 .timescale 0 0;
v0x11f7190c0_0 .var "clk", 0 0;
v0x11f719150_0 .var "rst", 0 0;
S_0x11f706780 .scope module, "top" "top" 3 3, 4 1 0, S_0x11f706610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x11f719ca0 .functor BUFZ 10, v0x11f717070_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x11f719d10 .functor NOT 1, L_0x11f7197d0, C4<0>, C4<0>, C4<0>;
v0x11f7186a0_0 .net *"_ivl_7", 9 0, L_0x11f719ca0;  1 drivers
v0x11f718760_0 .net "a", 15 0, L_0x11f719450;  1 drivers
v0x11f718800_0 .net "arad", 1 0, L_0x11f719bd0;  1 drivers
v0x11f7188b0_0 .net "b", 15 0, L_0x11f719720;  1 drivers
v0x11f718980_0 .net "brad", 1 0, L_0x11f719ab0;  1 drivers
v0x11f718a50_0 .net "clk", 0 0, v0x11f7190c0_0;  1 drivers
v0x11f718b20_0 .net "h", 0 0, L_0x11f7197d0;  1 drivers
v0x11f718bb0_0 .net "o", 9 0, v0x11f717070_0;  1 drivers
v0x11f718c40_0 .net "op", 2 0, L_0x11f7199d0;  1 drivers
v0x11f718d70_0 .net "pca", 5 0, v0x11f7175f0_0;  1 drivers
v0x11f718e00_0 .net "rst", 0 0, v0x11f719150_0;  1 drivers
v0x11f718ed0_0 .net "wad", 1 0, L_0x11f7198b0;  1 drivers
v0x11f718f60_0 .net "wd", 15 0, v0x11f716d30_0;  1 drivers
v0x11f719030_0 .net "we", 0 0, L_0x11f719d10;  1 drivers
L_0x11f7197d0 .part L_0x11f719ca0, 9, 1;
L_0x11f7198b0 .part L_0x11f719ca0, 7, 2;
L_0x11f7199d0 .part L_0x11f719ca0, 4, 3;
L_0x11f719ab0 .part L_0x11f719ca0, 2, 2;
L_0x11f719bd0 .part L_0x11f719ca0, 0, 2;
S_0x11f706940 .scope module, "alu" "alu" 4 8, 5 1 0, S_0x11f706780;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 16 "r";
enum0x11f704df0 .enum2/s (32)
   "ADD" 0,
   "TRU" 1,
   "SET0" 2,
   "SET1" 3,
   "SET2" 4,
   "SET3" 5,
   "SUB" 6
 ;
v0x11f706b60_0 .net "a", 15 0, L_0x11f719450;  alias, 1 drivers
v0x11f716bc0_0 .net "b", 15 0, L_0x11f719720;  alias, 1 drivers
v0x11f716c70_0 .net "op", 2 0, L_0x11f7199d0;  alias, 1 drivers
v0x11f716d30_0 .var "r", 15 0;
E_0x11f7050f0 .event edge, v0x11f716c70_0, v0x11f706b60_0, v0x11f716bc0_0;
S_0x11f716e40 .scope module, "imem" "imem" 4 10, 6 1 0, S_0x11f706780;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "pc";
    .port_info 1 /OUTPUT 10 "o";
v0x11f717070_0 .var "o", 9 0;
v0x11f717130_0 .net "pc", 5 0, v0x11f7175f0_0;  alias, 1 drivers
E_0x11f717040 .event edge, v0x11f717130_0;
S_0x11f717210 .scope module, "pc" "pc" 4 9, 7 1 0, S_0x11f706780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "halt";
    .port_info 1 /OUTPUT 6 "pc";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
v0x11f7174a0_0 .net "clk", 0 0, v0x11f7190c0_0;  alias, 1 drivers
v0x11f717550_0 .net "halt", 0 0, L_0x11f7197d0;  alias, 1 drivers
v0x11f7175f0_0 .var "pc", 5 0;
v0x11f7176c0_0 .net "rst", 0 0, v0x11f719150_0;  alias, 1 drivers
E_0x11f717470 .event posedge, v0x11f7176c0_0, v0x11f7174a0_0;
S_0x11f7177b0 .scope module, "rega" "rega" 4 7, 8 1 0, S_0x11f706780;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "arad";
    .port_info 1 /INPUT 2 "brad";
    .port_info 2 /OUTPUT 16 "a";
    .port_info 3 /OUTPUT 16 "b";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 2 "wad";
    .port_info 6 /INPUT 16 "wd";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
L_0x11f719450 .functor BUFZ 16, L_0x11f7191f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x11f719720 .functor BUFZ 16, L_0x11f719500, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x11f717aa0_0 .net *"_ivl_0", 15 0, L_0x11f7191f0;  1 drivers
v0x11f717b60_0 .net *"_ivl_10", 3 0, L_0x11f7195a0;  1 drivers
L_0x128050058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f717c00_0 .net *"_ivl_13", 1 0, L_0x128050058;  1 drivers
v0x11f717cb0_0 .net *"_ivl_2", 3 0, L_0x11f7192d0;  1 drivers
L_0x128050010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f717d60_0 .net *"_ivl_5", 1 0, L_0x128050010;  1 drivers
v0x11f717e50_0 .net *"_ivl_8", 15 0, L_0x11f719500;  1 drivers
v0x11f717f00_0 .net "a", 15 0, L_0x11f719450;  alias, 1 drivers
v0x11f717fa0_0 .net "arad", 1 0, L_0x11f719bd0;  alias, 1 drivers
v0x11f718040_0 .net "b", 15 0, L_0x11f719720;  alias, 1 drivers
v0x11f718180_0 .net "brad", 1 0, L_0x11f719ab0;  alias, 1 drivers
v0x11f718210_0 .net "clk", 0 0, v0x11f7190c0_0;  alias, 1 drivers
v0x11f7182a0 .array "regar", 0 3, 15 0;
v0x11f718330_0 .net "rst", 0 0, v0x11f719150_0;  alias, 1 drivers
v0x11f7183e0_0 .net "wad", 1 0, L_0x11f7198b0;  alias, 1 drivers
v0x11f718470_0 .net "wd", 15 0, v0x11f716d30_0;  alias, 1 drivers
v0x11f718530_0 .net "we", 0 0, L_0x11f719d10;  alias, 1 drivers
L_0x11f7191f0 .array/port v0x11f7182a0, L_0x11f7192d0;
L_0x11f7192d0 .concat [ 2 2 0 0], L_0x11f719bd0, L_0x128050010;
L_0x11f719500 .array/port v0x11f7182a0, L_0x11f7195a0;
L_0x11f7195a0 .concat [ 2 2 0 0], L_0x11f719ab0, L_0x128050058;
    .scope S_0x11f7177b0;
T_0 ;
    %wait E_0x11f717470;
    %load/vec4 v0x11f718530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x11f718470_0;
    %load/vec4 v0x11f7183e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f7182a0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x11f706940;
T_1 ;
Ewait_0 .event/or E_0x11f7050f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x11f716c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v0x11f706b60_0;
    %load/vec4 v0x11f716bc0_0;
    %add;
    %store/vec4 v0x11f716d30_0, 0, 16;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v0x11f706b60_0;
    %store/vec4 v0x11f716d30_0, 0, 16;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11f716d30_0, 0, 16;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11f716d30_0, 0, 16;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x11f716d30_0, 0, 16;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x11f716d30_0, 0, 16;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x11f706b60_0;
    %load/vec4 v0x11f716bc0_0;
    %sub;
    %store/vec4 v0x11f716d30_0, 0, 16;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x11f717210;
T_2 ;
    %wait E_0x11f717470;
    %load/vec4 v0x11f7176c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x11f7175f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x11f717550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x11f7175f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x11f7175f0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x11f716e40;
T_3 ;
Ewait_1 .event/or E_0x11f717040, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x11f717130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.0 ;
    %pushi/vec4 33, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.1 ;
    %pushi/vec4 144, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.2 ;
    %pushi/vec4 65, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.3 ;
    %pushi/vec4 273, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.4 ;
    %pushi/vec4 144, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.5 ;
    %pushi/vec4 81, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.6 ;
    %pushi/vec4 390, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.7 ;
    %pushi/vec4 273, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.8 ;
    %pushi/vec4 144, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.9 ;
    %pushi/vec4 19, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.10 ;
    %pushi/vec4 390, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.11 ;
    %pushi/vec4 273, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.12 ;
    %pushi/vec4 144, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.13 ;
    %pushi/vec4 19, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.14 ;
    %pushi/vec4 390, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.15 ;
    %pushi/vec4 273, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.16 ;
    %pushi/vec4 144, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.17 ;
    %pushi/vec4 19, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 390, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 273, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 144, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 19, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 390, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 273, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 144, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 19, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 390, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 273, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 144, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 19, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 902, 0, 10;
    %store/vec4 v0x11f717070_0, 0, 10;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x11f706610;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x11f7190c0_0;
    %inv;
    %store/vec4 v0x11f7190c0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11f706610;
T_5 ;
    %vpi_call/w 3 6 "$dumpfile", "fibo.vcd" {0 0 0};
    %vpi_call/w 3 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11f706780 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f719150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f7190c0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f719150_0, 0, 1;
    %delay 500, 0;
    %vpi_call/w 3 13 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test.sv";
    "top.sv";
    "alu.sv";
    "imem.sv";
    "pc.sv";
    "rega.sv";
