// Generated by CIRCT 42e53322a
module bsg_decode(	// /tmp/tmp.jb1HFH7VkX/21457_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode.json_dut.cleaned.mlir:2:3
  input  [3:0]  i,	// /tmp/tmp.jb1HFH7VkX/21457_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode.json_dut.cleaned.mlir:2:28
  output [15:0] o	// /tmp/tmp.jb1HFH7VkX/21457_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode.json_dut.cleaned.mlir:2:41
);

  wire _01_ = i[0] | i[1];	// /tmp/tmp.jb1HFH7VkX/21457_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode.json_dut.cleaned.mlir:5:10, :6:10, :7:10
  wire _02_ = _01_ | i[2];	// /tmp/tmp.jb1HFH7VkX/21457_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode.json_dut.cleaned.mlir:7:10, :8:10, :9:10
  wire _03_ = i[1] | ~(i[0]);	// /tmp/tmp.jb1HFH7VkX/21457_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode.json_dut.cleaned.mlir:5:10, :6:10, :13:10, :14:11
  wire _04_ = _03_ | i[2];	// /tmp/tmp.jb1HFH7VkX/21457_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode.json_dut.cleaned.mlir:8:10, :14:11, :15:11
  wire _05_ = i[0] | ~(i[1]);	// /tmp/tmp.jb1HFH7VkX/21457_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode.json_dut.cleaned.mlir:5:10, :6:10, :19:11, :20:11
  wire _06_ = _05_ | i[2];	// /tmp/tmp.jb1HFH7VkX/21457_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode.json_dut.cleaned.mlir:8:10, :20:11, :21:11
  wire _GEN = i[0] & i[1];	// /tmp/tmp.jb1HFH7VkX/21457_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode.json_dut.cleaned.mlir:5:10, :6:10, :25:11
  wire _08_ = ~_GEN | i[2];	// /tmp/tmp.jb1HFH7VkX/21457_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode.json_dut.cleaned.mlir:8:10, :25:11, :26:11, :27:11
  wire _10_ = _01_ | ~(i[2]);	// /tmp/tmp.jb1HFH7VkX/21457_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode.json_dut.cleaned.mlir:7:10, :8:10, :31:11, :32:11
  wire _11_ = _03_ | ~(i[2]);	// /tmp/tmp.jb1HFH7VkX/21457_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode.json_dut.cleaned.mlir:8:10, :14:11, :31:11, :37:11
  wire _12_ = _05_ | ~(i[2]);	// /tmp/tmp.jb1HFH7VkX/21457_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode.json_dut.cleaned.mlir:8:10, :20:11, :31:11, :42:11
  wire _13_ = ~_GEN | ~(i[2]);	// /tmp/tmp.jb1HFH7VkX/21457_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode.json_dut.cleaned.mlir:8:10, :25:11, :26:11, :31:11, :48:11
  assign o =
    {i[3] & ~_13_,
     i[3] & ~_12_,
     i[3] & ~_11_,
     i[3] & ~_10_,
     i[3] & ~_08_,
     i[3] & ~_06_,
     i[3] & ~_04_,
     i[3] & ~_02_,
     ~(i[3]) & ~_13_,
     ~(i[3]) & ~_12_,
     ~(i[3]) & ~_11_,
     ~(i[3]) & ~_10_,
     ~(i[3]) & ~_08_,
     ~(i[3]) & ~_06_,
     ~(i[3]) & ~_04_,
     ~(i[3]) & ~_02_};	// /tmp/tmp.jb1HFH7VkX/21457_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode.json_dut.cleaned.mlir:4:10, :9:10, :10:10, :11:10, :12:10, :15:11, :16:11, :18:11, :21:11, :22:11, :24:11, :27:11, :28:11, :30:11, :32:11, :33:11, :35:11, :37:11, :38:11, :40:11, :42:11, :43:11, :45:11, :48:11, :49:11, :51:11, :53:11, :55:11, :57:11, :59:11, :61:11, :63:11, :65:11, :67:11, :68:11, :69:5
endmodule

