<pre>
<h3>
<a href="https://verilogtorouting.org/" target="_blank">odin</a>
</h3>
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/sva/sva_throughout.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/sva_throughout.sv</a>


--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

WARNING (2)::ARG_ERROR <a href="../../../../third_party/tools/yosys/tests/sva/sva_throughout.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/sva_throughout.sv</a>::1 File (<a href="../../../../third_party/tools/yosys/tests/sva/sva_throughout.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/sva_throughout.sv</a>) has an unsupported extension (.sv), Odin only supports {  .v .vh }

PARSE_ERROR <a href="../../../../third_party/tools/yosys/tests/sva/sva_throughout.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/sva_throughout.sv</a>::5 error in parsing: (syntax error, unexpected vDEFAULT)
	default clocking @(posedge clk); endclocking
PARSE_ERROR <a href="../../../../third_party/tools/yosys/tests/sva/sva_throughout.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/sva_throughout.sv</a>::7 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
	assert property (
PARSE_ERROR <a href="../../../../third_party/tools/yosys/tests/sva/sva_throughout.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/sva_throughout.sv</a>::13 error in parsing: (syntax error, unexpected voPAL)
		a |=&gt; b &amp;&amp; c
PARSE_ERROR <a href="../../../../third_party/tools/yosys/tests/sva/sva_throughout.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/sva_throughout.sv</a>::16 error in parsing: (syntax error, unexpected voPAL)
		b &amp;&amp; c |=&gt; b &amp;&amp; d
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tools/yosys/tests/sva/sva_throughout.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/sva_throughout.sv</a> to parse list
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	top
==========================
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin
	Blif file available at  odin.blif
	Ran in 0.6ms
--------------------------------------------------------------------
--------------------------------------------------------------------
Odin ran with exit status: 0
Odin II took 0.00 seconds (max_rss 8.6 MiB)


</pre>