$date
	Fri Oct 23 16:17:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module wbuf_send_test $end
$scope module wbuf_send_instance $end
$var wire 1 ! CLK $end
$var wire 1 " RSTL $end
$var wire 1 # WBUF_SEND $end
$var wire 16 $ addr [15:0] $end
$var wire 8 % loop [7:0] $end
$var reg 1 & COUNTER0_WE $end
$var reg 1 ' JUMP_COUNTER0 $end
$var reg 1 ( PC $end
$var reg 16 ) RADDRX [15:0] $end
$var reg 1 * RCEBX $end
$var reg 1 + WBUF_EN $end
$var reg 1 , WBUF_EN_CTRL $end
$var reg 3 - cnt [2:0] $end
$var reg 8 . cnt2 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b0 -
x,
0+
0*
bx )
x(
x'
x&
bx %
bz $
0#
0"
0!
$end
#10
1!
#20
0!
#30
b101 .
1!
b101 %
1#
1"
#40
0!
b0 %
0#
#50
1+
b1 -
1!
#60
0!
#70
b10 -
1!
#80
0!
#90
b11 -
1!
#100
0!
#110
b100 -
1!
#120
0!
#130
b1 -
b100 .
1!
#140
0!
#150
b10 -
1!
#160
0!
#170
b11 -
1!
#180
0!
#190
b100 -
1!
#200
0!
#210
b1 -
b11 .
1!
#220
0!
#230
b10 -
1!
#240
0!
#250
b11 -
1!
#260
0!
#270
b100 -
1!
#280
0!
#290
b1 -
b10 .
1!
#300
0!
#310
b10 -
1!
#320
0!
#330
b11 -
1!
#340
0!
#350
b100 -
1!
#360
0!
#370
b1 -
b1 .
1!
#380
0!
#390
b10 -
1!
#400
0!
#410
b11 -
1!
#420
0!
#430
b100 -
1!
#440
0!
#450
0+
b0 -
b0 .
1!
#460
0!
#470
1!
#480
0!
#490
1!
#500
0!
#510
1!
#520
0!
#530
1!
#540
0!
#550
1!
#560
0!
#570
1!
#580
0!
#590
1!
#600
0!
#610
1!
#620
0!
#630
1!
#640
0!
#650
1!
#660
0!
#670
1!
#680
0!
#690
1!
#700
0!
#710
1!
#720
0!
#730
1!
#740
0!
#750
1!
#760
0!
#770
1!
#780
0!
#790
1!
#800
0!
#810
1!
#820
0!
#830
1!
#840
0!
#850
1!
#860
0!
#870
1!
#880
0!
#890
1!
#900
0!
#910
1!
#920
0!
#930
1!
#940
0!
#950
1!
#960
0!
#970
1!
#980
0!
#990
1!
#1000
0!
