verilog xil_defaultlib --include "D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../FAST.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../FAST.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_control_s_axi.v" \
"../../../../FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_CTRL_s_axi.v" \
"../../../../FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_gmem_m_axi.v" \
"../../../../FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_mul_32ns_32ns_64_2_1.v" \
"../../../../FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_mul_32ns_32s_62_2_1.v" \
"../../../../FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel_mul_33ns_32s_62_2_1.v" \
"../../../../FAST.gen/sources_1/bd/design_1/ipshared/4c36/hdl/verilog/fast_accel.v" \
"../../../bd/design_1/ip/design_1_fast_accel_0_1/sim/design_1_fast_accel_0_1.v" \
"../../../bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
