Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> 
Reading design: Single_Cycle.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Single_Cycle.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Single_Cycle"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : Single_Cycle
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "half_adder.v" in library work
Compiling verilog file "full_adder.v" in library work
Module <half_adder> compiled
Compiling verilog file "alu_logic.v" in library work
Module <full_adder> compiled
Compiling verilog file "adder.v" in library work
Module <alu_logic> compiled
Compiling verilog file "reg_file.v" in library work
Module <adder> compiled
Compiling verilog file "next_address.v" in library work
Module <reg_file> compiled
Compiling verilog file "ipcore_dir/KGPRISC.v" in library work
Module <next_address> compiled
Compiling verilog file "control_file.v" in library work
Module <KGPRISC> compiled
Compiling verilog file "alu.v" in library work
Module <control_file> compiled
Compiling verilog file "Single_Cycle.v" in library work
Module <alu> compiled
Module <Single_Cycle> compiled
No errors in compilation
Analysis of file <"Single_Cycle.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Single_Cycle> in library <work>.

Analyzing hierarchy for module <control_file> in library <work>.

Analyzing hierarchy for module <reg_file> in library <work>.

Analyzing hierarchy for module <alu> in library <work>.

Analyzing hierarchy for module <next_address> in library <work>.

Analyzing hierarchy for module <adder> in library <work>.

Analyzing hierarchy for module <alu_logic> in library <work>.

Analyzing hierarchy for module <full_adder> in library <work>.

Analyzing hierarchy for module <half_adder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Single_Cycle>.
Module <Single_Cycle> is correct for synthesis.
 
Analyzing module <control_file> in library <work>.
Module <control_file> is correct for synthesis.
 
Analyzing module <reg_file> in library <work>.
Module <reg_file> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
Module <alu> is correct for synthesis.
 
Analyzing module <adder> in library <work>.
Module <adder> is correct for synthesis.
 
Analyzing module <full_adder> in library <work>.
Module <full_adder> is correct for synthesis.
 
Analyzing module <half_adder> in library <work>.
Module <half_adder> is correct for synthesis.
 
Analyzing module <alu_logic> in library <work>.
Module <alu_logic> is correct for synthesis.
 
Analyzing module <next_address> in library <work>.
Module <next_address> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <sign_extended_address<31>> in unit <next_address> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sign_extended_address<30>> in unit <next_address> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sign_extended_address<29>> in unit <next_address> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sign_extended_address<28>> in unit <next_address> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sign_extended_address<27>> in unit <next_address> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sign_extended_address<26>> in unit <next_address> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sign_extended_address<25>> in unit <next_address> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sign_extended_address<24>> in unit <next_address> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sign_extended_address<23>> in unit <next_address> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sign_extended_address<22>> in unit <next_address> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sign_extended_address<21>> in unit <next_address> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sign_extended_address<20>> in unit <next_address> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sign_extended_address<19>> in unit <next_address> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sign_extended_address<18>> in unit <next_address> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sign_extended_address<17>> in unit <next_address> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sign_extended_address<16>> in unit <next_address> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <jmp_label_extended<1>> in unit <next_address> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <jmp_label_extended<0>> in unit <next_address> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <control_file>.
    Related source file is "control_file.v".
WARNING:Xst:737 - Found 2-bit latch for signal <reg_dst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_write>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <alu_imm>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <fn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <logic_fn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <fn_class>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <data_read>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <data_write>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <regin_data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <br_type>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <pc_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <control_file> synthesized.


Synthesizing Unit <reg_file>.
    Related source file is "reg_file.v".
    Found 32-bit 32-to-1 multiplexer for signal <rs_val>.
    Found 32-bit 32-to-1 multiplexer for signal <rt_val>.
    Found 1024-bit register for signal <registers>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <registers>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <reg_file> synthesized.


Synthesizing Unit <next_address>.
    Related source file is "next_address.v".
WARNING:Xst:646 - Signal <sign_extended_address> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pseudo_adder_input_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mux_2_input_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <jmp_label_extended> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <incr_pc>.
    Found 32-bit 4-to-1 multiplexer for signal <incr_pc$mux0000> created at line 49.
    Found 1-bit register for signal <mux_1_output>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <next_address> synthesized.


Synthesizing Unit <alu_logic>.
    Related source file is "alu_logic.v".
WARNING:Xst:737 - Found 32-bit latch for signal <logic_output>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit 5-to-1 multiplexer for signal <logic_output$mux0000>.
    Found 32-bit shifter logical left for signal <logic_output$shift0003> created at line 33.
    Found 32-bit shifter logical right for signal <logic_output$shift0004> created at line 34.
    Found 32-bit shifter arithmetic right for signal <logic_output$shift0005> created at line 35.
    Found 32-bit xor2 for signal <logic_output$xor0000> created at line 32.
    Summary:
	inferred  32 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <alu_logic> synthesized.


Synthesizing Unit <half_adder>.
    Related source file is "half_adder.v".
    Found 1-bit xor2 for signal <s>.
Unit <half_adder> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "full_adder.v".
Unit <full_adder> synthesized.


Synthesizing Unit <adder>.
    Related source file is "adder.v".
Unit <adder> synthesized.


Synthesizing Unit <alu>.
    Related source file is "alu.v".
    Found 32-bit adder for signal <mux_tmp$addsub0000> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <alu> synthesized.


Synthesizing Unit <Single_Cycle>.
    Related source file is "Single_Cycle.v".
WARNING:Xst:1780 - Signal <write_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr<31:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <real_carry_flag>.
    Found 32-bit 4-to-1 multiplexer for signal <reg_write_data>.
    Found 32-bit adder for signal <reg_write_data$addsub0000> created at line 128.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Single_Cycle> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 3
# Registers                                            : 35
 1-bit register                                        : 2
 32-bit register                                       : 33
# Latches                                              : 12
 1-bit latch                                           : 5
 2-bit latch                                           : 4
 3-bit latch                                           : 1
 32-bit latch                                          : 1
 4-bit latch                                           : 1
# Multiplexers                                         : 5
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 5-to-1 multiplexer                             : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 65
 1-bit xor2                                            : 64
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/KGPRISC.ngc>.
Loading core <KGPRISC> for timing and area information for instance <instr_cache>.
Loading core <KGPRISC> for timing and area information for instance <data_cache>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 3
# Registers                                            : 1058
 Flip-Flops                                            : 1058
# Latches                                              : 12
 1-bit latch                                           : 5
 2-bit latch                                           : 4
 3-bit latch                                           : 1
 32-bit latch                                          : 1
 4-bit latch                                           : 1
# Multiplexers                                         : 98
 1-bit 32-to-1 multiplexer                             : 64
 1-bit 4-to-1 multiplexer                              : 32
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 5-to-1 multiplexer                             : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 65
 1-bit xor2                                            : 64
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <regin_data_1> in Unit <control_file> is equivalent to the following FF/Latch, which will be removed : <reg_dst_1> 
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp36x36.ram in unit U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp36x36.ram of type RAMB16_S36_S36 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp36x36.ram in unit U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp36x36.ram of type RAMB16_S36_S36 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp36x36.ram in unit U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp36x36.ram of type RAMB16_S36_S36 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram in unit U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram of type RAMB16_S36_S36 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp36x36.ram in unit U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp36x36.ram of type RAMB16_S36_S36 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp36x36.ram in unit U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp36x36.ram of type RAMB16_S36_S36 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp36x36.ram in unit U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp36x36.ram of type RAMB16_S36_S36 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram in unit U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram of type RAMB16_S36_S36 has been replaced by RAMB16
WARNING:Xst:2170 - Unit alu_logic : the following signal(s) form a combinatorial loop: logic_output_shift0002<31>.

Optimizing unit <Single_Cycle> ...

Optimizing unit <reg_file> ...

Optimizing unit <next_address> ...

Optimizing unit <control_file> ...
INFO:Xst:2261 - The FF/Latch <data_read> in Unit <control_file> is equivalent to the following FF/Latch, which will be removed : <reg_dst_0> 
INFO:Xst:2261 - The FF/Latch <data_read> in Unit <control_file> is equivalent to the following FF/Latch, which will be removed : <reg_dst_0> 

Optimizing unit <alu_logic> ...

Optimizing unit <adder> ...

Optimizing unit <alu> ...

Mapping all equations...
WARNING:Xst:2170 - Unit Single_Cycle : the following signal(s) form a combinatorial loop: ALU/my_alu/N8.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Single_Cycle, actual ratio is 39.
Latch control/reg_write has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1058
 Flip-Flops                                            : 1058

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Single_Cycle.ngr
Top Level Output File Name         : Single_Cycle
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 132

Cell Usage :
# BELS                             : 3661
#      BUF                         : 4
#      GND                         : 11
#      INV                         : 3
#      LUT1                        : 47
#      LUT2                        : 40
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 1565
#      LUT3_D                      : 15
#      LUT3_L                      : 6
#      LUT4                        : 510
#      LUT4_D                      : 45
#      LUT4_L                      : 14
#      MUXCY                       : 100
#      MUXF5                       : 751
#      MUXF6                       : 257
#      MUXF7                       : 129
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 1114
#      FD_1                        : 1
#      FDC_1                       : 32
#      FDE                         : 4
#      FDE_1                       : 1
#      FDRE_1                      : 1024
#      LD                          : 52
# RAMS                             : 8
#      RAMB16                      : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 131
#      IBUF                        : 1
#      OBUF                        : 130
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                     1507  out of   3584    42%  
 Number of Slice Flip Flops:           1113  out of   7168    15%  
 Number of 4 input LUTs:               2248  out of   7168    31%  
 Number of IOs:                         132
 Number of bonded IOBs:                 132  out of    141    93%  
    IOB Flip Flops:                       1
 Number of BRAMs:                         8  out of     16    50%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                      | Clock buffer(FF name)                                                                                                                                                              | Load  |
------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                                               | BUFGP                                                                                                                                                                              | 1070  |
instr_cache/BU2/dbiterr                                           | NONE(instr_cache/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp36x36.ram/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp36x36.ram)| 4     |
data_cache/BU2/dbiterr                                            | NONE(data_cache/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp36x36.ram/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp36x36.ram) | 4     |
control/reg_dst_not0001(control/reg_dst_not000142:O)              | NONE(*)(control/reg_dst_0)                                                                                                                                                         | 14    |
control/data_read_not0001(control/data_read_not0001:O)            | NONE(*)(control/br_type_3)                                                                                                                                                         | 6     |
ALU/my_alu/logic_output_or00011(ALU/my_alu/logic_output_or00011:O)| BUFG(*)(ALU/my_alu/logic_output_0)                                                                                                                                                 | 32    |
------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 32    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 60.819ns (Maximum Frequency: 16.442MHz)
   Minimum input arrival time before clock: 9.307ns
   Maximum output required time after clock: 17.486ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 60.819ns (frequency: 16.442MHz)
  Total number of paths / destination ports: 1035698001 / 2294
-------------------------------------------------------------------------
Delay:               30.409ns (Levels of Logic = 57)
  Source:            instr_cache/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_0 (FF)
  Destination:       nextaddress/incr_pc_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: instr_cache/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_0 to nextaddress/incr_pc_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             64   0.626   2.026  U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_0 (U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe<0>)
     LUT3:I0->O            1   0.479   0.000  U0/blk_mem_generator/valid.cstr/has_mux_a.A/Mmux_dout_mux_37 (U0/blk_mem_generator/valid.cstr/has_mux_a.A/Mmux_dout_mux_37)
     MUXF5:I1->O         258   0.314   2.676  U0/blk_mem_generator/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f5_6 (douta(16))
     end scope: 'BU2'
     end scope: 'instr_cache'
     BUF:I->O            258   0.479   2.735  instr_cache_douta<16>_1 (instr_cache_douta<16>_1)
     LUT3:I2->O            1   0.479   0.000  register/mux57_6 (register/mux57_6)
     MUXF5:I1->O           1   0.314   0.000  register/mux57_5_f5 (register/mux57_5_f5)
     MUXF6:I1->O           1   0.298   0.000  register/mux57_4_f6 (register/mux57_4_f6)
     MUXF7:I1->O           1   0.298   0.000  register/mux57_3_f7 (register/mux57_3_f7)
     MUXF8:I1->O           9   0.298   1.014  register/mux57_2_f8 (rt_val_3_OBUF)
     LUT3_D:I2->O          1   0.479   0.740  alu_input_2<3>_1 (alu_input_2<3>1)
     LUT4_D:I2->LO         1   0.479   0.159  ALU/uut/fulladder[3].uut3/c_out1_SW0 (N1001)
     LUT3:I2->O            1   0.479   0.740  ALU/uut/fulladder[4].uut3/c_out1_SW0 (N472)
     LUT3:I2->O            8   0.479   0.980  ALU/uut/fulladder[6].uut3/c_out1 (ALU/uut/c_temp<6>)
     LUT3:I2->O           20   0.479   1.336  ALU/uut/fulladder[14].uut3/c_out1 (ALU/uut/c_temp<14>)
     LUT4:I3->O            3   0.479   1.066  ALU/uut/fulladder[22].uut3/uut2/Mxor_s_Result1 (ALU/mux_input1<22>)
     LUT4:I0->O            1   0.479   0.000  nextaddress/_old_mux_1_output_51427_SW01 (nextaddress/_old_mux_1_output_51427_SW0)
     MUXF5:I1->O           1   0.314   0.740  nextaddress/_old_mux_1_output_51427_SW0_f5 (N491)
     LUT4:I2->O            4   0.479   0.802  nextaddress/_old_mux_1_output_51496 (nextaddress/_old_mux_1_output_51496)
     LUT4:I3->O            1   0.479   0.000  nextaddress/_old_mux_1_output_58 (nextaddress/_old_mux_1_output_58)
     MUXF5:I0->O           1   0.314   0.000  nextaddress/_old_mux_1_output_5_f5_2 (nextaddress/_old_mux_1_output_5_f53)
     MUXF6:I0->O           1   0.298   0.000  nextaddress/_old_mux_1_output_5_f6 (nextaddress/_old_mux_1_output_5_f6)
     MUXF7:I0->O          17   0.298   1.202  nextaddress/_old_mux_1_output_5_f7 (nextaddress/_old_mux_1_output_5)
     LUT3:I2->O            1   0.479   0.000  nextaddress/Madd__old_mux_2_input_1_7_lut<0> (nextaddress/Madd__old_mux_2_input_1_7_lut<0>)
     MUXCY:S->O            1   0.435   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<0> (nextaddress/Madd__old_mux_2_input_1_7_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<1> (nextaddress/Madd__old_mux_2_input_1_7_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<2> (nextaddress/Madd__old_mux_2_input_1_7_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<3> (nextaddress/Madd__old_mux_2_input_1_7_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<4> (nextaddress/Madd__old_mux_2_input_1_7_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<5> (nextaddress/Madd__old_mux_2_input_1_7_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<6> (nextaddress/Madd__old_mux_2_input_1_7_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<7> (nextaddress/Madd__old_mux_2_input_1_7_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<8> (nextaddress/Madd__old_mux_2_input_1_7_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<9> (nextaddress/Madd__old_mux_2_input_1_7_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<10> (nextaddress/Madd__old_mux_2_input_1_7_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<11> (nextaddress/Madd__old_mux_2_input_1_7_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<12> (nextaddress/Madd__old_mux_2_input_1_7_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<13> (nextaddress/Madd__old_mux_2_input_1_7_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<14> (nextaddress/Madd__old_mux_2_input_1_7_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<15> (nextaddress/Madd__old_mux_2_input_1_7_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<16> (nextaddress/Madd__old_mux_2_input_1_7_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<17> (nextaddress/Madd__old_mux_2_input_1_7_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<18> (nextaddress/Madd__old_mux_2_input_1_7_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<19> (nextaddress/Madd__old_mux_2_input_1_7_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<20> (nextaddress/Madd__old_mux_2_input_1_7_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<21> (nextaddress/Madd__old_mux_2_input_1_7_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<22> (nextaddress/Madd__old_mux_2_input_1_7_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<23> (nextaddress/Madd__old_mux_2_input_1_7_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<24> (nextaddress/Madd__old_mux_2_input_1_7_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<25> (nextaddress/Madd__old_mux_2_input_1_7_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<26> (nextaddress/Madd__old_mux_2_input_1_7_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<27> (nextaddress/Madd__old_mux_2_input_1_7_cy<27>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<28> (nextaddress/Madd__old_mux_2_input_1_7_cy<28>)
     MUXCY:CI->O           1   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<29> (nextaddress/Madd__old_mux_2_input_1_7_cy<29>)
     MUXCY:CI->O           0   0.056   0.000  nextaddress/Madd__old_mux_2_input_1_7_cy<30> (nextaddress/Madd__old_mux_2_input_1_7_cy<30>)
     XORCY:CI->O           1   0.786   0.740  nextaddress/Madd__old_mux_2_input_1_7_xor<31> (nextaddress/_old_mux_2_input_1_7<31>)
     LUT3:I2->O            1   0.479   0.000  nextaddress/mux24_4 (nextaddress/mux24_4)
     MUXF5:I0->O           1   0.314   0.000  nextaddress/mux24_2_f5 (nextaddress/incr_pc_mux0000<31>)
     FDC_1:D                   0.176          nextaddress/incr_pc_31
    ----------------------------------------
    Total                     30.409ns (13.454ns logic, 16.955ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1037 / 1037
-------------------------------------------------------------------------
Offset:              9.307ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       instr_cache/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to instr_cache/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           356   0.715   3.153  reset_IBUF (reset_IBUF)
     BUF:I->O            356   0.479   3.212  reset_IBUF_1 (reset_IBUF_1)
     begin scope: 'instr_cache'
     begin scope: 'BU2'
     LUT3:I2->O            2   0.479   0.745  U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_and00001 (U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_and0000)
     FDE:CE                    0.524          U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_0
    ----------------------------------------
    Total                      9.307ns (2.197ns logic, 7.110ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8129 / 129
-------------------------------------------------------------------------
Offset:              17.486ns (Levels of Logic = 10)
  Source:            instr_cache/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_0 (FF)
  Destination:       rs_val<31> (PAD)
  Source Clock:      clk rising

  Data Path: instr_cache/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_0 to rs_val<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             64   0.626   2.026  U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_0 (U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe<0>)
     LUT3:I0->O            1   0.479   0.000  U0/blk_mem_generator/valid.cstr/has_mux_a.A/Mmux_dout_mux_313 (U0/blk_mem_generator/valid.cstr/has_mux_a.A/Mmux_dout_mux_313)
     MUXF5:I1->O         258   0.314   2.676  U0/blk_mem_generator/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f5_12 (douta(21))
     end scope: 'BU2'
     end scope: 'instr_cache'
     BUF:I->O            258   0.479   2.735  instr_cache_douta<21>_1 (instr_cache_douta<21>_1)
     LUT3:I2->O            1   0.479   0.000  register/mux24_6 (register/mux24_6)
     MUXF5:I1->O           1   0.314   0.000  register/mux24_5_f5 (register/mux24_5_f5)
     MUXF6:I1->O           1   0.298   0.000  register/mux24_4_f6 (register/mux24_4_f6)
     MUXF7:I1->O           1   0.298   0.000  register/mux24_3_f7 (register/mux24_3_f7)
     MUXF8:I1->O          28   0.298   1.556  register/mux24_2_f8 (rs_val_31_OBUF)
     OBUF:I->O                 4.909          rs_val_31_OBUF (rs_val<31>)
    ----------------------------------------
    Total                     17.486ns (8.494ns logic, 8.992ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'control/reg_dst_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            control/reg_write_1 (LATCH)
  Destination:       reg_write (PAD)
  Source Clock:      control/reg_dst_not0001 falling

  Data Path: control/reg_write_1 to reg_write
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  control/reg_write_1 (control/reg_write_1)
     OBUF:I->O                 4.909          reg_write_OBUF (reg_write)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================


Total REAL time to Xst completion: 37.00 secs
Total CPU time to Xst completion: 33.48 secs
 
--> 


Total memory usage is 573516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :   43 (   0 filtered)

