<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>EZR32 Wonder Gecko Software Documentation: D:/jenkins-slave/workspaces/Executor-0/super/platform/emlib/src/em_core.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">EZR32 Wonder Gecko Software Documentation
   &#160;<span id="projectnumber">ezr32wg-doc-5.1.2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="../../index.html"><span>Documentation&#160;Home</span></a></li>
      <li><a href="http://www.silabs.com"><span>silabs.com</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('em__core_8c.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">em_core.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Core interrupt handling API. </p>
<dl class="section version"><dt>Version</dt><dd>5.1.2</dd></dl>
<h1><a class="anchor" id="License"></a>
License</h1>
<p><b>Copyright 2016 Silicon Laboratories, Inc. <a href="http://www.silabs.com">http://www.silabs.com</a></b></p>
<p>Permission is granted to anyone to use this software for any purpose, including commercial applications, and to alter it and redistribute it freely, subject to the following restrictions:</p>
<ol type="1">
<li>The origin of this software must not be misrepresented; you must not claim that you wrote the original software.<br />
</li>
<li>Altered source versions must be plainly marked as such, and must not be misrepresented as being the original software.<br />
</li>
<li>This notice may not be removed or altered from any source distribution.</li>
</ol>
<p>DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Labs has no obligation to support this Software. Silicon Labs is providing the Software "AS IS", with no express or implied warranties of any kind, including, but not limited to, any implied warranties of merchantability or fitness for any particular purpose or warranties against infringement of any proprietary rights of a third party.</p>
<p>Silicon Labs will not be liable for any consequential, incidental, or special damages, or any other relief, or for any claim by any third party, arising from your use of this Software. </p>

<p>Definition in file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>
</div><div class="textblock"><code>#include &quot;<a class="el" href="em__core_8h_source.html">em_core.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="em__assert_8h_source.html">em_assert.h</a>&quot;</code><br />
</div>
<p><a href="em__core_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadf7237e6f40425caeb2ac56efb97b43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gadf7237e6f40425caeb2ac56efb97b43b">CORE_ATOMIC_BASE_PRIORITY_LEVEL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gadf7237e6f40425caeb2ac56efb97b43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a3362b0f3a8415dcae958dfda16b8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga3a3362b0f3a8415dcae958dfda16b8e2">CORE_ATOMIC_METHOD</a>&#160;&#160;&#160;<a class="el" href="group__CORE.html#gaeba348aed5c4f0007a030f1c8820ee60">CORE_ATOMIC_METHOD_PRIMASK</a></td></tr>
<tr class="separator:ga3a3362b0f3a8415dcae958dfda16b8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4ec0cf323631243d122be29ed5624c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gae4ec0cf323631243d122be29ed5624c6">CORE_INTERRUPT_ENTRY</a>()</td></tr>
<tr class="separator:gae4ec0cf323631243d122be29ed5624c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga672ddcad939a4b922b35204d6a857027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga672ddcad939a4b922b35204d6a857027">CORE_INTERRUPT_EXIT</a>()</td></tr>
<tr class="separator:ga672ddcad939a4b922b35204d6a857027"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gafdfbbd11ed59822d754a25ddd9805b38"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gafdfbbd11ed59822d754a25ddd9805b38">CORE_AtomicDisableIrq</a> (void)</td></tr>
<tr class="memdesc:gafdfbbd11ed59822d754a25ddd9805b38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupts.  <a href="group__CORE.html#gafdfbbd11ed59822d754a25ddd9805b38">More...</a><br /></td></tr>
<tr class="separator:gafdfbbd11ed59822d754a25ddd9805b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82849c67cf5d03bf6d9e8b56d3d9008d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga82849c67cf5d03bf6d9e8b56d3d9008d">CORE_AtomicEnableIrq</a> (void)</td></tr>
<tr class="memdesc:ga82849c67cf5d03bf6d9e8b56d3d9008d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupts.  <a href="group__CORE.html#ga82849c67cf5d03bf6d9e8b56d3d9008d">More...</a><br /></td></tr>
<tr class="separator:ga82849c67cf5d03bf6d9e8b56d3d9008d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d5f5d8592e4d6de95a50c44a51ce9f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga27d5f5d8592e4d6de95a50c44a51ce9f">CORE_CriticalDisableIrq</a> (void)</td></tr>
<tr class="memdesc:ga27d5f5d8592e4d6de95a50c44a51ce9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupts.  <a href="group__CORE.html#ga27d5f5d8592e4d6de95a50c44a51ce9f">More...</a><br /></td></tr>
<tr class="separator:ga27d5f5d8592e4d6de95a50c44a51ce9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b01a782ebe5720b3505c30126c7596"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gad9b01a782ebe5720b3505c30126c7596">CORE_CriticalEnableIrq</a> (void)</td></tr>
<tr class="memdesc:gad9b01a782ebe5720b3505c30126c7596"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupts.  <a href="group__CORE.html#gad9b01a782ebe5720b3505c30126c7596">More...</a><br /></td></tr>
<tr class="separator:gad9b01a782ebe5720b3505c30126c7596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61bd0aa238e5eed1e725c007755576a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CORE.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga61bd0aa238e5eed1e725c007755576a5">CORE_EnterAtomic</a> (void)</td></tr>
<tr class="memdesc:ga61bd0aa238e5eed1e725c007755576a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter an ATOMIC section.  <a href="group__CORE.html#ga61bd0aa238e5eed1e725c007755576a5">More...</a><br /></td></tr>
<tr class="separator:ga61bd0aa238e5eed1e725c007755576a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420c5e796d60862f374fe02797bc67cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CORE.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga420c5e796d60862f374fe02797bc67cc">CORE_EnterCritical</a> (void)</td></tr>
<tr class="memdesc:ga420c5e796d60862f374fe02797bc67cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter a CRITICAL section.  <a href="group__CORE.html#ga420c5e796d60862f374fe02797bc67cc">More...</a><br /></td></tr>
<tr class="separator:ga420c5e796d60862f374fe02797bc67cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510268c9357cb2cffddd9dd75ddf7fab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga510268c9357cb2cffddd9dd75ddf7fab">CORE_EnterNvicMask</a> (<a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *nvicState, const <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *disable)</td></tr>
<tr class="memdesc:ga510268c9357cb2cffddd9dd75ddf7fab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter a NVIC mask section.  <a href="group__CORE.html#ga510268c9357cb2cffddd9dd75ddf7fab">More...</a><br /></td></tr>
<tr class="separator:ga510268c9357cb2cffddd9dd75ddf7fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669cd1707198be603ef5d36605d0d20b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga669cd1707198be603ef5d36605d0d20b">CORE_ExitAtomic</a> (<a class="el" href="group__CORE.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a> irqState)</td></tr>
<tr class="memdesc:ga669cd1707198be603ef5d36605d0d20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exit an ATOMIC section.  <a href="group__CORE.html#ga669cd1707198be603ef5d36605d0d20b">More...</a><br /></td></tr>
<tr class="separator:ga669cd1707198be603ef5d36605d0d20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3486ed889fc97ae4dcbc840fedb9421"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gae3486ed889fc97ae4dcbc840fedb9421">CORE_ExitCritical</a> (<a class="el" href="group__CORE.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a> irqState)</td></tr>
<tr class="memdesc:gae3486ed889fc97ae4dcbc840fedb9421"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exit a CRITICAL section.  <a href="group__CORE.html#gae3486ed889fc97ae4dcbc840fedb9421">More...</a><br /></td></tr>
<tr class="separator:gae3486ed889fc97ae4dcbc840fedb9421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa32f111ee6cdd5e854b489a04a79b68"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gaaa32f111ee6cdd5e854b489a04a79b68">CORE_GetNvicEnabledMask</a> (<a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *mask)</td></tr>
<tr class="memdesc:gaaa32f111ee6cdd5e854b489a04a79b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current NVIC enable mask state.  <a href="group__CORE.html#gaaa32f111ee6cdd5e854b489a04a79b68">More...</a><br /></td></tr>
<tr class="separator:gaaa32f111ee6cdd5e854b489a04a79b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadb9b9a49a92a6857c600cffb4a8b384"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gaadb9b9a49a92a6857c600cffb4a8b384">CORE_GetNvicMaskDisableState</a> (const <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *mask)</td></tr>
<tr class="memdesc:gaadb9b9a49a92a6857c600cffb4a8b384"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get NVIC disable state for a given mask.  <a href="group__CORE.html#gaadb9b9a49a92a6857c600cffb4a8b384">More...</a><br /></td></tr>
<tr class="separator:gaadb9b9a49a92a6857c600cffb4a8b384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c6a016bb6c8b59618aa256a718e8f0"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga68c6a016bb6c8b59618aa256a718e8f0">CORE_GetNvicRamTableHandler</a> (<a class="el" href="group__EZR32WG330F256R69.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> irqN)</td></tr>
<tr class="memdesc:ga68c6a016bb6c8b59618aa256a718e8f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to get the handler for a specific interrupt.  <a href="group__CORE.html#ga68c6a016bb6c8b59618aa256a718e8f0">More...</a><br /></td></tr>
<tr class="separator:ga68c6a016bb6c8b59618aa256a718e8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34622f7414387576c9f16a0ec5770db8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga34622f7414387576c9f16a0ec5770db8">CORE_InIrqContext</a> (void)</td></tr>
<tr class="memdesc:ga34622f7414387576c9f16a0ec5770db8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if current cpu operation mode is handler mode.  <a href="group__CORE.html#ga34622f7414387576c9f16a0ec5770db8">More...</a><br /></td></tr>
<tr class="separator:ga34622f7414387576c9f16a0ec5770db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8eb75f2f2a86503a47bf96c76ae332"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gaea8eb75f2f2a86503a47bf96c76ae332">CORE_InitNvicVectorTable</a> (uint32_t *sourceTable, uint32_t sourceSize, uint32_t *targetTable, uint32_t targetSize, void *defaultHandler, bool overwriteActive)</td></tr>
<tr class="memdesc:gaea8eb75f2f2a86503a47bf96c76ae332"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize an interrupt vector table by copying table entries from a source to a target table.  <a href="group__CORE.html#gaea8eb75f2f2a86503a47bf96c76ae332">More...</a><br /></td></tr>
<tr class="separator:gaea8eb75f2f2a86503a47bf96c76ae332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e48322a9b05fd1d265e55a1c38af8a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gad0e48322a9b05fd1d265e55a1c38af8a">CORE_IrqIsBlocked</a> (<a class="el" href="group__EZR32WG330F256R69.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> irqN)</td></tr>
<tr class="memdesc:gad0e48322a9b05fd1d265e55a1c38af8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a specific interrupt is disabled or blocked.  <a href="group__CORE.html#gad0e48322a9b05fd1d265e55a1c38af8a">More...</a><br /></td></tr>
<tr class="separator:gad0e48322a9b05fd1d265e55a1c38af8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae68b1a852ef2fd42d15dd7d5ee9933"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gadae68b1a852ef2fd42d15dd7d5ee9933">CORE_IrqIsDisabled</a> (void)</td></tr>
<tr class="memdesc:gadae68b1a852ef2fd42d15dd7d5ee9933"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if interrupts are disabled.  <a href="group__CORE.html#gadae68b1a852ef2fd42d15dd7d5ee9933">More...</a><br /></td></tr>
<tr class="separator:gadae68b1a852ef2fd42d15dd7d5ee9933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818266df617b6e900b124d30f4cf7db4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga818266df617b6e900b124d30f4cf7db4">CORE_NvicDisableMask</a> (const <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *disable)</td></tr>
<tr class="memdesc:ga818266df617b6e900b124d30f4cf7db4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable NVIC interrupts.  <a href="group__CORE.html#ga818266df617b6e900b124d30f4cf7db4">More...</a><br /></td></tr>
<tr class="separator:ga818266df617b6e900b124d30f4cf7db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd594b0671e10977a3655f289439af09"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gafd594b0671e10977a3655f289439af09">CORE_NvicEnableMask</a> (const <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *enable)</td></tr>
<tr class="memdesc:gafd594b0671e10977a3655f289439af09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set current NVIC interrupt enable mask.  <a href="group__CORE.html#gafd594b0671e10977a3655f289439af09">More...</a><br /></td></tr>
<tr class="separator:gafd594b0671e10977a3655f289439af09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788fc3ea8bf0a931e5b3c9266a543c25"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga788fc3ea8bf0a931e5b3c9266a543c25">CORE_NvicIRQDisabled</a> (<a class="el" href="group__EZR32WG330F256R69.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> irqN)</td></tr>
<tr class="memdesc:ga788fc3ea8bf0a931e5b3c9266a543c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a NVIC interrupt is disabled.  <a href="group__CORE.html#ga788fc3ea8bf0a931e5b3c9266a543c25">More...</a><br /></td></tr>
<tr class="separator:ga788fc3ea8bf0a931e5b3c9266a543c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf82cce035328e4558db771ecfe8720"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga9cf82cce035328e4558db771ecfe8720">CORE_NvicMaskClearIRQ</a> (<a class="el" href="group__EZR32WG330F256R69.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> irqN, <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *mask)</td></tr>
<tr class="memdesc:ga9cf82cce035328e4558db771ecfe8720"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to clear an IRQn bit in a NVIC enable/disable mask.  <a href="group__CORE.html#ga9cf82cce035328e4558db771ecfe8720">More...</a><br /></td></tr>
<tr class="separator:ga9cf82cce035328e4558db771ecfe8720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74cc1f2c3a9c786f1108eba8305b4a02"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga74cc1f2c3a9c786f1108eba8305b4a02">CORE_NvicMaskSetIRQ</a> (<a class="el" href="group__EZR32WG330F256R69.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> irqN, <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *mask)</td></tr>
<tr class="memdesc:ga74cc1f2c3a9c786f1108eba8305b4a02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to set an IRQn bit in a NVIC enable/disable mask.  <a href="group__CORE.html#ga74cc1f2c3a9c786f1108eba8305b4a02">More...</a><br /></td></tr>
<tr class="separator:ga74cc1f2c3a9c786f1108eba8305b4a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff18df16b51922db178fed08846f2814"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gaff18df16b51922db178fed08846f2814">CORE_SetNvicRamTableHandler</a> (<a class="el" href="group__EZR32WG330F256R69.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> irqN, void *handler)</td></tr>
<tr class="memdesc:gaff18df16b51922db178fed08846f2814"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to set the handler for a specific interrupt.  <a href="group__CORE.html#gaff18df16b51922db178fed08846f2814">More...</a><br /></td></tr>
<tr class="separator:gaff18df16b51922db178fed08846f2814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae827216d8f44d661d6ff49a5cf5ce025"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gae827216d8f44d661d6ff49a5cf5ce025">CORE_YieldAtomic</a> (void)</td></tr>
<tr class="memdesc:gae827216d8f44d661d6ff49a5cf5ce025"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brief interrupt enable/disable sequence to allow handling of pending interrupts.  <a href="group__CORE.html#gae827216d8f44d661d6ff49a5cf5ce025">More...</a><br /></td></tr>
<tr class="separator:gae827216d8f44d661d6ff49a5cf5ce025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768aa167717431945535a3677f6c6797"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga768aa167717431945535a3677f6c6797">CORE_YieldCritical</a> (void)</td></tr>
<tr class="memdesc:ga768aa167717431945535a3677f6c6797"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brief interrupt enable/disable sequence to allow handling of pending interrupts.  <a href="group__CORE.html#ga768aa167717431945535a3677f6c6797">More...</a><br /></td></tr>
<tr class="separator:ga768aa167717431945535a3677f6c6797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c84177a6c8922b997d9a0bb94ec0ff9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga3c84177a6c8922b997d9a0bb94ec0ff9">CORE_YieldNvicMask</a> (const <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *enable)</td></tr>
<tr class="memdesc:ga3c84177a6c8922b997d9a0bb94ec0ff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brief NVIC interrupt enable/disable sequence to allow handling of pending interrupts.  <a href="group__CORE.html#ga3c84177a6c8922b997d9a0bb94ec0ff9">More...</a><br /></td></tr>
<tr class="separator:ga3c84177a6c8922b997d9a0bb94ec0ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_57c5670a54251515d5dc3137dddf203b.html">platform</a></li><li class="navelem"><a class="el" href="dir_74d47fbdcea7cda18072cc4be639af5a.html">emlib</a></li><li class="navelem"><a class="el" href="dir_b77ccd6bfa0f6707ca88325cce5976b5.html">src</a></li><li class="navelem"><a class="el" href="em__core_8c.html">em_core.c</a></li>
    <li class="footer">Generated on Thu Mar 9 2017 20:47:52 for EZR32 Wonder Gecko Software Documentation by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
