######################################################################
#
# File name : IR_tb_compile.do
# Created on: Fri Jun 24 14:12:15 +0200 2022
#
# Auto generated by Vivado for 'behavioral' simulation
#
######################################################################
C:\\questasim64_10.6c\\win64\\vlib questa_lib/work
C:\\questasim64_10.6c\\win64\\vlib questa_lib/msim

C:\\questasim64_10.6c\\win64\\vlib questa_lib/msim/xil_defaultlib

C:\\questasim64_10.6c\\win64\\vmap xil_defaultlib questa_lib/msim/xil_defaultlib

C:\\questasim64_10.6c\\win64\\vlog -64 -incr -work xil_defaultlib  \
"../../../../project_1.ip_user_files/ip/ir_fifo/sim/ir_fifo.v" \

C:\\questasim64_10.6c\\win64\\vcom -64 -93 -work xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/CTPv15/common_logic/RTL/Trigger_class_record/buffer_fifo.vhd" \
"../../../../project_1.srcs/sources_1/imports/CTPv15/common_logic/RTL/Interaction_record_zerosuppr/top_ir_statemachine.vhd" \
"../../../../project_1.srcs/sources_1/imports/CTPv15/common_logic/RTL/Interaction_record_zerosuppr/ir_statemachine.vhd" \
"../../../../project_1.srcs/sources_1/imports/CTPv15/common_logic/RTL/Interaction_record_zerosuppr/packer_ir2.vhd" \
"../../../../project_1.srcs/sources_1/imports/CTPv15/common_logic/RTL/Trigger_class_record/prsg_tcr.vhd" \
"../../../../project_1.srcs/sim_1/imports/Interaction_record/ir_tb.vhd" \

# compile glbl module
C:\\questasim64_10.6c\\win64\\vlog -work xil_defaultlib "glbl.v"

quit -force

