Timing Summary
==============

   POST-ROUTE

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints      
   -----------  ----------  ---------------  -------  -------  -------------      
    <UDEF_clk>           1                1    -5862  -210258             74      
   <UDEF_clk0>           1                1    -8958  -273982             70      




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                   7861                    127.210 
             clk0         clk0  <UDEF_clk0>           (auto) 2000            (0,1000)                  10957                     91.266 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>           74       -5862    -210258             74
             clk0            clk0         <UDEF_clk0>           70       -8958    -273982             70




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>           74       -5862    -210258             74

Path 30:
   Slack (not met):                         -5862ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2247ps
   - Clock uncertainty:                       150ps
   = Required time:                          4097ps
   - Propagation time:                       7665ps (51.1% logic, 48.9% route, logic stage 4)
   - Delay of the launching clock:           2294ps
   = Slack:                                 -5862ps

   Instance/Pin or Net Name                                           Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                          
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                CLOCK-PORT    -                      -     launch     r               0                                                                                
   clk                                                                Clock net    90           (fanout=269)       2294                     -                                                                                
   RBB_17/CLK                                                         RBB_6L       17   [TILE 0 0, RBB 16 8]          -     r            2294                                                                                
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_17/BQ                                                          RBB_6L       17   [TILE 0 0, RBB 16 8]        800     r            3094     {inst104: $auto$ff.cc:266:slice$2011 (FDR,site=bff)}                       
   timer_inst.timer_counter[1]                                        Net         163             (fanout=2)       1072                     -                                                                                
   RBB_17/D4                                                          RBB_6L       17   [TILE 0 0, RBB 16 8]          -     r            4166                                                                                
   RBB_17/DMUX                                                        RBB_6L       17   [TILE 0 0, RBB 16 8]       1200     r            5366     {inst27: $abc$44669$lut$aiger44668$143 (LUT,site=dluto)}                   
   $techmap44690$abc$44669$lut$aiger44668$147.A[4]                    Net         151             (fanout=1)        673                     -                                                                                
   RBB_32/D5                                                          RBB_6L       32  [TILE 0 0, RBB 16 10]          -     r            6039                                                                                
   RBB_32/D                                                           RBB_6L       32  [TILE 0 0, RBB 16 10]        616     r            6655     {inst28: $abc$44669$lut$aiger44668$147 (LUT,site=dlut)}                    
   $techmap44691$abc$44669$lut$auto$rtlil.cc:2660:NotGate$41623.A[3]  Net          37             (fanout=1)        649                     -                                                                                
   RBB_32/C4                                                          RBB_6L       32  [TILE 0 0, RBB 16 10]          -     r            7304                                                                                
   RBB_32/CMUX                                                        RBB_6L       32  [TILE 0 0, RBB 16 10]        646     r            7950     {inst146: $auto$xilinx_dffopt.cc:338:execute$44744 (LUT,site=cluto)}       
   $auto$xilinx_dffopt.cc:347:execute$44745                           Net          41             (fanout=1)       1353                     -                                                                                
   RBB_5/O[1]                                                         IOB           5  [TILE 0 0, RBB 31 11]          -     r            9303     {inst172: clk_1k_OUT (FD)} {(output_port) inst162: g_162_clk_1k_obuf (IO)} 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_5/CLK                                                          IOB           5  [TILE 0 0, RBB 31 11]        656     r            9959                                                                                
   clk                                                                Clock net    90           (fanout=269)      -2247                     -                                                                                
   clk                                                                CLOCK-PORT    -                      -    capture     r            7712                                                                                
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 31:
   Slack (not met):                         -5661ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2318ps
   - Clock uncertainty:                       150ps
   = Required time:                          4168ps
   - Propagation time:                       7535ps (59.8% logic, 40.2% route, logic stage 6)
   - Delay of the launching clock:           2294ps
   = Slack:                                 -5661ps

   Instance/Pin or Net Name                                           Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                         
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                CLOCK-PORT    -                      -     launch     r               0                                                                               
   clk                                                                Clock net    90           (fanout=269)       2294                     -                                                                               
   RBB_17/CLK                                                         RBB_6L       17   [TILE 0 0, RBB 16 8]          -     r            2294                                                                               
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_17/BQ                                                          RBB_6L       17   [TILE 0 0, RBB 16 8]        800     r            3094     {inst104: $auto$ff.cc:266:slice$2011 (FDR,site=bff)}                      
   timer_inst.timer_counter[1]                                        Net         163             (fanout=2)       1072                     -                                                                               
   RBB_17/D4                                                          RBB_6L       17   [TILE 0 0, RBB 16 8]          -     r            4166                                                                               
   RBB_17/DMUX                                                        RBB_6L       17   [TILE 0 0, RBB 16 8]       1200     r            5366     {inst27: $abc$44669$lut$aiger44668$143 (LUT,site=dluto)}                  
   $techmap44690$abc$44669$lut$aiger44668$147.A[4]                    Net         151             (fanout=1)        673                     -                                                                               
   RBB_32/D5                                                          RBB_6L       32  [TILE 0 0, RBB 16 10]          -     r            6039                                                                               
   RBB_32/D                                                           RBB_6L       32  [TILE 0 0, RBB 16 10]        616     r            6655     {inst28: $abc$44669$lut$aiger44668$147 (LUT,site=dlut)}                   
   $techmap44691$abc$44669$lut$auto$rtlil.cc:2660:NotGate$41623.A[3]  Net          37             (fanout=1)        649                     -                                                                               
   RBB_32/C4                                                          RBB_6L       32  [TILE 0 0, RBB 16 10]          -     r            7304                                                                               
   RBB_32/C                                                           RBB_6L       32  [TILE 0 0, RBB 16 10]        618     r            7922     {inst81: $abc$44669$lut$auto$rtlil.cc:2660:NotGate$41623 (LUT,site=clut)} 
   $abc$44669$auto$rtlil.cc:2660:NotGate$41623                        Net         156             (fanout=1)        633                     -                                                                               
   RBB_17/A6                                                          RBB_6L       17   [TILE 0 0, RBB 16 8]          -     r            8555                                                                               
   RBB_17/SRout                                                       RBB_6L       17   [TILE 0 0, RBB 16 8]          2     r            8557                                                                               
   $abc$44669$auto$rtlil.cc:2660:NotGate$41623                        Net         156             (fanout=1)          0                     -                                                                               
   RBB_18/SRin                                                        RBB_6L       18   [TILE 0 0, RBB 19 8]          -     r            8557                                                                               
   RBB_18/SRout                                                       RBB_6L       18   [TILE 0 0, RBB 19 8]          2     r            8559                                                                               
   $abc$44669$auto$rtlil.cc:2660:NotGate$41623                        Net         156             (fanout=1)          0                     -                                                                               
   RBB_19/SRin                                                        RBB_6L       19   [TILE 0 0, RBB 22 8]          -     r            8559     {<SR>inst112: $auto$ff.cc:266:slice$2019 (FDR,site=bff)}                  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_19/CLK                                                         RBB_6L       19   [TILE 0 0, RBB 22 8]       1270     r            9829                                                                               
   clk                                                                Clock net    90           (fanout=269)      -2318                     -                                                                               
   clk                                                                CLOCK-PORT    -                      -    capture     r            7511                                                                               
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 32:
   Slack (not met):                         -5604ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2318ps
   - Clock uncertainty:                       150ps
   = Required time:                          4168ps
   - Propagation time:                       7478ps (59.5% logic, 40.5% route, logic stage 6)
   - Delay of the launching clock:           2294ps
   = Slack:                                 -5604ps

   Instance/Pin or Net Name                                           Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                         
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                CLOCK-PORT    -                      -     launch     r               0                                                                               
   clk                                                                Clock net    90           (fanout=269)       2294                     -                                                                               
   RBB_17/CLK                                                         RBB_6L       17   [TILE 0 0, RBB 16 8]          -     r            2294                                                                               
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_17/BQ                                                          RBB_6L       17   [TILE 0 0, RBB 16 8]        800     r            3094     {inst104: $auto$ff.cc:266:slice$2011 (FDR,site=bff)}                      
   timer_inst.timer_counter[1]                                        Net         163             (fanout=2)       1072                     -                                                                               
   RBB_17/D4                                                          RBB_6L       17   [TILE 0 0, RBB 16 8]          -     r            4166                                                                               
   RBB_17/DMUX                                                        RBB_6L       17   [TILE 0 0, RBB 16 8]       1200     r            5366     {inst27: $abc$44669$lut$aiger44668$143 (LUT,site=dluto)}                  
   $techmap44690$abc$44669$lut$aiger44668$147.A[4]                    Net         151             (fanout=1)        673                     -                                                                               
   RBB_32/D5                                                          RBB_6L       32  [TILE 0 0, RBB 16 10]          -     r            6039                                                                               
   RBB_32/D                                                           RBB_6L       32  [TILE 0 0, RBB 16 10]        616     r            6655     {inst28: $abc$44669$lut$aiger44668$147 (LUT,site=dlut)}                   
   $techmap44691$abc$44669$lut$auto$rtlil.cc:2660:NotGate$41623.A[3]  Net          37             (fanout=1)        649                     -                                                                               
   RBB_32/C4                                                          RBB_6L       32  [TILE 0 0, RBB 16 10]          -     r            7304                                                                               
   RBB_32/C                                                           RBB_6L       32  [TILE 0 0, RBB 16 10]        618     r            7922     {inst81: $abc$44669$lut$auto$rtlil.cc:2660:NotGate$41623 (LUT,site=clut)} 
   $abc$44669$auto$rtlil.cc:2660:NotGate$41623                        Net         156             (fanout=1)        633                     -                                                                               
   RBB_17/A6                                                          RBB_6L       17   [TILE 0 0, RBB 16 8]          -     r            8555                                                                               
   RBB_17/SRout                                                       RBB_6L       17   [TILE 0 0, RBB 16 8]          2     r            8557                                                                               
   $abc$44669$auto$rtlil.cc:2660:NotGate$41623                        Net         156             (fanout=1)          0                     -                                                                               
   RBB_18/SRin                                                        RBB_6L       18   [TILE 0 0, RBB 19 8]          -     r            8557                                                                               
   RBB_18/SRout                                                       RBB_6L       18   [TILE 0 0, RBB 19 8]          2     r            8559                                                                               
   $abc$44669$auto$rtlil.cc:2660:NotGate$41623                        Net         156             (fanout=1)          0                     -                                                                               
   RBB_19/SRin                                                        RBB_6L       19   [TILE 0 0, RBB 22 8]          -     r            8559     {<SR>inst113: $auto$ff.cc:266:slice$2020 (FDR,site=cff)}                  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_19/CLK                                                         RBB_6L       19   [TILE 0 0, RBB 22 8]       1213     r            9772                                                                               
   clk                                                                Clock net    90           (fanout=269)      -2318                     -                                                                               
   clk                                                                CLOCK-PORT    -                      -    capture     r            7454                                                                               
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------






Timing Details for Clock Pair clk0 and clk0
===========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
             clk0            clk0         <UDEF_clk0>           70       -8958    -273982             70

Path 12:
   Slack (not met):                         -8958ps
     Path type:                               SETUP
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2556ps
   - Clock uncertainty:                       150ps
   = Required time:                          4406ps
   - Propagation time:                      10882ps (39.7% logic, 60.3% route, logic stage 5)
   - Delay of the launching clock:           2482ps
   = Slack:                                 -8958ps

   Instance/Pin or Net Name                         Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                                             CLOCK-PORT    -                      -     launch     r               0                                                                                                    
   clk0                                             Clock net    63           (fanout=365)       2482                     -                                                                                                    
   RBB_14/CLK                                       RBB_6L       14  [TILE 0 0, RBB 28 20]          -     r            2482                                                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/BQ                                        RBB_6L       14  [TILE 0 0, RBB 28 20]        800     r            3282     {inst122: $auto$ff.cc:266:slice$2537 (FD,site=bff)}                                            
   address[2]                                       Net          83            (fanout=20)       2268                     -                                                                                                    
   RBB_31/A2                                        RBB_6L       31  [TILE 0 0, RBB 22 14]          -     r            5550                                                                                                    
   RBB_31/A                                         RBB_6L       31  [TILE 0 0, RBB 22 14]        666     r            6216     {inst52: $abc$44669$lut$aiger44668$400 (LUT,site=alut)}                                        
   $techmap44701$abc$44669$lut$aiger44668$405.A[4]  Net          28             (fanout=1)       1255                     -                                                                                                    
   RBB_34/D3                                        RBB_6L       34  [TILE 0 0, RBB 25 16]          -     r            7471                                                                                                    
   RBB_34/D                                         RBB_6L       34  [TILE 0 0, RBB 25 16]        694     r            8165     {inst53: $abc$44669$lut$aiger44668$405 (LUT,site=dlut)}                                        
   $techmap44726$abc$44669$lut$aiger44668$491.A[5]  Net          95             (fanout=1)        634                     -                                                                                                    
   RBB_34/B5                                        RBB_6L       34  [TILE 0 0, RBB 25 16]          -     r            8799                                                                                                    
   RBB_34/B                                         RBB_6L       34  [TILE 0 0, RBB 25 16]        729     r            9528     {inst57: $abc$44669$lut$aiger44668$491 (LUT,site=blut,bluto)}                                  
   $techmap44728$abc$44669$lut$procmux$1360_Y.A[2]  Net          17             (fanout=1)       1143                     -                                                                                                    
   RBB_30/C3                                        RBB_6L       30  [TILE 0 0, RBB 28 12]          -     r           10671                                                                                                    
   RBB_30/C                                         RBB_6L       30  [TILE 0 0, RBB 28 12]        622     r           11293     {inst87: $abc$44669$lut$procmux$1360_Y (LUT,site=clut)}                                        
   $abc$44669$procmux$1360_Y                        Net         158             (fanout=1)       1267                     -                                                                                                    
   RBB_3/O[0]                                       IOB           3   [TILE 0 0, RBB 31 8]          -     r           12560     {inst134: $auto$ff.cc:266:slice$2551 (FDE)} {(output_port) inst153: g_153_COL_Green_obuf (IO)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_3/CLK                                        IOB           3   [TILE 0 0, RBB 31 8]        804     r           13364                                                                                                    
   clk0                                             Clock net    63           (fanout=365)      -2556                     -                                                                                                    
   clk0                                             CLOCK-PORT    -                      -    capture     r           10808                                                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 20:
   Slack (not met):                         -8953ps
     Path type:                               SETUP
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2545ps
   - Clock uncertainty:                       150ps
   = Required time:                          4395ps
   - Propagation time:                      10803ps (47.9% logic, 52.1% route, logic stage 6)
   - Delay of the launching clock:           2545ps
   = Slack:                                 -8953ps

   Instance/Pin or Net Name                                    Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                            
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                                                        CLOCK-PORT    -                      -     launch     r               0                                                                                                  
   clk0                                                        Clock net    63           (fanout=365)       2545                     -                                                                                                  
   RBB_23/CLK                                                  RBB_6L       23  [TILE 0 0, RBB 28 22]          -     r            2545                                                                                                  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_23/CQ                                                   RBB_6L       23  [TILE 0 0, RBB 28 22]        800     r            3345     {inst123: $auto$ff.cc:266:slice$2538 (FD,site=cff)}                                          
   address[3]                                                  Net          82            (fanout=23)       1192                     -                                                                                                  
   RBB_23/C2                                                   RBB_6L       23  [TILE 0 0, RBB 28 22]          -     r            4537                                                                                                  
   RBB_23/CMUX                                                 RBB_6L       23  [TILE 0 0, RBB 28 22]        983     r            5520     {inst30: $abc$44669$lut$aiger44668$177 (LUT,site=cluto)}                                     
   $techmap44683$abc$44669$lut$aiger44668$185.A[4]             Net          30             (fanout=4)        873                     -                                                                                                  
   RBB_28/D3                                                   RBB_6L       28  [TILE 0 0, RBB 28 18]          -     r            6393                                                                                                  
   RBB_28/D                                                    RBB_6L       28  [TILE 0 0, RBB 28 18]        608     r            7001     {inst31: $abc$44669$lut$aiger44668$185 (LUT,site=dlut)}                                      
   $techmap44686$abc$44669$lut$aiger44668$217.A[5]             Net          54             (fanout=2)        645                     -                                                                                                  
   RBB_28/B4                                                   RBB_6L       28  [TILE 0 0, RBB 28 18]          -     r            7646                                                                                                  
   RBB_28/B                                                    RBB_6L       28  [TILE 0 0, RBB 28 18]        583     r            8229     {inst59: $abc$44669$lut$aiger44668$529 (LUT,site=blut)}                                      
   $techmap44714$abc$44669$lut$aiger44668$606.A[4]             Net          40             (fanout=1)        617                     -                                                                                                  
   RBB_28/A5                                                   RBB_6L       28  [TILE 0 0, RBB 28 18]          -     r            8846                                                                                                  
   RBB_28/AMUX                                                 RBB_6L       28  [TILE 0 0, RBB 28 18]        840     r            9686     {inst65: $abc$44669$lut$aiger44668$609 (LUT,site=aluto)}                                     
   $techmap44721$auto$abc9_ops.cc:1550:reintegrate$44671.A[4]  Net          20             (fanout=1)       1151                     -                                                                                                  
   RBB_29/D5                                                   RBB_6L       29  [TILE 0 0, RBB 25 20]          -     r           10837                                                                                                  
   RBB_29/D                                                    RBB_6L       29  [TILE 0 0, RBB 25 20]        632     r           11469     {inst88: $auto$abc9_ops.cc:1550:reintegrate$44671 (LUT,site=dlut,dluto)}                     
   $abc$44669$procmux$1365_Y                                   Net          60             (fanout=1)       1151                     -                                                                                                  
   RBB_8/O[0]                                                  IOB           8  [TILE 0 0, RBB 31 23]          -     r           12620     {inst133: $auto$ff.cc:266:slice$2550 (FDE)} {(output_port) inst155: g_155_COL_Red_obuf (IO)} 
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_8/CLK                                                   IOB           8  [TILE 0 0, RBB 31 23]        728     r           13348                                                                                                  
   clk0                                                        Clock net    63           (fanout=365)      -2545                     -                                                                                                  
   clk0                                                        CLOCK-PORT    -                      -    capture     r           10803                                                                                                  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 5:
   Slack (not met):                         -8115ps
     Path type:                               SETUP
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2460ps
   - Clock uncertainty:                       150ps
   = Required time:                          4310ps
   - Propagation time:                       9969ps (48.4% logic, 51.6% route, logic stage 4)
   - Delay of the launching clock:           2456ps
   = Slack:                                 -8115ps

   Instance/Pin or Net Name                                    Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                                                        CLOCK-PORT    -                      -     launch     r               0                                                                                              
   clk0                                                        Clock net    63           (fanout=365)       2456                     -                                                                                              
   RBB_27/CLK                                                  RBB_6L       27  [TILE 0 0, RBB 16 12]          -     r            2456                                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_27/DQ                                                   RBB_6L       27  [TILE 0 0, RBB 16 12]        800     r            3256     {inst138: $auto$ff.cc:266:slice$2555 (FDE,site=dff)}                                     
   columnCounter[0]                                            Net          68             (fanout=6)       2355                     -                                                                                              
   RBB_14/A1                                                   RBB_6L       14  [TILE 0 0, RBB 28 20]          -     r            5611                                                                                              
   RBB_14/BMUX                                                 RBB_6L       14  [TILE 0 0, RBB 28 20]       1181     r            6792     {inst94: $auto$alumacc.cc:485:replace_alu$1580.genblk1.slice[0].genblk1.carry4 (CARRY4)} 
   $auto$alumacc.cc:485:replace_alu$1583.Y[1]                  Net         206             (fanout=3)        636                     -                                                                                              
   RBB_23/B1                                                   RBB_6L       23  [TILE 0 0, RBB 28 22]          -     r            7428                                                                                              
   RBB_23/DMUX                                                 RBB_6L       23  [TILE 0 0, RBB 28 22]       1562     r            8990     {inst144: $auto$maccmap.cc:240:synth$2104.genblk1.slice[0].genblk1.carry4 (CARRY4)}      
   $techmap44702$auto$abc9_ops.cc:1550:reintegrate$44673.A[1]  Net          11             (fanout=2)       1534                     -                                                                                              
   RBB_21/A2                                                   RBB_6L       21  [TILE 0 0, RBB 25 14]          -     r           10524                                                                                              
   RBB_21/A                                                    RBB_6L       21  [TILE 0 0, RBB 25 14]        665     r           11189     {inst90: $auto$abc9_ops.cc:1550:reintegrate$44673 (LUT,site=alut)}                       
   $auto$alumacc.cc:485:replace_alu$1589.Y[0]                  Net         181             (fanout=1)        619                     -                                                                                              
   RBB_31/D6                                                   RBB_6L       31  [TILE 0 0, RBB 22 14]          -     r           11808     {inst124: $auto$ff.cc:266:slice$2539 (FD,site=dff)}                                      
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_31/CLK                                                  RBB_6L       31  [TILE 0 0, RBB 22 14]        617     r           12425                                                                                              
   clk0                                                        Clock net    63           (fanout=365)      -2460                     -                                                                                              
   clk0                                                        CLOCK-PORT    -                      -    capture     r            9965                                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













