{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 02 05:16:19 2012 " "Info: Processing started: Sat Jun 02 05:16:19 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do inputSync.v(10) " "Warning (10463): Verilog HDL Declaration warning at inputSync.v(10): \"do\" is SystemVerilog-2005 keyword" {  } { { "inputSync.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/inputSync.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputsync.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file inputsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 coinSync " "Info (12023): Found entity 1: coinSync" {  } { { "inputSync.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/inputSync.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 inputSync " "Info (12023): Found entity 2: inputSync" {  } { { "inputSync.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/inputSync.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_top.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file kp/kp_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_top " "Info (12023): Found entity 1: KP_top" {  } { { "KP/KP_top.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_smachine.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file kp/kp_smachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_sMachine " "Info (12023): Found entity 1: KP_sMachine" {  } { { "KP/KP_sMachine.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_sMachine.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_scan.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file kp/kp_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Scan " "Info (12023): Found entity 1: KP_Scan" {  } { { "KP/KP_Scan.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_Scan.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_read.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file kp/kp_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Read " "Info (12023): Found entity 1: KP_Read" {  } { { "KP/KP_Read.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_Read.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_latch.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file kp/kp_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Latch " "Info (12023): Found entity 1: KP_Latch" {  } { { "KP/KP_Latch.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_Latch.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_key_bcd.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file kp/kp_key_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Key_BCD " "Info (12023): Found entity 1: KP_Key_BCD" {  } { { "KP/KP_Key_BCD.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_Key_BCD.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexeddisplay/priority_n_counter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file multiplexeddisplay/priority_n_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PRIORITY_N_COUNTER " "Info (12023): Found entity 1: PRIORITY_N_COUNTER" {  } { { "MultiplexedDisplay/PRIORITY_N_COUNTER.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/MultiplexedDisplay/PRIORITY_N_COUNTER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexeddisplay/mux4_1x4.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file multiplexeddisplay/mux4_1x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1x4 " "Info (12023): Found entity 1: MUX4_1x4" {  } { { "MultiplexedDisplay/MUX4_1x4.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/MultiplexedDisplay/MUX4_1x4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b MutiplexedDisplay.v(21) " "Info (10281): Verilog HDL Declaration information at MutiplexedDisplay.v(21): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "MultiplexedDisplay/MutiplexedDisplay.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/MultiplexedDisplay/MutiplexedDisplay.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexeddisplay/mutiplexeddisplay.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file multiplexeddisplay/mutiplexeddisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplexedDisplay " "Info (12023): Found entity 1: MultiplexedDisplay" {  } { { "MultiplexedDisplay/MutiplexedDisplay.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/MultiplexedDisplay/MutiplexedDisplay.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexeddisplay/bcd_7seg.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file multiplexeddisplay/bcd_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7SEG " "Info (12023): Found entity 1: BCD_7SEG" {  } { { "MultiplexedDisplay/BCD_7SEG.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/MultiplexedDisplay/BCD_7SEG.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1 " "Info (12023): Found entity 1: Lab1" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 tristate " "Info (12023): Found entity 2: tristate" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_latch.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file data_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_LATCH " "Info (12023): Found entity 1: DATA_LATCH" {  } { { "DATA_LATCH.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/DATA_LATCH.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_bcd.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file coin_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 coin_BCD " "Info (12023): Found entity 1: coin_BCD" {  } { { "coin_BCD.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/coin_BCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coincounter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file coincounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoinCounter " "Info (12023): Found entity 1: CoinCounter" {  } { { "CoinCounter.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/CoinCounter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV " "Info (12023): Found entity 1: CLKDIV" {  } { { "CLKDIV.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/CLKDIV.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "second Lab1.v(90) " "Warning (10236): Verilog HDL Implicit Net warning at Lab1.v(90): created implicit net for \"second\"" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key Lab1.v(90) " "Warning (10236): Verilog HDL Implicit Net warning at Lab1.v(90): created implicit net for \"key\"" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1 " "Info (12127): Elaborating entity \"Lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Lab1.v(81) " "Warning (10230): Verilog HDL assignment warning at Lab1.v(81): truncated value with size 32 to match size of target (6)" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_RIGHT Lab1.v(40) " "Warning (10034): Output port \"LED_RIGHT\" at Lab1.v(40) has no driver" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_LEFT Lab1.v(41) " "Warning (10034): Output port \"LED_LEFT\" at Lab1.v(41) has no driver" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV CLKDIV:divider " "Info (12128): Elaborating entity \"CLKDIV\" for hierarchy \"CLKDIV:divider\"" {  } { { "Lab1.v" "divider" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_top KP_top:kp " "Info (12128): Elaborating entity \"KP_top\" for hierarchy \"KP_top:kp\"" {  } { { "Lab1.v" "kp" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_Scan KP_top:kp\|KP_Scan:sc " "Info (12128): Elaborating entity \"KP_Scan\" for hierarchy \"KP_top:kp\|KP_Scan:sc\"" {  } { { "KP/KP_top.v" "sc" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_sMachine KP_top:kp\|KP_sMachine:stm " "Info (12128): Elaborating entity \"KP_sMachine\" for hierarchy \"KP_top:kp\|KP_sMachine:stm\"" {  } { { "KP/KP_top.v" "stm" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 KP_sMachine.v(49) " "Warning (10230): Verilog HDL assignment warning at KP_sMachine.v(49): truncated value with size 32 to match size of target (2)" {  } { { "KP/KP_sMachine.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_sMachine.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_Latch KP_top:kp\|KP_Latch:lc " "Info (12128): Elaborating entity \"KP_Latch\" for hierarchy \"KP_top:kp\|KP_Latch:lc\"" {  } { { "KP/KP_top.v" "lc" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_Key_BCD KP_top:kp\|KP_Key_BCD:as " "Info (12128): Elaborating entity \"KP_Key_BCD\" for hierarchy \"KP_top:kp\|KP_Key_BCD:as\"" {  } { { "KP/KP_top.v" "as" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:ts " "Info (12128): Elaborating entity \"tristate\" for hierarchy \"tristate:ts\"" {  } { { "Lab1.v" "ts" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coinSync coinSync:csync " "Info (12128): Elaborating entity \"coinSync\" for hierarchy \"coinSync:csync\"" {  } { { "Lab1.v" "csync" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputSync coinSync:csync\|inputSync:un " "Info (12128): Elaborating entity \"inputSync\" for hierarchy \"coinSync:csync\|inputSync:un\"" {  } { { "inputSync.v" "un" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/inputSync.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoinCounter CoinCounter:ccnt " "Info (12128): Elaborating entity \"CoinCounter\" for hierarchy \"CoinCounter:ccnt\"" {  } { { "Lab1.v" "ccnt" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CoinCounter.v(24) " "Warning (10230): Verilog HDL assignment warning at CoinCounter.v(24): truncated value with size 32 to match size of target (6)" {  } { { "CoinCounter.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/CoinCounter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CoinCounter.v(25) " "Warning (10230): Verilog HDL assignment warning at CoinCounter.v(25): truncated value with size 32 to match size of target (6)" {  } { { "CoinCounter.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/CoinCounter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CoinCounter.v(26) " "Warning (10230): Verilog HDL assignment warning at CoinCounter.v(26): truncated value with size 32 to match size of target (6)" {  } { { "CoinCounter.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/CoinCounter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CoinCounter.v(27) " "Warning (10230): Verilog HDL assignment warning at CoinCounter.v(27): truncated value with size 32 to match size of target (6)" {  } { { "CoinCounter.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/CoinCounter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CoinCounter.v(28) " "Warning (10230): Verilog HDL assignment warning at CoinCounter.v(28): truncated value with size 32 to match size of target (6)" {  } { { "CoinCounter.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/CoinCounter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_BCD coin_BCD:c_bcd " "Info (12128): Elaborating entity \"coin_BCD\" for hierarchy \"coin_BCD:c_bcd\"" {  } { { "Lab1.v" "c_bcd" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "63 0 63 coin_BCD.v(12) " "Warning (10850): Verilog HDL warning at coin_BCD.v(12): number of words (63) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "coin_BCD.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/coin_BCD.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nickelrom.data_a 0 coin_BCD.v(10) " "Warning (10030): Net \"nickelrom.data_a\" at coin_BCD.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "coin_BCD.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/coin_BCD.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nickelrom.waddr_a 0 coin_BCD.v(10) " "Warning (10030): Net \"nickelrom.waddr_a\" at coin_BCD.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "coin_BCD.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/coin_BCD.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nickelrom.we_a 0 coin_BCD.v(10) " "Warning (10030): Net \"nickelrom.we_a\" at coin_BCD.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "coin_BCD.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/coin_BCD.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplexedDisplay MultiplexedDisplay:lb " "Info (12128): Elaborating entity \"MultiplexedDisplay\" for hierarchy \"MultiplexedDisplay:lb\"" {  } { { "Lab1.v" "lb" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRIORITY_N_COUNTER MultiplexedDisplay:lb\|PRIORITY_N_COUNTER:pc " "Info (12128): Elaborating entity \"PRIORITY_N_COUNTER\" for hierarchy \"MultiplexedDisplay:lb\|PRIORITY_N_COUNTER:pc\"" {  } { { "MultiplexedDisplay/MutiplexedDisplay.v" "pc" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/MultiplexedDisplay/MutiplexedDisplay.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1x4 MultiplexedDisplay:lb\|MUX4_1x4:m " "Info (12128): Elaborating entity \"MUX4_1x4\" for hierarchy \"MultiplexedDisplay:lb\|MUX4_1x4:m\"" {  } { { "MultiplexedDisplay/MutiplexedDisplay.v" "m" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/MultiplexedDisplay/MutiplexedDisplay.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7SEG MultiplexedDisplay:lb\|BCD_7SEG:b " "Info (12128): Elaborating entity \"BCD_7SEG\" for hierarchy \"MultiplexedDisplay:lb\|BCD_7SEG:b\"" {  } { { "MultiplexedDisplay/MutiplexedDisplay.v" "b" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/MultiplexedDisplay/MutiplexedDisplay.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "9 " "Info (13014): Ignored 9 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "9 " "Info (13019): Ignored 9 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/db/Lab1.ram0_coin_BCD_7bb7ec3f.hdl.mif " "Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/db/Lab1.ram0_coin_BCD_7bb7ec3f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RIGHT\[0\] GND " "Warning (13410): Pin \"LED_RIGHT\[0\]\" is stuck at GND" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RIGHT\[1\] GND " "Warning (13410): Pin \"LED_RIGHT\[1\]\" is stuck at GND" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RIGHT\[2\] GND " "Warning (13410): Pin \"LED_RIGHT\[2\]\" is stuck at GND" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RIGHT\[3\] GND " "Warning (13410): Pin \"LED_RIGHT\[3\]\" is stuck at GND" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_LEFT\[0\] GND " "Warning (13410): Pin \"LED_LEFT\[0\]\" is stuck at GND" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_LEFT\[1\] GND " "Warning (13410): Pin \"LED_LEFT\[1\]\" is stuck at GND" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_LEFT\[2\] GND " "Warning (13410): Pin \"LED_LEFT\[2\]\" is stuck at GND" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_LEFT\[3\] GND " "Warning (13410): Pin \"LED_LEFT\[3\]\" is stuck at GND" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DP GND " "Warning (13410): Pin \"DP\" is stuck at GND" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "COM4 VCC " "Warning (13410): Pin \"COM4\" is stuck at VCC" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 19 " "Info (17049): 19 registers lost all their fanouts during netlist optimizations. The first 19 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|state~3 " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|state~4 " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|load " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|load\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_Latch:lc\|d_l\[3\] " "Info (17050): Register \"KP_top:kp\|KP_Latch:lc\|d_l\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_Latch:lc\|d_l\[2\] " "Info (17050): Register \"KP_top:kp\|KP_Latch:lc\|d_l\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_Latch:lc\|d_l\[1\] " "Info (17050): Register \"KP_top:kp\|KP_Latch:lc\|d_l\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_Latch:lc\|d_l\[7\] " "Info (17050): Register \"KP_top:kp\|KP_Latch:lc\|d_l\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_Latch:lc\|d_l\[6\] " "Info (17050): Register \"KP_top:kp\|KP_Latch:lc\|d_l\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_Latch:lc\|d_l\[5\] " "Info (17050): Register \"KP_top:kp\|KP_Latch:lc\|d_l\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|count\[0\] " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|count\[1\] " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|latch " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|latch\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_Key_BCD:as\|state.s_second " "Info (17050): Register \"KP_top:kp\|KP_Key_BCD:as\|state.s_second\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_Key_BCD:as\|state.s_back " "Info (17050): Register \"KP_top:kp\|KP_Key_BCD:as\|state.s_back\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_Key_BCD:as\|state.s_first " "Info (17050): Register \"KP_top:kp\|KP_Key_BCD:as\|state.s_first\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|state.s_SCAN " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|state.s_SCAN\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|state.s_PRESSED " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|state.s_PRESSED\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|state.s_RELEASED " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|state.s_RELEASED\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|state.s_DEBOUNCE " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|state.s_DEBOUNCE\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Info (21057): Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info (21058): Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info (21059): Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Info (21060): Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Info (21061): Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.map.smsg " "Info (144001): Generated suppressed messages file C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 02 05:16:21 2012 " "Info: Processing ended: Sat Jun 02 05:16:21 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 02 05:16:22 2012 " "Info: Processing started: Sat Jun 02 05:16:22 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab1 -c Lab1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab1 EPM2210F324C3 " "Info (119006): Selected device EPM2210F324C3 for design \"Lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab1.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Info (332127): Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "" 0 -1}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Info (332111): Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "Info (332111):    1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CLKDIV:divider\|CLK_1k " "Info (332111):    1.000 CLKDIV:divider\|CLK_1k" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         Dime " "Info (332111):    1.000         Dime" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       Dollar " "Info (332111):    1.000       Dollar" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       Nickel " "Info (332111):    1.000       Nickel" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      Quarter " "Info (332111):    1.000      Quarter" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info (186079): Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN J6 " "Info (186215): Automatically promoted signal \"CLK\" to use Global clock in PIN J6" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 32 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLKDIV:divider\|CLK_1k Global clock " "Info (186216): Automatically promoted some destinations of signal \"CLKDIV:divider\|CLK_1k\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLKDIV:divider\|CLK_1k " "Info (186217): Destination \"CLKDIV:divider\|CLK_1k\" may be non-global or may not use global clock" {  } { { "CLKDIV.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/CLKDIV.v" 19 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "CLKDIV.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/CLKDIV.v" 19 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info (186079): Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info (176234): Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info (186391): Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info (176244): Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info (186468): Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info (186469): Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info (176245): Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info (170195): Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X21_Y14 " "Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "310 " "Info: Peak virtual memory: 310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 02 05:16:23 2012 " "Info: Processing ended: Sat Jun 02 05:16:23 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 02 05:16:24 2012 " "Info: Processing started: Sat Jun 02 05:16:24 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab1 -c Lab1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 02 05:16:24 2012 " "Info: Processing started: Sat Jun 02 05:16:24 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab1 -c Lab1 " "Info: Command: quartus_sta Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 02 05:16:25 2012 " "Info: Processing ended: Sat Jun 02 05:16:25 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab1.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLKDIV:divider\|CLK_1k CLKDIV:divider\|CLK_1k " "Info (332105): create_clock -period 1.000 -name CLKDIV:divider\|CLK_1k CLKDIV:divider\|CLK_1k" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "Info (332105): create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Dollar Dollar " "Info (332105): create_clock -period 1.000 -name Dollar Dollar" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Quarter Quarter " "Info (332105): create_clock -period 1.000 -name Quarter Quarter" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Dime Dime " "Info (332105): create_clock -period 1.000 -name Dime Dime" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Nickel Nickel " "Info (332105): create_clock -period 1.000 -name Nickel Nickel" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.506 " "Info (332146): Worst-case setup slack is -4.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.506       -33.058 CLKDIV:divider\|CLK_1k  " "Info (332119):    -4.506       -33.058 CLKDIV:divider\|CLK_1k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.852       -52.370 CLK  " "Info (332119):    -3.852       -52.370 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.503 " "Info (332146): Worst-case hold slack is -1.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.503        -1.503 CLK  " "Info (332119):    -1.503        -1.503 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025         0.000 CLKDIV:divider\|CLK_1k  " "Info (332119):     1.025         0.000 CLKDIV:divider\|CLK_1k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.141 " "Info (332146): Worst-case recovery slack is -2.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.141        -2.141 Dollar  " "Info (332119):    -2.141        -2.141 Dollar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.762        -1.762 Dime  " "Info (332119):    -1.762        -1.762 Dime " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.963        -0.963 Quarter  " "Info (332119):    -0.963        -0.963 Quarter " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.543        -0.543 Nickel  " "Info (332119):    -0.543        -0.543 Nickel " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.197 " "Info (332146): Worst-case removal slack is 1.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.197         0.000 Nickel  " "Info (332119):     1.197         0.000 Nickel " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.617         0.000 Quarter  " "Info (332119):     1.617         0.000 Quarter " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.416         0.000 Dime  " "Info (332119):     2.416         0.000 Dime " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.795         0.000 Dollar  " "Info (332119):     2.795         0.000 Dollar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Info (332146): Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 CLK  " "Info (332119):    -2.289        -2.289 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 Dime  " "Info (332119):    -2.289        -2.289 Dime " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 Dollar  " "Info (332119):    -2.289        -2.289 Dollar " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 Nickel  " "Info (332119):    -2.289        -2.289 Nickel " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 Quarter  " "Info (332119):    -2.289        -2.289 Quarter " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334         0.000 CLKDIV:divider\|CLK_1k  " "Info (332119):     0.334         0.000 CLKDIV:divider\|CLK_1k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 02 05:16:28 2012 " "Info: Processing ended: Sat Jun 02 05:16:28 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 32-bit " "Info: Running Quartus II 32-bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 02 05:16:40 2012 " "Info: Processing started: Sat Jun 02 05:16:40 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp Lab1 -c Lab1 --netlist_type=sgate " "Info: Command: quartus_rpp Lab1 -c Lab1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 02 05:16:40 2012 " "Info: Processing ended: Sat Jun 02 05:16:40 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
