 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Mon May  2 16:43:26 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc

  Startpoint: MF0/M2/out1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R2/out1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M2/out1_reg[0]/CP (EDFQD1BWP)        0.00       0.00 r
  MF0/M2/out1_reg[0]/Q (EDFQD1BWP)         0.06       0.06 f
  U20439/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R2/out1_reg[0]/D (EDFQD1BWP)         0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R2/out1_reg[0]/CP (EDFQD1BWP)        0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M1/out2_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R1/out2_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M1/out2_reg[6]/CP (EDFQD1BWP)        0.00       0.00 r
  MF0/M1/out2_reg[6]/Q (EDFQD1BWP)         0.06       0.06 f
  U20464/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R1/out2_reg[6]/D (EDFQD1BWP)         0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R1/out2_reg[6]/CP (EDFQD1BWP)        0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M3/out3_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R3/out3_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M3/out3_reg[3]/CP (EDFQD1BWP)        0.00       0.00 r
  MF0/M3/out3_reg[3]/Q (EDFQD1BWP)         0.06       0.06 f
  U20385/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R3/out3_reg[3]/D (EDFQD1BWP)         0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R3/out3_reg[3]/CP (EDFQD1BWP)        0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M2/out1_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R2/out1_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M2/out1_reg[1]/CP (EDFQD1BWP)        0.00       0.00 r
  MF0/M2/out1_reg[1]/Q (EDFQD1BWP)         0.06       0.06 f
  U20443/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R2/out1_reg[1]/D (EDFQD1BWP)         0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R2/out1_reg[1]/CP (EDFQD1BWP)        0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M2/out3_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R2/out3_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M2/out3_reg[11]/CP (EDFQD1BWP)       0.00       0.00 r
  MF0/M2/out3_reg[11]/Q (EDFQD1BWP)        0.06       0.06 f
  U10675/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R2/out3_reg[11]/D (EDFQD1BWP)        0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R2/out3_reg[11]/CP (EDFQD1BWP)       0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M3/out2_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R3/out2_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M3/out2_reg[1]/CP (EDFQD1BWP)        0.00       0.00 r
  MF0/M3/out2_reg[1]/Q (EDFQD1BWP)         0.06       0.06 f
  U20400/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R3/out2_reg[1]/D (EDFQD1BWP)         0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R3/out2_reg[1]/CP (EDFQD1BWP)        0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M0/out1_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R0/out1_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M0/out1_reg[1]/CP (EDFQD1BWP)        0.00       0.00 r
  MF0/M0/out1_reg[1]/Q (EDFQD1BWP)         0.06       0.06 f
  U20531/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R0/out1_reg[1]/D (EDFQD1BWP)         0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R0/out1_reg[1]/CP (EDFQD1BWP)        0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M2/out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R2/out1_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M2/out1_reg[2]/CP (EDFQD1BWP)        0.00       0.00 r
  MF0/M2/out1_reg[2]/Q (EDFQD1BWP)         0.06       0.06 f
  U20435/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R2/out1_reg[2]/D (EDFQD1BWP)         0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R2/out1_reg[2]/CP (EDFQD1BWP)        0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M3/out2_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R3/out2_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M3/out2_reg[0]/CP (EDFQD1BWP)        0.00       0.00 r
  MF0/M3/out2_reg[0]/Q (EDFQD1BWP)         0.06       0.06 f
  U20396/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R3/out2_reg[0]/D (EDFQD1BWP)         0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R3/out2_reg[0]/CP (EDFQD1BWP)        0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M3/out3_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R3/out3_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M3/out3_reg[7]/CP (EDFQD1BWP)        0.00       0.00 r
  MF0/M3/out3_reg[7]/Q (EDFQD1BWP)         0.06       0.06 f
  U20369/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R3/out3_reg[7]/D (EDFQD1BWP)         0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R3/out3_reg[7]/CP (EDFQD1BWP)        0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M0/out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R0/out1_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M0/out1_reg[2]/CP (EDFQD1BWP)        0.00       0.00 r
  MF0/M0/out1_reg[2]/Q (EDFQD1BWP)         0.06       0.06 f
  U20523/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R0/out1_reg[2]/D (EDFQD1BWP)         0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R0/out1_reg[2]/CP (EDFQD1BWP)        0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M1/out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R1/out1_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M1/out1_reg[2]/CP (EDFQD1BWP)        0.00       0.00 r
  MF0/M1/out1_reg[2]/Q (EDFQD1BWP)         0.06       0.06 f
  U20479/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R1/out1_reg[2]/D (EDFQD1BWP)         0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R1/out1_reg[2]/CP (EDFQD1BWP)        0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M0/out1_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R0/out1_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M0/out1_reg[3]/CP (EDFQD1BWP)        0.00       0.00 r
  MF0/M0/out1_reg[3]/Q (EDFQD1BWP)         0.06       0.06 f
  U20519/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R0/out1_reg[3]/D (EDFQD1BWP)         0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R0/out1_reg[3]/CP (EDFQD1BWP)        0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M2/out1_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R2/out1_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M2/out1_reg[11]/CP (EDFQD1BWP)       0.00       0.00 r
  MF0/M2/out1_reg[11]/Q (EDFQD1BWP)        0.06       0.06 f
  U10679/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R2/out1_reg[11]/D (EDFQD1BWP)        0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R2/out1_reg[11]/CP (EDFQD1BWP)       0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M2/out2_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R2/out2_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M2/out2_reg[3]/CP (EDFQD1BWP)        0.00       0.00 r
  MF0/M2/out2_reg[3]/Q (EDFQD1BWP)         0.06       0.06 f
  U20432/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R2/out2_reg[3]/D (EDFQD1BWP)         0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R2/out2_reg[3]/CP (EDFQD1BWP)        0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M2/out2_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R2/out2_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M2/out2_reg[8]/CP (EDFQD1BWP)        0.00       0.00 r
  MF0/M2/out2_reg[8]/Q (EDFQD1BWP)         0.06       0.06 f
  U20412/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R2/out2_reg[8]/D (EDFQD1BWP)         0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R2/out2_reg[8]/CP (EDFQD1BWP)        0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M3/out3_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R3/out3_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M3/out3_reg[11]/CP (EDFQD1BWP)       0.00       0.00 r
  MF0/M3/out3_reg[11]/Q (EDFQD1BWP)        0.06       0.06 f
  U10493/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R3/out3_reg[11]/D (EDFQD1BWP)        0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R3/out3_reg[11]/CP (EDFQD1BWP)       0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M1/out2_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R1/out2_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M1/out2_reg[3]/CP (EDFQD1BWP)        0.00       0.00 r
  MF0/M1/out2_reg[3]/Q (EDFQD1BWP)         0.06       0.06 f
  U20476/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R1/out2_reg[3]/D (EDFQD1BWP)         0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R1/out2_reg[3]/CP (EDFQD1BWP)        0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M1/out1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R1/out1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M1/out1_reg[0]/CP (EDFQD1BWP)        0.00       0.00 r
  MF0/M1/out1_reg[0]/Q (EDFQD1BWP)         0.06       0.06 f
  U20483/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R1/out1_reg[0]/D (EDFQD1BWP)         0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R1/out1_reg[0]/CP (EDFQD1BWP)        0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: MF0/M1/out2_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R1/out2_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MF0/M1/out2_reg[7]/CP (EDFQD1BWP)        0.00       0.00 r
  MF0/M1/out2_reg[7]/Q (EDFQD1BWP)         0.06       0.06 f
  U20460/ZN (INR2D0BWP)                    0.02 *     0.08 f
  RF0/R1/out2_reg[7]/D (EDFQD1BWP)         0.00 *     0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  RF0/R1/out2_reg[7]/CP (EDFQD1BWP)        0.00       0.20 r
  library hold time                       -0.01       0.19
  data required time                                  0.19
  -----------------------------------------------------------
  data required time                                  0.19
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


1
