component keydiagr
	port (
		CLK: in STD_LOGIC;
		DR: in STD_LOGIC;
		RST: in STD_LOGIC;
		DTO: out STD_LOGIC;
		FR: out STD_LOGIC;
		KCLK: out STD_LOGIC;
		RCLK: out STD_LOGIC;
		SHE: out STD_LOGIC;
		SHS: out STD_LOGIC);
end component;


instance_name : keydiagr
( CLK => ,
  DR => ,
  DTO => ,
  FR => ,
  KCLK => ,
  RCLK => ,
  RST => ,
  SHE => ,
  SHS => );
