# VGA Verilog实现
### 南方科技大学 数字逻辑project-VGA实现
![license](https://camo.githubusercontent.com/ce680daf5ccbe240314f7a62df1f715453c3604f6a75d012ad876ffd27d61355/68747470733a2f2f696d672e736869656c64732e696f2f62616467652f6c6963656e73652d4d49542d79656c6c6f77677265656e)
![language](https://img.shields.io/badge/%E8%AF%AD%E8%A8%80-Verilog-green)
![author](https://img.shields.io/badge/%E4%BD%9C%E8%80%85-%E9%B2%81%E6%98%8E%E6%B5%B7%20%E9%9F%A9%E6%A2%93%E8%BE%B0%20%E5%BC%A0%E5%8D%9A%E6%96%87-orange)
![plantform](https://img.shields.io/badge/%E5%BC%80%E5%8F%91%E5%B9%B3%E5%8F%B0-MINISYS%20%E5%AE%9E%E9%AA%8C%E6%9D%BF-blue)

