

================================================================
== Vivado HLS Report for 'binary_threshold'
================================================================
* Date:           Sun Jul  4 18:25:18 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        project_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.451 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 7 [2/2] (1.00ns)   --->   "%max_val_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %max_val_V)"   --->   Operation 7 'read' 'max_val_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [2/2] (1.00ns)   --->   "%threshold_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %threshold_V)"   --->   Operation 8 'read' 'threshold_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [2/2] (1.00ns)   --->   "%length_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %length_V)"   --->   Operation 9 'read' 'length_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 10 [1/2] (1.00ns)   --->   "%max_val_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %max_val_V)"   --->   Operation 10 'read' 'max_val_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 11 [1/2] (1.00ns)   --->   "%threshold_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %threshold_V)"   --->   Operation 11 'read' 'threshold_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 12 [1/2] (1.00ns)   --->   "%length_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %length_V)"   --->   Operation 12 'read' 'length_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_image_data_V), !map !46"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_image_keep_V), !map !52"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_image_strb_V), !map !56"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_image_user_V), !map !60"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_image_last_V), !map !64"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_image_id_V), !map !68"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %input_image_dest_V), !map !72"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_image_data_V), !map !76"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_image_keep_V), !map !80"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_image_strb_V), !map !84"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_image_user_V), !map !88"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_image_last_V), !map !92"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_image_id_V), !map !96"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %output_image_dest_V), !map !100"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %length_V), !map !104"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %threshold_V), !map !110"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %max_val_V), !map !114"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @binary_threshold_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_image_data_V, i4* %input_image_keep_V, i4* %input_image_strb_V, i2* %input_image_user_V, i1* %input_image_last_V, i5* %input_image_id_V, i6* %input_image_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [binary_threshold.cpp:30]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_image_data_V, i4* %output_image_keep_V, i4* %output_image_strb_V, i2* %output_image_user_V, i1* %output_image_last_V, i5* %output_image_id_V, i6* %output_image_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [binary_threshold.cpp:31]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %threshold_V, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [binary_threshold.cpp:32]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %max_val_V, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [binary_threshold.cpp:33]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %length_V, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [binary_threshold.cpp:34]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [binary_threshold.cpp:35]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.47ns)   --->   "%icmp_ln895 = icmp ugt i32 %threshold_V_read, %max_val_V_read" [binary_threshold.cpp:41]   --->   Operation 37 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %.loopexit, label %.preheader.preheader" [binary_threshold.cpp:41]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.76ns)   --->   "br label %.preheader" [binary_threshold.cpp:46]   --->   Operation 39 'br' <Predicate = (!icmp_ln895)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ %i, %hls_label_0 ], [ 0, %.preheader.preheader ]"   --->   Operation 40 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln46 = icmp eq i32 %i_op_assign, %length_V_read" [binary_threshold.cpp:46]   --->   Operation 41 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (2.55ns)   --->   "%i = add i32 %i_op_assign, 1" [binary_threshold.cpp:46]   --->   Operation 42 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %.loopexit.loopexit, label %hls_label_0" [binary_threshold.cpp:46]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %input_image_data_V, i4* %input_image_keep_V, i4* %input_image_strb_V, i2* %input_image_user_V, i1* %input_image_last_V, i5* %input_image_id_V, i6* %input_image_dest_V)" [binary_threshold.cpp:27]   --->   Operation 44 'read' 'empty' <Predicate = (!icmp_ln46)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895_1)   --->   "%input_image_data_V_t = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 0" [binary_threshold.cpp:27]   --->   Operation 45 'extractvalue' 'input_image_data_V_t' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%input_image_keep_V_t = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 1" [binary_threshold.cpp:27]   --->   Operation 46 'extractvalue' 'input_image_keep_V_t' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%input_image_strb_V_t = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 2" [binary_threshold.cpp:27]   --->   Operation 47 'extractvalue' 'input_image_strb_V_t' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%input_image_user_V_t = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 3" [binary_threshold.cpp:27]   --->   Operation 48 'extractvalue' 'input_image_user_V_t' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%input_image_last_V_t = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 4" [binary_threshold.cpp:27]   --->   Operation 49 'extractvalue' 'input_image_last_V_t' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%input_image_id_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 5" [binary_threshold.cpp:27]   --->   Operation 50 'extractvalue' 'input_image_id_V_tmp' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%input_image_dest_V_t = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 6" [binary_threshold.cpp:27]   --->   Operation 51 'extractvalue' 'input_image_dest_V_t' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln895_1 = icmp ugt i32 %input_image_data_V_t, %threshold_V_read" [binary_threshold.cpp:51]   --->   Operation 52 'icmp' 'icmp_ln895_1' <Predicate = (!icmp_ln46)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 53 [1/1] (0.69ns)   --->   "%select_ln51 = select i1 %icmp_ln895_1, i32 %max_val_V_read, i32 0" [binary_threshold.cpp:51]   --->   Operation 53 'select' 'select_ln51' <Predicate = (!icmp_ln46)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %output_image_data_V, i4* %output_image_keep_V, i4* %output_image_strb_V, i2* %output_image_user_V, i1* %output_image_last_V, i5* %output_image_id_V, i6* %output_image_dest_V, i32 %select_ln51, i4 %input_image_keep_V_t, i4 %input_image_strb_V_t, i2 %input_image_user_V_t, i1 %input_image_last_V_t, i5 %input_image_id_V_tmp, i6 %input_image_dest_V_t)" [binary_threshold.cpp:27]   --->   Operation 54 'write' <Predicate = (!icmp_ln46)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [binary_threshold.cpp:46]   --->   Operation 55 'specregionbegin' 'tmp' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [binary_threshold.cpp:49]   --->   Operation 56 'specpipeline' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 57 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %output_image_data_V, i4* %output_image_keep_V, i4* %output_image_strb_V, i2* %output_image_user_V, i1* %output_image_last_V, i5* %output_image_id_V, i6* %output_image_dest_V, i32 %select_ln51, i4 %input_image_keep_V_t, i4 %input_image_strb_V_t, i2 %input_image_user_V_t, i1 %input_image_last_V_t, i5 %input_image_id_V_tmp, i6 %input_image_dest_V_t)" [binary_threshold.cpp:27]   --->   Operation 57 'write' <Predicate = (!icmp_ln46)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)" [binary_threshold.cpp:72]   --->   Operation 58 'specregionend' 'empty_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader" [binary_threshold.cpp:46]   --->   Operation 59 'br' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 60 'br' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "ret void" [binary_threshold.cpp:73]   --->   Operation 61 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ input_image_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_image_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_image_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_image_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_image_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_image_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_image_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_image_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_image_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_image_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_image_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_image_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_image_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_image_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ length_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ threshold_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_val_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_val_V_read       (read           ) [ 0001110]
threshold_V_read     (read           ) [ 0001110]
length_V_read        (read           ) [ 0001110]
specbitsmap_ln0      (specbitsmap    ) [ 0000000]
specbitsmap_ln0      (specbitsmap    ) [ 0000000]
specbitsmap_ln0      (specbitsmap    ) [ 0000000]
specbitsmap_ln0      (specbitsmap    ) [ 0000000]
specbitsmap_ln0      (specbitsmap    ) [ 0000000]
specbitsmap_ln0      (specbitsmap    ) [ 0000000]
specbitsmap_ln0      (specbitsmap    ) [ 0000000]
specbitsmap_ln0      (specbitsmap    ) [ 0000000]
specbitsmap_ln0      (specbitsmap    ) [ 0000000]
specbitsmap_ln0      (specbitsmap    ) [ 0000000]
specbitsmap_ln0      (specbitsmap    ) [ 0000000]
specbitsmap_ln0      (specbitsmap    ) [ 0000000]
specbitsmap_ln0      (specbitsmap    ) [ 0000000]
specbitsmap_ln0      (specbitsmap    ) [ 0000000]
specbitsmap_ln0      (specbitsmap    ) [ 0000000]
specbitsmap_ln0      (specbitsmap    ) [ 0000000]
specbitsmap_ln0      (specbitsmap    ) [ 0000000]
spectopmodule_ln0    (spectopmodule  ) [ 0000000]
specinterface_ln30   (specinterface  ) [ 0000000]
specinterface_ln31   (specinterface  ) [ 0000000]
specinterface_ln32   (specinterface  ) [ 0000000]
specinterface_ln33   (specinterface  ) [ 0000000]
specinterface_ln34   (specinterface  ) [ 0000000]
specinterface_ln35   (specinterface  ) [ 0000000]
icmp_ln895           (icmp           ) [ 0011111]
br_ln41              (br             ) [ 0000000]
br_ln46              (br             ) [ 0011110]
i_op_assign          (phi            ) [ 0001000]
icmp_ln46            (icmp           ) [ 0001110]
i                    (add            ) [ 0011110]
br_ln46              (br             ) [ 0000000]
empty                (read           ) [ 0000000]
input_image_data_V_t (extractvalue   ) [ 0000000]
input_image_keep_V_t (extractvalue   ) [ 0001110]
input_image_strb_V_t (extractvalue   ) [ 0001110]
input_image_user_V_t (extractvalue   ) [ 0001110]
input_image_last_V_t (extractvalue   ) [ 0001110]
input_image_id_V_tmp (extractvalue   ) [ 0001110]
input_image_dest_V_t (extractvalue   ) [ 0001110]
icmp_ln895_1         (icmp           ) [ 0001100]
select_ln51          (select         ) [ 0001010]
tmp                  (specregionbegin) [ 0000000]
specpipeline_ln49    (specpipeline   ) [ 0000000]
write_ln27           (write          ) [ 0000000]
empty_2              (specregionend  ) [ 0000000]
br_ln46              (br             ) [ 0011110]
br_ln0               (br             ) [ 0000000]
ret_ln73             (ret            ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_image_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_image_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_image_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_image_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_image_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_image_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_image_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_image_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_image_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_image_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_image_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_image_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_image_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_image_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_image_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_image_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_image_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_image_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_image_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_image_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_image_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_image_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_image_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_image_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_image_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_image_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_image_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_image_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="length_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="threshold_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="max_val_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="binary_threshold_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="grp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_val_V_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_V_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_V_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="empty_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="54" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="0" index="3" bw="4" slack="0"/>
<pin id="95" dir="0" index="4" bw="2" slack="0"/>
<pin id="96" dir="0" index="5" bw="1" slack="0"/>
<pin id="97" dir="0" index="6" bw="5" slack="0"/>
<pin id="98" dir="0" index="7" bw="6" slack="0"/>
<pin id="99" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="0" index="3" bw="4" slack="0"/>
<pin id="113" dir="0" index="4" bw="2" slack="0"/>
<pin id="114" dir="0" index="5" bw="1" slack="0"/>
<pin id="115" dir="0" index="6" bw="5" slack="0"/>
<pin id="116" dir="0" index="7" bw="6" slack="0"/>
<pin id="117" dir="0" index="8" bw="32" slack="0"/>
<pin id="118" dir="0" index="9" bw="4" slack="1"/>
<pin id="119" dir="0" index="10" bw="4" slack="1"/>
<pin id="120" dir="0" index="11" bw="2" slack="1"/>
<pin id="121" dir="0" index="12" bw="1" slack="1"/>
<pin id="122" dir="0" index="13" bw="5" slack="1"/>
<pin id="123" dir="0" index="14" bw="6" slack="1"/>
<pin id="124" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln27/4 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i_op_assign_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_op_assign_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln895_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln46_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="1"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="input_image_data_V_t_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="54" slack="0"/>
<pin id="163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_image_data_V_t/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="input_image_keep_V_t_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="54" slack="0"/>
<pin id="167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_image_keep_V_t/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="input_image_strb_V_t_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="54" slack="0"/>
<pin id="171" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_image_strb_V_t/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="input_image_user_V_t_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="54" slack="0"/>
<pin id="175" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_image_user_V_t/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="input_image_last_V_t_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="54" slack="0"/>
<pin id="179" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_image_last_V_t/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="input_image_id_V_tmp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="54" slack="0"/>
<pin id="183" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_image_id_V_tmp/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="input_image_dest_V_t_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="54" slack="0"/>
<pin id="187" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_image_dest_V_t/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln895_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_1/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="select_ln51_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="32" slack="2"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/4 "/>
</bind>
</comp>

<comp id="201" class="1005" name="max_val_V_read_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2"/>
<pin id="203" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="max_val_V_read "/>
</bind>
</comp>

<comp id="206" class="1005" name="threshold_V_read_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="threshold_V_read "/>
</bind>
</comp>

<comp id="211" class="1005" name="length_V_read_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length_V_read "/>
</bind>
</comp>

<comp id="216" class="1005" name="icmp_ln895_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895 "/>
</bind>
</comp>

<comp id="220" class="1005" name="icmp_ln46_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="224" class="1005" name="i_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="229" class="1005" name="input_image_keep_V_t_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="1"/>
<pin id="231" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_image_keep_V_t "/>
</bind>
</comp>

<comp id="234" class="1005" name="input_image_strb_V_t_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="1"/>
<pin id="236" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_image_strb_V_t "/>
</bind>
</comp>

<comp id="239" class="1005" name="input_image_user_V_t_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="1"/>
<pin id="241" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="input_image_user_V_t "/>
</bind>
</comp>

<comp id="244" class="1005" name="input_image_last_V_t_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="input_image_last_V_t "/>
</bind>
</comp>

<comp id="249" class="1005" name="input_image_id_V_tmp_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="1"/>
<pin id="251" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_image_id_V_tmp "/>
</bind>
</comp>

<comp id="254" class="1005" name="input_image_dest_V_t_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="1"/>
<pin id="256" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_image_dest_V_t "/>
</bind>
</comp>

<comp id="259" class="1005" name="icmp_ln895_1_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln895_1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="select_ln51_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln51 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="32" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="58" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="90" pin=7"/></net>

<net id="125"><net_src comp="60" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="108" pin=5"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="108" pin=6"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="108" pin=7"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="148"><net_src comp="78" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="72" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="137" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="137" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="90" pin="8"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="90" pin="8"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="90" pin="8"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="90" pin="8"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="90" pin="8"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="90" pin="8"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="90" pin="8"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="161" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="200"><net_src comp="194" pin="3"/><net_sink comp="108" pin=8"/></net>

<net id="204"><net_src comp="72" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="209"><net_src comp="78" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="214"><net_src comp="84" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="219"><net_src comp="144" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="150" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="155" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="232"><net_src comp="165" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="108" pin=9"/></net>

<net id="237"><net_src comp="169" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="108" pin=10"/></net>

<net id="242"><net_src comp="173" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="108" pin=11"/></net>

<net id="247"><net_src comp="177" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="108" pin=12"/></net>

<net id="252"><net_src comp="181" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="108" pin=13"/></net>

<net id="257"><net_src comp="185" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="108" pin=14"/></net>

<net id="262"><net_src comp="189" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="267"><net_src comp="194" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="108" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_image_data_V | {5 }
	Port: output_image_keep_V | {5 }
	Port: output_image_strb_V | {5 }
	Port: output_image_user_V | {5 }
	Port: output_image_last_V | {5 }
	Port: output_image_id_V | {5 }
	Port: output_image_dest_V | {5 }
 - Input state : 
	Port: binary_threshold : input_image_data_V | {3 }
	Port: binary_threshold : input_image_keep_V | {3 }
	Port: binary_threshold : input_image_strb_V | {3 }
	Port: binary_threshold : input_image_user_V | {3 }
	Port: binary_threshold : input_image_last_V | {3 }
	Port: binary_threshold : input_image_id_V | {3 }
	Port: binary_threshold : input_image_dest_V | {3 }
	Port: binary_threshold : length_V | {1 }
	Port: binary_threshold : threshold_V | {1 }
	Port: binary_threshold : max_val_V | {1 }
  - Chain level:
	State 1
	State 2
		br_ln41 : 1
	State 3
		icmp_ln46 : 1
		i : 1
		br_ln46 : 2
		icmp_ln895_1 : 1
	State 4
		write_ln27 : 1
	State 5
		empty_2 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln895_fu_144      |    0    |    18   |
|   icmp   |       icmp_ln46_fu_150      |    0    |    18   |
|          |     icmp_ln895_1_fu_189     |    0    |    18   |
|----------|-----------------------------|---------|---------|
|    add   |           i_fu_155          |    0    |    39   |
|----------|-----------------------------|---------|---------|
|  select  |      select_ln51_fu_194     |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |        grp_read_fu_72       |    0    |    0    |
|   read   |        grp_read_fu_78       |    0    |    0    |
|          |        grp_read_fu_84       |    0    |    0    |
|          |       empty_read_fu_90      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_108      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          | input_image_data_V_t_fu_161 |    0    |    0    |
|          | input_image_keep_V_t_fu_165 |    0    |    0    |
|          | input_image_strb_V_t_fu_169 |    0    |    0    |
|extractvalue| input_image_user_V_t_fu_173 |    0    |    0    |
|          | input_image_last_V_t_fu_177 |    0    |    0    |
|          | input_image_id_V_tmp_fu_181 |    0    |    0    |
|          | input_image_dest_V_t_fu_185 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   125   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     i_op_assign_reg_133    |   32   |
|          i_reg_224         |   32   |
|      icmp_ln46_reg_220     |    1   |
|    icmp_ln895_1_reg_259    |    1   |
|     icmp_ln895_reg_216     |    1   |
|input_image_dest_V_t_reg_254|    6   |
|input_image_id_V_tmp_reg_249|    5   |
|input_image_keep_V_t_reg_229|    4   |
|input_image_last_V_t_reg_244|    1   |
|input_image_strb_V_t_reg_234|    4   |
|input_image_user_V_t_reg_239|    2   |
|    length_V_read_reg_211   |   32   |
|   max_val_V_read_reg_201   |   32   |
|     select_ln51_reg_264    |   32   |
|  threshold_V_read_reg_206  |   32   |
+----------------------------+--------+
|            Total           |   217  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_108 |  p8  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   125  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   217  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   217  |   134  |
+-----------+--------+--------+--------+
