---
title: About
layout: page
---

<h2>About me<hr></h2>
<p>I am a 1st-year Ph.D student at UT Austin majoring in computer architecture and I am currently doing research with <a href="http://users.ece.utexas.edu/~dpan/" style="text-decoration : none;color: #cc0000"> Professor David Z. Pan</a>. My current research interests are i) machine learning, ii) optical neuromorphic computing.
</p>


<h2>Research Experience<hr></h2>
<ul> 
    <li>
    <b>The University of Texas at Austin (Austin, TX)</b>
    <br>
    <div style="float: left"><b><i>Graduate Research Assistant</i></b></div>
    <div style="float: right">01/2019 - Present</div>
    <br>Optical neural network architecture and algorithm design
    <br>ASIC Placement acceleration with GPUs
    </li><br>
	
    <li>
    <b>The University of Texas at Austin (Austin, TX)</b>
    <br>
    <div style="float: left"><b><i>Graduate Research Assistant</i></b></div>
    <div style="float: right">09/2018 - 01/2019</div>
    <br>Projected RISC-V Rocket Core on Zynq FPGA and achieved communication between them
    <br>Customized FIRRTL transformation and built infrastructure for fault injection and system state snapshot
    </li><br>

    <li>
    <b>Fudan University (Shanghai, China)</b>
    <br>
    <div style="float: left"><b><i>Research Assistant</i></b></div>
    <div style="float: right">08/2017 - 07/2018</div>
    <br>Modified infant brain atlas offered by UNC and created complete tissue probability maps
    <br>Developed two-stage reconstruction framework for infant thin-section MR image reconstruction by using GANs and CNN; research is developing brand new method to improve reconstruction performance by fusing multi-planar MR images, and improving PSNR, SSIM, and NMI by 26.2%, 93.4%, and 25.3% respectively compared to bicubic interpolation
    <br>Wrote academic paper on proposed reconstruction method that was published in IEEE Access, May 2019.
    </li><br>

    <li>
    <b>Fudan University (Shanghai, China)</b>
    <br>
    <div style="float: left"><b><i>Research Assistant</i></b></div>
    <div style="float: right">09/2016 - 07/2017</div>
    <br>Developed embedded simulation system on Xilinx Zynq-7000 AP SoC with partial reconfiguration techniques; system allows for end-to-end software/hardware co-design project simulation
    <br>Achieved convenient Wi-Fi connection, flexible development environment, and no network downloading latency
    <br>Designed embedded server and client PC application that could manage simulation requests from multiple users
    <br>Designed FPGA circuits using dynamic partial reconfiguration technique to decouple user logic from simulation systemâ€™s static logic
    <br>Scheduled user access to on-chip FPGA resources by adopting distributed task queue
    <br>Wrote paper on research that was published in IEEE 12th International Conference on ASIC, 2017
    </li><br>
    
</ul>

<h2>Publication<hr></h2>
<ul>

    <li>
    <b>Towards Area-Efficient Optical Neural Networks: An FFT-based Architecture,</b>
    <br><b>Jiaqi Gu</b>, Zheng Zhao, Chenghao Feng, Mingjie Liu, Ray T. Chen, David Z. Pan
    <br><i>IEEE/ACM Asian and South Pacific Design Automation Conference (ASPDAC), Beijing, China, Jan. 13-16, 2020.</i>
    </li><br>
    
    <li>
    <b>ROQ: A Noise-Aware Quantization Scheme Towards Robust Optical Neural Networks with Low-bit Controls,</b>
    <br><b>Jiaqi Gu</b>, Zheng Zhao, Chenghao Feng, Hanqing Zhu, Ray T. Chen, David Z. Pan
    <br><i>IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, Mar. 09-13, 2020.</i>
    </li><br>
    
    <li>
    <b>Deep Generative Adversarial Networks for Thin-section Infant MR Image Reconstruction,</b>
    <br><b>Jiaqi Gu</b>, Zeju Li, Yuanyuan Wang, Haowei Yang, Zhongwei Qiao, Jinhua Yu
    <br><i>IEEE Access, May 2019. 10.1109/ACCESS.2019.2918926</i>
    </li><br>


    <li>
    <b>Remote Embedded Simulation System for SW/HW Co-design Based On Dynamic Partial Reconfiguration,</b>
    <br><b>Jiaqi Gu</b>, Ruoyao Wang, Jian Wang, Jinmei Lai, Qinghua Duan
    <br><i>IEEE 12th International Conference on ASIC, Oct 2017</i>
    </li><br>

</ul>

<h2>Awards and Honors<hr></h2>
<ul>
    <li>
    <b>4th place in 2019 DAC System Design Contest on Low Power Object Detection</b>
    </li><br>
</ul>


<h2>Education<hr></h2>
<ul>
    <li>
    <div style="float: left"><b>Ph.D.</b> in Electrical and Computer Engineering, <b>The Univerisity of Texas at Austin</b>, Austin, TX</div>
    <div style="float: right">09/2018 - Present</div>
    </li>
    <li>
    <div style="float: left"><b>BS.</b> in Microelectronic Science and Engineering, <b>Fudan University</b>, Shanghai, China</div>
    <div style="float: right">09/2014 - 07/2018</div>
    </li>
</ul>


<h2>Related Graduate Courses<hr></h2>
<ul>
    <li><b>Computer Architecture</b><br>
    Computer Architecture (EE 382N 1) <br>
    High Speed Computer Arithmetic (EE 382N 14) <br>
    </li>
    <li><b>Parallel Computing</b><br>
    Computer Architecture: Parallism/Locality (EE 382N 20) <br>
    Parallel Algorithm Scientific Computing (CS 395T) <br>
    </li>
</ul>


<h2>Skills</h2>
<ul class="skill-list">
	<li>C/C++ Python CUDA Tensorflow PyTorch Matlab Verilog Chisel Java</li>
</ul>

