###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       183105   # Number of WRITE/WRITEP commands
num_reads_done                 =       932386   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       708256   # Number of read row buffer hits
num_read_cmds                  =       932381   # Number of READ/READP commands
num_writes_done                =       183110   # Number of read requests issued
num_write_row_hits             =       124108   # Number of write row buffer hits
num_act_cmds                   =       284766   # Number of ACT commands
num_pre_cmds                   =       284737   # Number of PRE commands
num_ondemand_pres              =       261009   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9469358   # Cyles of rank active rank.0
rank_active_cycles.1           =      9277993   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       530642   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       722007   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1058374   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15708   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9131   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1801   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1380   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1796   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1475   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1458   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2436   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          919   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21018   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =          129   # Write cmd latency (cycles)
write_latency[40-59]           =          159   # Write cmd latency (cycles)
write_latency[60-79]           =          271   # Write cmd latency (cycles)
write_latency[80-99]           =          530   # Write cmd latency (cycles)
write_latency[100-119]         =         1040   # Write cmd latency (cycles)
write_latency[120-139]         =         1933   # Write cmd latency (cycles)
write_latency[140-159]         =         2865   # Write cmd latency (cycles)
write_latency[160-179]         =         4002   # Write cmd latency (cycles)
write_latency[180-199]         =         5016   # Write cmd latency (cycles)
write_latency[200-]            =       167147   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       295439   # Read request latency (cycles)
read_latency[40-59]            =        99869   # Read request latency (cycles)
read_latency[60-79]            =       122499   # Read request latency (cycles)
read_latency[80-99]            =        63962   # Read request latency (cycles)
read_latency[100-119]          =        49481   # Read request latency (cycles)
read_latency[120-139]          =        40474   # Read request latency (cycles)
read_latency[140-159]          =        29253   # Read request latency (cycles)
read_latency[160-179]          =        23623   # Read request latency (cycles)
read_latency[180-199]          =        19545   # Read request latency (cycles)
read_latency[200-]             =       188236   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   9.1406e+08   # Write energy
read_energy                    =  3.75936e+09   # Read energy
act_energy                     =   7.7912e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.54708e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.46563e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90888e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78947e+09   # Active standby energy rank.1
average_read_latency           =      154.049   # Average read request latency (cycles)
average_interarrival           =      8.96447   # Average request interarrival latency (cycles)
total_energy                   =  1.84568e+10   # Total energy (pJ)
average_power                  =      1845.68   # Average power (mW)
average_bandwidth              =       9.5189   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       179657   # Number of WRITE/WRITEP commands
num_reads_done                 =       963394   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       746935   # Number of read row buffer hits
num_read_cmds                  =       963396   # Number of READ/READP commands
num_writes_done                =       179663   # Number of read requests issued
num_write_row_hits             =       120733   # Number of write row buffer hits
num_act_cmds                   =       276929   # Number of ACT commands
num_pre_cmds                   =       276898   # Number of PRE commands
num_ondemand_pres              =       251482   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9382473   # Cyles of rank active rank.0
rank_active_cycles.1           =      9365618   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       617527   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       634382   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1084725   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        17160   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8878   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1821   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1382   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1808   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1452   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1526   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2451   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          856   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21003   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =          146   # Write cmd latency (cycles)
write_latency[40-59]           =          162   # Write cmd latency (cycles)
write_latency[60-79]           =          293   # Write cmd latency (cycles)
write_latency[80-99]           =          651   # Write cmd latency (cycles)
write_latency[100-119]         =         1237   # Write cmd latency (cycles)
write_latency[120-139]         =         2182   # Write cmd latency (cycles)
write_latency[140-159]         =         3382   # Write cmd latency (cycles)
write_latency[160-179]         =         4342   # Write cmd latency (cycles)
write_latency[180-199]         =         5656   # Write cmd latency (cycles)
write_latency[200-]            =       161594   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       309533   # Read request latency (cycles)
read_latency[40-59]            =       110328   # Read request latency (cycles)
read_latency[60-79]            =       128750   # Read request latency (cycles)
read_latency[80-99]            =        69192   # Read request latency (cycles)
read_latency[100-119]          =        52284   # Read request latency (cycles)
read_latency[120-139]          =        41766   # Read request latency (cycles)
read_latency[140-159]          =        29556   # Read request latency (cycles)
read_latency[160-179]          =        23726   # Read request latency (cycles)
read_latency[180-199]          =        19694   # Read request latency (cycles)
read_latency[200-]             =       178563   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.96848e+08   # Write energy
read_energy                    =  3.88441e+09   # Read energy
act_energy                     =  7.57678e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.96413e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.04503e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85466e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84415e+09   # Active standby energy rank.1
average_read_latency           =      143.806   # Average read request latency (cycles)
average_interarrival           =      8.74829   # Average request interarrival latency (cycles)
total_energy                   =  1.85433e+10   # Total energy (pJ)
average_power                  =      1854.33   # Average power (mW)
average_bandwidth              =      9.75409   # Average bandwidth
