Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : rca
Version: T-2022.03-SP5
Date   : Tue May 16 16:02:47 2023
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7
Wire Load Model Mode: top

  Startpoint: b_i[2] (input port)
  Endpoint: sum_o[3] (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b_i[2] (in)                              0.00       0.00 f
  U36/Y (NAND2x1p5_ASAP7_75t_R)            7.90       7.90 r
  U38/Y (OAI21x1_ASAP7_75t_R)             12.48      20.39 f
  U33/Y (NOR2x1_ASAP7_75t_R)              11.87      32.25 r
  U30/Y (OAI21xp5_ASAP7_75t_R)             9.48      41.73 f
  U37/Y (NAND2xp33_ASAP7_75t_R)            7.04      48.77 r
  sum_o[3] (out)                           0.00      48.77 r
  data arrival time                                  48.77

  max_delay                                0.00       0.00
  output external delay                    0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                 -48.77
  -----------------------------------------------------------
  slack (VIOLATED)                                  -48.77


1
