

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Tue Oct 18 23:38:27 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        baseline
* Solution:       solution6_memory_partition
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 39.629 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68| 2.695 us | 2.695 us |   68|   68|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- FIR     |       66|       66|         3|          1|          1|    64|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|  38992|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    129|    -|
|Register         |        -|      -|    4790|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|    4790|  39121|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       4|     73|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |fir_mac_muladd_5sbkb_U1  |fir_mac_muladd_5sbkb  | i0 * i1 + i2 |
    |fir_mac_muladd_5scud_U2  |fir_mac_muladd_5scud  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+------+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+------+------------+------------+
    |add_ln180_1_fu_380_p2         |     +    |      0|  0|    15|           8|           7|
    |add_ln180_2_fu_250_p2         |     +    |      0|  0|    15|           6|           2|
    |add_ln180_3_fu_588_p2         |     +    |      0|  0|    15|           6|           3|
    |add_ln180_fu_244_p2           |     +    |      0|  0|    15|           7|           2|
    |add_ln39_1_fu_374_p2          |     +    |      0|  0|    15|           8|           3|
    |add_ln39_fu_238_p2            |     +    |      0|  0|    15|           8|           2|
    |empty_12_fu_348_p2            |     +    |      0|  0|    15|           9|           9|
    |empty_15_fu_669_p2            |     +    |      0|  0|    15|           9|           9|
    |ret_V_fu_1007_p2              |     +    |      0|  0|    12|          12|          12|
    |y                             |     +    |      0|  0|    39|          32|          32|
    |sub_ln180_1_fu_298_p2         |     -    |      0|  0|    14|          10|          10|
    |sub_ln180_2_fu_312_p2         |     -    |      0|  0|    14|           9|          10|
    |sub_ln180_3_fu_621_p2         |     -    |      0|  0|    14|          10|          10|
    |sub_ln180_4_fu_627_p2         |     -    |      0|  0|    14|          10|          10|
    |sub_ln180_5_fu_641_p2         |     -    |      0|  0|    14|           9|          10|
    |sub_ln180_fu_292_p2           |     -    |      0|  0|    14|          10|          10|
    |and_ln180_1_fu_576_p2         |    and   |      0|  0|   512|         512|         512|
    |and_ln180_2_fu_701_p2         |    and   |      0|  0|   512|         512|         512|
    |and_ln180_3_fu_582_p2         |    and   |      0|  0|   512|         512|         512|
    |and_ln180_4_fu_798_p2         |    and   |      0|  0|   512|         512|         512|
    |and_ln180_5_fu_905_p2         |    and   |      0|  0|   512|         512|         512|
    |and_ln180_6_fu_917_p2         |    and   |      0|  0|   512|         512|         512|
    |and_ln180_7_fu_923_p2         |    and   |      0|  0|   512|         512|         512|
    |and_ln180_fu_451_p2           |    and   |      0|  0|   512|         512|         512|
    |icmp_ln180_1_fu_474_p2        |   icmp   |      0|  0|    13|           9|           9|
    |icmp_ln180_2_fu_607_p2        |   icmp   |      0|  0|    13|           9|           9|
    |icmp_ln180_3_fu_647_p2        |   icmp   |      0|  0|    13|           9|           9|
    |icmp_ln180_fu_278_p2          |   icmp   |      0|  0|    13|           9|           9|
    |icmp_ln36_1_fu_368_p2         |   icmp   |      0|  0|    11|           8|           1|
    |icmp_ln36_fu_224_p2           |   icmp   |      0|  0|    11|           8|           1|
    |lshr_ln180_1_fu_445_p2        |   lshr   |      0|  0|  2171|           2|         512|
    |lshr_ln180_2_fu_570_p2        |   lshr   |      0|  0|  2171|           2|         512|
    |lshr_ln180_3_fu_786_p2        |   lshr   |      0|  0|  2171|         512|         512|
    |lshr_ln180_4_fu_792_p2        |   lshr   |      0|  0|  2171|           2|         512|
    |lshr_ln180_5_fu_899_p2        |   lshr   |      0|  0|  2171|           2|         512|
    |lshr_ln180_fu_439_p2          |   lshr   |      0|  0|  2171|         512|         512|
    |lshr_ln215_1_fu_679_p2        |   lshr   |      0|  0|  1403|         320|         320|
    |lshr_ln215_fu_358_p2          |   lshr   |      0|  0|  1403|         320|         320|
    |ap_predicate_tran4to5_state2  |    or    |      0|  0|     2|           1|           1|
    |empty_10_fu_468_p2            |    or    |      0|  0|     9|           9|           3|
    |empty_14_fu_601_p2            |    or    |      0|  0|     9|           9|           3|
    |empty_9_fu_272_p2             |    or    |      0|  0|     9|           9|           3|
    |or_ln180_1_fu_942_p2          |    or    |      0|  0|     2|           1|           1|
    |or_ln180_2_fu_707_p2          |    or    |      0|  0|   512|         512|         512|
    |or_ln180_3_fu_929_p2          |    or    |      0|  0|   512|         512|         512|
    |or_ln180_fu_719_p2            |    or    |      0|  0|     2|           1|           1|
    |select_ln180_10_fu_304_p3     |  select  |      0|  0|    10|           1|          10|
    |select_ln180_11_fu_419_p3     |  select  |      0|  0|   512|           1|         512|
    |select_ln180_12_fu_426_p3     |  select  |      0|  0|    10|           1|          10|
    |select_ln180_13_fu_498_p3     |  select  |      0|  0|    10|           1|          10|
    |select_ln180_14_fu_506_p3     |  select  |      0|  0|    10|           1|          10|
    |select_ln180_15_fu_514_p3     |  select  |      0|  0|    10|           1|          10|
    |select_ln180_16_fu_556_p3     |  select  |      0|  0|   512|           1|         512|
    |select_ln180_17_fu_633_p3     |  select  |      0|  0|    10|           1|          10|
    |select_ln180_18_fu_766_p3     |  select  |      0|  0|   512|           1|         512|
    |select_ln180_19_fu_773_p3     |  select  |      0|  0|    10|           1|          10|
    |select_ln180_1_fu_689_p3      |  select  |      0|  0|   512|           1|         512|
    |select_ln180_20_fu_831_p3     |  select  |      0|  0|    10|           1|          10|
    |select_ln180_21_fu_838_p3     |  select  |      0|  0|    10|           1|          10|
    |select_ln180_22_fu_845_p3     |  select  |      0|  0|    10|           1|          10|
    |select_ln180_23_fu_886_p3     |  select  |      0|  0|   512|           1|         512|
    |select_ln180_2_fu_744_p3      |  select  |      0|  0|   512|           1|         512|
    |select_ln180_3_fu_808_p3      |  select  |      0|  0|   512|           1|         512|
    |select_ln180_4_fu_712_p3      |  select  |      0|  0|   512|           1|         512|
    |select_ln180_5_fu_724_p3      |  select  |      0|  0|   512|           1|         512|
    |select_ln180_6_fu_731_p3      |  select  |      0|  0|   512|           1|         512|
    |select_ln180_7_fu_935_p3      |  select  |      0|  0|   512|           1|         512|
    |select_ln180_8_fu_947_p3      |  select  |      0|  0|   512|           1|         512|
    |select_ln180_9_fu_954_p3      |  select  |      0|  0|   512|           1|         512|
    |select_ln180_fu_397_p3        |  select  |      0|  0|   512|           1|         512|
    |select_ln215_1_fu_651_p3      |  select  |      0|  0|   320|           1|         319|
    |select_ln215_fu_330_p3        |  select  |      0|  0|   320|           1|         319|
    |shl_ln180_1_fu_564_p2         |    shl   |      0|  0|  2171|           2|         512|
    |shl_ln180_2_fu_870_p2         |    shl   |      0|  0|  2171|         512|         512|
    |shl_ln180_3_fu_893_p2         |    shl   |      0|  0|  2171|           2|         512|
    |shl_ln180_fu_540_p2           |    shl   |      0|  0|  2171|         512|         512|
    |ap_enable_pp0                 |    xor   |      0|  0|     2|           1|           2|
    |xor_ln180_1_fu_492_p2         |    xor   |      0|  0|    10|          10|           9|
    |xor_ln180_2_fu_522_p2         |    xor   |      0|  0|    10|          10|           9|
    |xor_ln180_3_fu_696_p2         |    xor   |      0|  0|   512|           2|         512|
    |xor_ln180_4_fu_761_p2         |    xor   |      0|  0|    10|          10|           9|
    |xor_ln180_5_fu_825_p2         |    xor   |      0|  0|    10|          10|           9|
    |xor_ln180_6_fu_852_p2         |    xor   |      0|  0|    10|          10|           9|
    |xor_ln180_7_fu_911_p2         |    xor   |      0|  0|   512|           2|         512|
    |xor_ln180_fu_414_p2           |    xor   |      0|  0|    10|          10|           9|
    +------------------------------+----------+-------+---+------+------------+------------+
    |Total                         |          |      0|  0| 38992|        8156|       20057|
    +------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_phi_mux_reg_V_0_loc_0_phi_fu_123_p4  |   9|          2|  512|       1024|
    |ap_phi_mux_reg_V_1_loc_0_phi_fu_133_p4  |   9|          2|  512|       1024|
    |i_0_0_reg_109                           |   9|          2|    8|         16|
    |reg_V_0_loc_0_reg_120                   |   9|          2|  512|       1024|
    |reg_V_0_loc_3_reg_176                   |   9|          2|  512|       1024|
    |reg_V_1_flag_0_reg_140                  |   9|          2|    1|          2|
    |reg_V_1_flag_3_reg_186                  |   9|          2|    1|          2|
    |reg_V_1_loc_0_reg_130                   |   9|          2|  512|       1024|
    |reg_V_1_new_3_reg_196                   |   9|          2|  512|       1024|
    |sum_0_0_reg_164                         |   9|          2|   32|         64|
    |sum_0_lcssa_reg_206                     |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 129|         28| 3148|       6298|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |add_ln180_2_reg_1077                |    6|   0|    6|          0|
    |and_ln180_1_reg_1156                |  512|   0|  512|          0|
    |and_ln180_3_reg_1161                |  512|   0|  512|          0|
    |ap_CS_fsm                           |    3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |empty_9_reg_1100                    |    6|   0|    9|          3|
    |empty_9_reg_1100_pp0_iter1_reg      |    6|   0|    9|          3|
    |i_0_0_reg_109                       |    8|   0|    8|          0|
    |icmp_ln180_2_reg_1166               |    1|   0|    1|          0|
    |icmp_ln180_3_reg_1183               |    1|   0|    1|          0|
    |icmp_ln180_reg_1106                 |    1|   0|    1|          0|
    |icmp_ln36_1_reg_1137                |    1|   0|    1|          0|
    |icmp_ln36_1_reg_1137_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln36_reg_1067                  |    1|   0|    1|          0|
    |icmp_ln36_reg_1067_pp0_iter1_reg    |    1|   0|    1|          0|
    |reg_V_0                             |  512|   0|  512|          0|
    |reg_V_0_loc_0_reg_120               |  512|   0|  512|          0|
    |reg_V_0_loc_3_reg_176               |  512|   0|  512|          0|
    |reg_V_1                             |  512|   0|  512|          0|
    |reg_V_1_flag_0_reg_140              |    1|   0|    1|          0|
    |reg_V_1_flag_3_reg_186              |    1|   0|    1|          0|
    |reg_V_1_loc_0_reg_130               |  512|   0|  512|          0|
    |reg_V_1_new_0_reg_152               |  512|   0|  512|          0|
    |reg_V_1_new_3_reg_196               |  512|   0|  512|          0|
    |sub_ln180_2_reg_1118                |    9|   0|   10|          1|
    |sub_ln180_5_reg_1178                |    9|   0|   10|          1|
    |sum_0_0_reg_164                     |   32|   0|   32|          0|
    |sum_0_lcssa_reg_206                 |   32|   0|   32|          0|
    |tmp_1_reg_1083                      |    1|   0|    1|          0|
    |tmp_1_reg_1083_pp0_iter1_reg        |    1|   0|    1|          0|
    |tmp_3_reg_1123                      |    1|   0|    1|          0|
    |tmp_3_reg_1123_pp0_iter1_reg        |    1|   0|    1|          0|
    |tmp_5_reg_1146                      |    1|   0|    1|          0|
    |tmp_5_reg_1146_pp0_iter1_reg        |    1|   0|    1|          0|
    |tmp_8_reg_1094                      |    6|   0|    9|          3|
    |tmp_8_reg_1094_pp0_iter1_reg        |    6|   0|    9|          3|
    |trunc_ln180_reg_1151                |    8|   0|    8|          0|
    |trunc_ln215_1_reg_1191              |    5|   0|    5|          0|
    |trunc_ln215_reg_1132                |    5|   0|    5|          0|
    |trunc_ln215_reg_1132_pp0_iter1_reg  |    5|   0|    5|          0|
    |trunc_ln39_reg_1071                 |    6|   0|    6|          0|
    |zext_ln180_12_reg_1172              |    6|   0|   10|          4|
    |zext_ln180_2_reg_1112               |    6|   0|   10|          4|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 4790|   0| 4812|         22|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

