# CSE100 Lab 5 â€“ Dual-IR Sensor State Machine (Turkey Counter)

This project implements a **synchronous, structural Verilog** design on **BASYS3** that monitors **two IR-like sensors** (simulated with pushbuttons) to detect crossings **leftâ†’right** and **rightâ†’left**, keeps an **up/down difference counter** in 2â€™s complement **(âˆ’127â€¦+127)**, drives the **two rightmost sevenâ€‘segment digits**, and animates an **LED â€œchaserâ€** indicating the direction of the **most recent successful crossing**. It follows the operator/use constraints from the lab handout and uses the provided **`qsec_clks`** helper for 0.25 s timing. 

## ğŸ“¦ Prerequisites

Before you begin, ensure the following software is installed on your system:

- **Vivado Design Suite 2025.1**  
  Download the latest version here:  
  ğŸ‘‰ [Vivadoâ„¢ Edition - 2025.1 Full Product Installation](https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools.html)

---

## ğŸš€ Getting Started

1. **Download and Install Vivado**  
   Follow the instructions on the Xilinx website to install Vivado **2025.1** or later.

2. **Open the Project in Vivado**  
   Launch Vivado and open the provided project file:
   - Go to **File â†’ Open Project...**
   - Select `cse100_lab5_bgofman.xpr` from the extracted directory.

3. **Generate Required Directories and Files**  
   Once the project is opened, Vivado will automatically generate all necessary build directories (such as `.runs`, `.sim`, `.cache`, etc.) on first synthesis or implementation.

---

## ğŸ§  Design Overview

- **Turkey Counter (Up/Down 8â€‘bit counter)** â€” holds the **difference** Lâ†’R minus Râ†’L in 2â€™s complement (range **âˆ’127â€¦+127**). Display its **magnitude** on the two rightmost 7â€‘seg digits; when negative, **light the minus sign** (`seg[6]` on AN2) and show the magnitude. 
- **LED Shifter (8â€‘bit)** â€” repeatedly lights `led[7:0]` from **leftâ†’right** if last crossing was Lâ†’R, or **rightâ†’left** if last crossing was Râ†’L, stepping **every 0.25 s** using `qsec`. All eight must be **off before the first crossing** and **off during an inâ€‘progress crossing**. On an aborted attempt, resume the prior pattern. 

### Signals & Indicators
- **Sensor Display**: Mirror the (inverted) pushbuttons to **LED15** (left sensor) and **LED8** (right sensor), because true IR sensors are **normally high** and go **low when blocked**, while pushbuttons are normally low. 
- **Sevenâ€‘Segment**: Use an existing ringâ€‘counter scanner (driven by `digsel`) for multiplexing the two rightmost digits. Show magnitude in hex or decimal per your course convention; ensure minus sign control on negative values. 
- **Clocking**: **Everything is synchronous to the system clock**; `qsec` and `digsel` are **enables**, not clocks.

### Module Breakdown (suggested file names)
- `fsm.v` â€” the state machine that classifies **Lâ†’R** / **Râ†’L** crossings and detects **indecisive** motions until completion. 
- `led_shifter.v` â€” 8â€‘bit shifter with **dir**, **step** (use `qsec`), and **clear** controls.
- `qsec_clks.v` â€” provided divider that generates `clk`, `digsel`, and `qsec`. 
- `top_lab5.v` â€” ties it all together and maps board I/O (BASYS3 constraints file required).

---

## ğŸ§© Verification & Simulation

You can verify the FSM logic using **behavioral simulation**:

1. Open **Simulation â†’ Run Behavioral Simulation** in Vivado.  
2. Observe the **state transitions** and **LED output behavior** over time.  
3. Confirm that LEDs are off during crossings and only display after each successful completion.

---

## ğŸ“š Support

For Vivado documentation and tutorials, visit the official Xilinx support site:  
ğŸ”— [https://www.xilinx.com/support.html](https://www.xilinx.com/support.html)
