# Verilog Settings 
basic test benches in verilog 
