var struct_i2_c_master_state =
[
    [ "i2cIdle", "struct_i2_c_master_state.html#a99b55282871c901556ddf5084b0847e0", null ],
    [ "irqSync", "struct_i2_c_master_state.html#a76401c2b8ebdded8245294495fc97fe3", null ],
    [ "isBlocking", "struct_i2_c_master_state.html#a230925610ee00e57c516f7c0daa9e69a", null ],
    [ "isRequesting", "struct_i2_c_master_state.html#ad85f26d47469b933eaa774cd7ae8d7b5", null ],
    [ "lastBaudRate_kbps", "struct_i2_c_master_state.html#a08aacf2d5113e67765032824d17d5dbe", null ],
    [ "rxBuff", "struct_i2_c_master_state.html#aa0112dc7ae477f9d15d2f74a475d71bf", null ],
    [ "rxSize", "struct_i2_c_master_state.html#a042975105cc18b97f9d5441c06fe5d6f", null ],
    [ "status", "struct_i2_c_master_state.html#ad1452ce928abb78e9f57a6a36bae97c0", null ],
    [ "txBuff", "struct_i2_c_master_state.html#ada5e32caa5892c5e90932456ca424a45", null ],
    [ "txSize", "struct_i2_c_master_state.html#a616898918c24104971ae23885d5eb4a5", null ]
];