;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	CMP 0, @1
	ADD -1, <-20
	SUB @-127, 100
	DJN -1, @-20
	CMP -700, -1
	SUB -700, -1
	SUB 10, 9
	SUB @-127, 100
	SUB #107, 100
	JMZ -30, 9
	CMP -700, -1
	SPL 0, #400
	SPL 0, #400
	SLT #270, <1
	SUB 100, -100
	SUB -700, -1
	SUB #72, @200
	ADD 6, <100
	ADD 6, <100
	SUB -207, <-120
	ADD #270, <1
	SUB -26, 403
	JMZ 1, 201
	SLT 100, -100
	SUB @121, 103
	SUB 70, 0
	SUB 100, -100
	ADD #270, <1
	DJN <-127, 100
	SUB -700, -1
	SUB @-127, 100
	CMP @-127, 100
	SUB -207, <-120
	CMP @-127, 100
	ADD #270, <1
	ADD 210, 31
	ADD 0, @1
	CMP 12, @10
	CMP 100, -100
	MOV @-127, 170
	MOV @-127, 170
	SUB @-127, 100
	SLT 100, -100
	SPL 0, <702
	CMP -207, <-120
	SPL 0, <402
