

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Aug 14 11:42:38 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.212 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline |
    |   min   |   max   |    min   |    max   |  min |  max |   Type   |
    +---------+---------+----------+----------+------+------+----------+
    |     1274|     1275|  6.370 us|  6.375 us|  1272|  1272|  dataflow|
    +---------+---------+----------+----------+------+------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------+
        |                                                                        |                                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  |                 Pipeline                 |
        |                                Instance                                |                                 Module                                |   min   |   max   |    min    |    max    |  min |  max |                   Type                   |
        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------+
        |dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_U0       |dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_s       |     1274|     1275|   6.370 us|   6.375 us|  1272|  1272|  loop rewind stp(delay=0 clock cycles(s))|
        |normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_U0   |normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_s   |       23|       23|   0.115 us|   0.115 us|    23|    23|                                        no|
        |relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5_U0  |relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5_s  |        0|        0|       0 ns|       0 ns|     0|     0|                                        no|
        |dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_U0      |dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s      |      290|      291|   1.450 us|   1.455 us|   288|   288|  loop rewind stp(delay=0 clock cycles(s))|
        |normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_U0   |normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_s   |       11|       11|  55.000 ns|  55.000 ns|    11|    11|                                        no|
        |relu_array_ap_fixed_12u_array_ap_ufixed_15_0_4_0_0_12u_relu_config9_U0  |relu_array_ap_fixed_12u_array_ap_ufixed_15_0_4_0_0_12u_relu_config9_s  |        0|        0|       0 ns|       0 ns|     0|     0|                                        no|
        |dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_U0      |dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_s      |       14|       15|  70.000 ns|  75.000 ns|    12|    12|  loop rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|     4632|     2349|     -|
|Instance             |        4|      5|     5199|    10037|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      5|     9831|    12388|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|        1|        2|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |                                Instance                                |                                 Module                                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_U0       |dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_s       |        3|   1|  2543|  3319|    0|
    |dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_U0      |dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_s      |        0|   1|   668|   624|    0|
    |dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_U0      |dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s      |        1|   1|   854|  1805|    0|
    |normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_U0   |normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_s   |        0|   1|   366|   633|    0|
    |normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_U0   |normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_s   |        0|   1|   762|  1204|    0|
    |relu_array_ap_fixed_12u_array_ap_ufixed_15_0_4_0_0_12u_relu_config9_U0  |relu_array_ap_fixed_12u_array_ap_ufixed_15_0_4_0_0_12u_relu_config9_s  |        0|   0|     3|   830|    0|
    |relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5_U0  |relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5_s  |        0|   0|     3|  1622|    0|
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                   |                                                                       |        4|   5|  5199| 10037|    0|
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+------+----+-----+------+-----+---------+
    |     Name     | BRAM_18K|  FF  | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+------+----+-----+------+-----+---------+
    |layer2_out_U  |        0|  1028|   0|    -|     1|  384|      384|
    |layer4_out_U  |        0|  1028|   0|    -|     1|  384|      384|
    |layer5_out_U  |        0|  1028|   0|    -|     1|  360|      360|
    |layer6_out_U  |        0|   516|   0|    -|     1|  192|      192|
    |layer8_out_U  |        0|   516|   0|    -|     1|  192|      192|
    |layer9_out_U  |        0|   516|   0|    -|     1|  180|      180|
    +--------------+---------+------+----+-----+------+-----+---------+
    |Total         |        0|  4632|   0|    0|     6| 1692|     1692|
    +--------------+---------+------+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|y_timed_input_TDATA   |   in|  848|        axis|  y_timed_input|       pointer|
|y_timed_input_TVALID  |   in|    1|        axis|  y_timed_input|       pointer|
|y_timed_input_TREADY  |  out|    1|        axis|  y_timed_input|       pointer|
|layer10_out_TDATA     |  out|   16|        axis|    layer10_out|       pointer|
|layer10_out_TVALID    |  out|    1|        axis|    layer10_out|       pointer|
|layer10_out_TREADY    |   in|    1|        axis|    layer10_out|       pointer|
|ap_clk                |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|      myproject|  return value|
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_out = alloca i64 1"   --->   Operation 15 'alloca' 'layer2_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 384> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer4_out = alloca i64 1"   --->   Operation 16 'alloca' 'layer4_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 384> <Depth = 1> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer5_out = alloca i64 1"   --->   Operation 17 'alloca' 'layer5_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 360> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%layer6_out = alloca i64 1"   --->   Operation 18 'alloca' 'layer6_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 1> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer8_out = alloca i64 1"   --->   Operation 19 'alloca' 'layer8_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%layer9_out = alloca i64 1"   --->   Operation 20 'alloca' 'layer9_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 180> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln41 = call void @dense<array<ap_fixed,53u>,array<ap_fixed<16,6,5,3,0>,24u>,config2>, i848 %y_timed_input, i384 %layer2_out, i5 %outidx_1, i10 %w2" [firmware/myproject.cpp:41]   --->   Operation 21 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln41 = call void @dense<array<ap_fixed,53u>,array<ap_fixed<16,6,5,3,0>,24u>,config2>, i848 %y_timed_input, i384 %layer2_out, i5 %outidx_1, i10 %w2" [firmware/myproject.cpp:41]   --->   Operation 22 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln45 = call void @normalize<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,24u>,config4>, i384 %layer2_out, i384 %layer4_out" [firmware/myproject.cpp:45]   --->   Operation 23 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln45 = call void @normalize<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,24u>,config4>, i384 %layer2_out, i384 %layer4_out" [firmware/myproject.cpp:45]   --->   Operation 24 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%call_ln49 = call void @relu<array<ap_fixed,24u>,array<ap_ufixed<15,0,4,0,0>,24u>,relu_config5>, i384 %layer4_out, i360 %layer5_out" [firmware/myproject.cpp:49]   --->   Operation 25 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln53 = call void @dense<array<ap_ufixed,24u>,array<ap_fixed<16,6,5,3,0>,12u>,config6>, i360 %layer5_out, i192 %layer6_out, i4 %outidx, i10 %w6" [firmware/myproject.cpp:53]   --->   Operation 26 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln53 = call void @dense<array<ap_ufixed,24u>,array<ap_fixed<16,6,5,3,0>,12u>,config6>, i360 %layer5_out, i192 %layer6_out, i4 %outidx, i10 %w6" [firmware/myproject.cpp:53]   --->   Operation 27 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln57 = call void @normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>, i192 %layer6_out, i192 %layer8_out" [firmware/myproject.cpp:57]   --->   Operation 28 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln57 = call void @normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>, i192 %layer6_out, i192 %layer8_out" [firmware/myproject.cpp:57]   --->   Operation 29 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 30 [1/1] (0.00ns)   --->   "%call_ln61 = call void @relu<array<ap_fixed,12u>,array<ap_ufixed<15,0,4,0,0>,12u>,relu_config9>, i192 %layer8_out, i180 %layer9_out" [firmware/myproject.cpp:61]   --->   Operation 30 'call' 'call_ln61' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln63 = call void @dense<array<ap_ufixed,12u>,array<ap_fixed<16,6,5,3,0>,1u>,config10>, i180 %layer9_out, i16 %layer10_out, i9 %w10" [firmware/myproject.cpp:63]   --->   Operation 31 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln63 = call void @dense<array<ap_ufixed,12u>,array<ap_fixed<16,6,5,3,0>,1u>,config10>, i180 %layer9_out, i16 %layer10_out, i9 %w10" [firmware/myproject.cpp:63]   --->   Operation 32 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 33 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln13 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [firmware/myproject.cpp:13]   --->   Operation 33 'specdataflowpipeline' 'specdataflowpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 34 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [firmware/myproject.cpp:6]   --->   Operation 34 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i848 %y_timed_input, void @empty_0, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i848 %y_timed_input"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer10_out, void @empty_0, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer10_out"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 39 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @layer2_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i384 %layer2_out, i384 %layer2_out"   --->   Operation 39 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %layer2_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 41 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @layer4_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i384 %layer4_out, i384 %layer4_out"   --->   Operation 41 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %layer4_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @layer5_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i360 %layer5_out, i360 %layer5_out"   --->   Operation 43 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i360 %layer5_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @layer6_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i192 %layer6_out, i192 %layer6_out"   --->   Operation 45 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %layer6_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @layer8_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i192 %layer8_out, i192 %layer8_out"   --->   Operation 47 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %layer8_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @layer9_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i180 %layer9_out, i180 %layer9_out"   --->   Operation 49 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i180 %layer9_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [firmware/myproject.cpp:65]   --->   Operation 51 'ret' 'ret_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_timed_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer10_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outidx_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer2_out                (alloca              ) [ 001111111111111]
layer4_out                (alloca              ) [ 001111111111111]
layer5_out                (alloca              ) [ 001111111111111]
layer6_out                (alloca              ) [ 001111111111111]
layer8_out                (alloca              ) [ 001111111111111]
layer9_out                (alloca              ) [ 001111111111111]
call_ln41                 (call                ) [ 000000000000000]
call_ln45                 (call                ) [ 000000000000000]
call_ln49                 (call                ) [ 000000000000000]
call_ln53                 (call                ) [ 000000000000000]
call_ln57                 (call                ) [ 000000000000000]
call_ln61                 (call                ) [ 000000000000000]
call_ln63                 (call                ) [ 000000000000000]
specdataflowpipeline_ln13 (specdataflowpipeline) [ 000000000000000]
spectopmodule_ln6         (spectopmodule       ) [ 000000000000000]
specinterface_ln0         (specinterface       ) [ 000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000000000]
specinterface_ln0         (specinterface       ) [ 000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000000000]
empty                     (specchannel         ) [ 000000000000000]
specinterface_ln0         (specinterface       ) [ 000000000000000]
empty_28                  (specchannel         ) [ 000000000000000]
specinterface_ln0         (specinterface       ) [ 000000000000000]
empty_29                  (specchannel         ) [ 000000000000000]
specinterface_ln0         (specinterface       ) [ 000000000000000]
empty_30                  (specchannel         ) [ 000000000000000]
specinterface_ln0         (specinterface       ) [ 000000000000000]
empty_31                  (specchannel         ) [ 000000000000000]
specinterface_ln0         (specinterface       ) [ 000000000000000]
empty_32                  (specchannel         ) [ 000000000000000]
specinterface_ln0         (specinterface       ) [ 000000000000000]
ret_ln65                  (ret                 ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_timed_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_timed_input"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer10_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer10_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outidx_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outidx">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense<array<ap_fixed,53u>,array<ap_fixed<16,6,5,3,0>,24u>,config2>"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="normalize<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,24u>,config4>"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<array<ap_fixed,24u>,array<ap_ufixed<15,0,4,0,0>,24u>,relu_config5>"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense<array<ap_ufixed,24u>,array<ap_fixed<16,6,5,3,0>,12u>,config6>"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<array<ap_fixed,12u>,array<ap_ufixed<15,0,4,0,0>,12u>,relu_config9>"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense<array<ap_ufixed,12u>,array<ap_fixed<16,6,5,3,0>,1u>,config10>"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer8_out_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer9_out_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="layer2_out_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="384" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="layer4_out_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="384" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer4_out/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="layer5_out_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="360" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="layer6_out_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="192" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer6_out/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="layer8_out_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="192" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer8_out/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="layer9_out_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="180" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer9_out/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_s_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="848" slack="0"/>
<pin id="97" dir="0" index="2" bw="384" slack="1"/>
<pin id="98" dir="0" index="3" bw="5" slack="0"/>
<pin id="99" dir="0" index="4" bw="10" slack="0"/>
<pin id="100" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_s_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="384" slack="3"/>
<pin id="108" dir="0" index="2" bw="384" slack="3"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="call_ln49_relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5_s_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="384" slack="5"/>
<pin id="114" dir="0" index="2" bw="360" slack="5"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln49/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="360" slack="6"/>
<pin id="120" dir="0" index="2" bw="192" slack="6"/>
<pin id="121" dir="0" index="3" bw="4" slack="0"/>
<pin id="122" dir="0" index="4" bw="10" slack="0"/>
<pin id="123" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_s_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="192" slack="8"/>
<pin id="130" dir="0" index="2" bw="192" slack="8"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln57/9 "/>
</bind>
</comp>

<comp id="133" class="1004" name="call_ln61_relu_array_ap_fixed_12u_array_ap_ufixed_15_0_4_0_0_12u_relu_config9_s_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="192" slack="10"/>
<pin id="136" dir="0" index="2" bw="180" slack="10"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln61/11 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_s_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="180" slack="11"/>
<pin id="142" dir="0" index="2" bw="16" slack="0"/>
<pin id="143" dir="0" index="3" bw="9" slack="0"/>
<pin id="144" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/12 "/>
</bind>
</comp>

<comp id="148" class="1005" name="layer2_out_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="384" slack="1"/>
<pin id="150" dir="1" index="1" bw="384" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out "/>
</bind>
</comp>

<comp id="154" class="1005" name="layer4_out_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="384" slack="3"/>
<pin id="156" dir="1" index="1" bw="384" slack="3"/>
</pin_list>
<bind>
<opset="layer4_out "/>
</bind>
</comp>

<comp id="160" class="1005" name="layer5_out_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="360" slack="5"/>
<pin id="162" dir="1" index="1" bw="360" slack="5"/>
</pin_list>
<bind>
<opset="layer5_out "/>
</bind>
</comp>

<comp id="166" class="1005" name="layer6_out_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="192" slack="6"/>
<pin id="168" dir="1" index="1" bw="192" slack="6"/>
</pin_list>
<bind>
<opset="layer6_out "/>
</bind>
</comp>

<comp id="172" class="1005" name="layer8_out_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="192" slack="8"/>
<pin id="174" dir="1" index="1" bw="192" slack="8"/>
</pin_list>
<bind>
<opset="layer8_out "/>
</bind>
</comp>

<comp id="178" class="1005" name="layer9_out_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="180" slack="10"/>
<pin id="180" dir="1" index="1" bw="180" slack="10"/>
</pin_list>
<bind>
<opset="layer9_out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="117" pin=4"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="151"><net_src comp="70" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="157"><net_src comp="74" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="163"><net_src comp="78" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="169"><net_src comp="82" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="175"><net_src comp="86" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="181"><net_src comp="90" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="139" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer10_out | {12 13 }
 - Input state : 
	Port: myproject : y_timed_input | {2 3 }
	Port: myproject : outidx_1 | {2 3 }
	Port: myproject : w2 | {2 3 }
	Port: myproject : outidx | {7 8 }
	Port: myproject : w6 | {7 8 }
	Port: myproject : w10 | {12 13 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                     Functional Unit                                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |       grp_dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_s_fu_94       |    1    |  1.161  |   3703  |   514   |
|          |     grp_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_s_fu_105    |    1    | 1.47283 |   736   |   958   |
|          | call_ln49_relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5_s_fu_111 |    0    |    0    |    0    |   1584  |
|   call   |      grp_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s_fu_117      |    1    |  1.161  |   1338  |   340   |
|          |     grp_normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_s_fu_127    |    1    |  1.236  |   352   |   485   |
|          | call_ln61_relu_array_ap_fixed_12u_array_ap_ufixed_15_0_4_0_0_12u_relu_config9_s_fu_133 |    0    |    0    |    0    |   792   |
|          |      grp_dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_s_fu_139      |    1    |  1.548  |   598   |   148   |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                        |    5    | 6.57883 |   6727  |   4821  |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
| outidx |    0   |    4   |   33   |
|outidx_1|    1   |    0   |    0   |
|   w10  |    0   |   16   |   17   |
|   w2   |    2   |    0   |    0   |
|   w6   |    1   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    4   |   20   |   50   |
+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|layer2_out_reg_148|   384  |
|layer4_out_reg_154|   384  |
|layer5_out_reg_160|   360  |
|layer6_out_reg_166|   192  |
|layer8_out_reg_172|   192  |
|layer9_out_reg_178|   180  |
+------------------+--------+
|       Total      |  1692  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    6   |  6727  |  4821  |
|   Memory  |    4   |    -   |    -   |   20   |   50   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |  1692  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    5   |    6   |  8439  |  4871  |
+-----------+--------+--------+--------+--------+--------+
