# Benchmark "control_merge" written by ABC on Sun Jul 13 14:43:41 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins[33] ins[34] \
 ins[35] ins[36] ins[37] ins[38] ins[39] ins[40] ins[41] ins[42] ins[43] \
 ins[44] ins[45] ins[46] ins[47] ins[48] ins[49] ins[50] ins[51] ins[52] \
 ins[53] ins[54] ins[55] ins[56] ins[57] ins[58] ins[59] ins[60] ins[61] \
 ins[62] ins[63] ins[64] ins[65] ins[66] ins[67] ins[68] ins[69] ins[70] \
 ins[71] ins[72] ins[73] ins[74] ins[75] ins[76] ins[77] ins[78] ins[79] \
 ins[80] ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] \
 ins_valid[5] ins_valid[6] ins_valid[7] ins_valid[8] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] ins_ready[8] outs[0] outs[1] \
 outs[2] outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs_valid index \
 index_valid

.latch       n232 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n237 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n242 control.tehb.dataReg  0
.latch       n247 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n129
01 1
.names control.tehb.control.fullReg new_n129 ins_ready[1]
01 1
.names ins_valid[0] new_n129 new_n131
00 1
.names ins_valid[2] new_n131 new_n132
11 1
.names control.tehb.control.fullReg new_n132 ins_ready[2]
01 1
.names new_n131 new_n132 new_n134
00 1
.names new_n132 new_n134 new_n135
00 1
.names ins_valid[3] new_n135 new_n136
11 1
.names control.tehb.control.fullReg new_n136 ins_ready[3]
01 1
.names new_n135 new_n136 new_n138
00 1
.names new_n136 new_n138 new_n139
00 1
.names ins_valid[4] new_n139 new_n140
11 1
.names control.tehb.control.fullReg new_n140 ins_ready[4]
01 1
.names new_n139 new_n140 new_n142
00 1
.names new_n140 new_n142 new_n143
00 1
.names ins_valid[5] new_n143 new_n144
11 1
.names control.tehb.control.fullReg new_n144 ins_ready[5]
01 1
.names new_n143 new_n144 new_n146
00 1
.names new_n144 new_n146 new_n147
00 1
.names ins_valid[6] new_n147 new_n148
11 1
.names control.tehb.control.fullReg new_n148 ins_ready[6]
01 1
.names new_n147 new_n148 new_n150
00 1
.names new_n148 new_n150 new_n151
00 1
.names ins_valid[7] new_n151 new_n152
11 1
.names control.tehb.control.fullReg new_n152 ins_ready[7]
01 1
.names new_n151 new_n152 new_n154
00 1
.names new_n152 new_n154 new_n155
00 1
.names ins_valid[8] new_n155 new_n156
11 1
.names control.tehb.control.fullReg new_n156 ins_ready[8]
01 1
.names control.tehb.dataReg control.tehb.control.fullReg new_n158
11 1
.names new_n129 new_n136 new_n159
00 1
.names new_n140 new_n159 new_n160
00 1
.names new_n144 new_n160 new_n161
00 1
.names new_n148 new_n161 new_n162
00 1
.names new_n152 new_n162 new_n163
00 1
.names new_n156 new_n163 new_n164
00 1
.names control.tehb.control.fullReg new_n164 new_n165
01 1
.names new_n158 new_n165 index
00 0
.names ins[0] index new_n167
10 1
.names ins[9] index new_n168
11 1
.names new_n167 new_n168 outs[0]
00 0
.names ins[1] index new_n170
10 1
.names ins[10] index new_n171
11 1
.names new_n170 new_n171 outs[1]
00 0
.names ins[2] index new_n173
10 1
.names ins[11] index new_n174
11 1
.names new_n173 new_n174 outs[2]
00 0
.names ins[3] index new_n176
10 1
.names ins[12] index new_n177
11 1
.names new_n176 new_n177 outs[3]
00 0
.names ins[4] index new_n179
10 1
.names ins[13] index new_n180
11 1
.names new_n179 new_n180 outs[4]
00 0
.names ins[5] index new_n182
10 1
.names ins[14] index new_n183
11 1
.names new_n182 new_n183 outs[5]
00 0
.names ins[6] index new_n185
10 1
.names ins[15] index new_n186
11 1
.names new_n185 new_n186 outs[6]
00 0
.names ins[7] index new_n188
10 1
.names ins[16] index new_n189
11 1
.names new_n188 new_n189 outs[7]
00 0
.names ins[17] index new_n191
11 1
.names ins[8] index new_n192
10 1
.names new_n191 new_n192 outs[8]
00 0
.names new_n155 new_n156 new_n194
00 1
.names new_n156 new_n194 new_n195
00 1
.names control.tehb.control.fullReg new_n195 new_n196
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n196 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n196 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n199
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n200
01 1
.names new_n199 new_n200 new_n201
00 1
.names rst new_n201 new_n202
00 1
.names new_n196 new_n202 n247
01 1
.names new_n199 n247 n232
01 0
.names new_n200 n247 n237
01 0
.names control.tehb.control.fullReg new_n201 new_n206
00 1
.names new_n195 new_n206 new_n207
01 1
.names control.tehb.dataReg new_n207 new_n208
10 1
.names new_n164 new_n207 new_n209
11 1
.names new_n208 new_n209 new_n210
00 1
.names rst new_n210 n242
00 1
.end
