[
  {
    "mnemonic": "vle64.v",
    "tags" : ["v"],
    "form": "VF_mem",
    "stencil": "0x7007",
    "fixed": [ "rs2" ],
    "xform": "V_load",
    "type": [ "vector", "maskable", "unit_stride", "segment", "load" ],
    "l-oper": [ "rs1" ],
    "v-oper": [ "rd" ],
    "data" : 64
  },
  {
    "mnemonic": "vse64.v",
    "tags" : ["v"],
    "form": "VF_mem",
    "stencil": "0x7027",
    "fixed": [ "rs2" ],
    "xform": "V_store",
    "type": [ "vector", "maskable", "unit_stride", "segment", "store" ],
    "l-oper": [ "rs1" ],
    "v-oper": [ "rs3" ],
    "data" : 64
  },
  {
    "mnemonic": "vlse64.v",
    "tags" : ["v"],
    "form": "VF_mem",
    "stencil": "0x8007007",
    "xform": "V_load",
    "type": [ "vector", "maskable", "stride", "segment", "load" ],
    "l-oper": [ "rs2", "rs1" ],
    "v-oper": [ "rd" ],
    "data" : 64
  },
  {
    "mnemonic": "vsse64.v",
    "tags" : ["v"],
    "form": "VF_mem",
    "stencil": "0x8007027",
    "xform": "V_store",
    "type": [ "vector", "maskable", "stride", "segment", "store" ],
    "l-oper": [ "rs2", "rs1" ],
    "v-oper": [ "rs3" ],
    "data" : 64
  },
  {
    "mnemonic": "vloxei64.v",
    "tags" : ["v"],
    "form": "VF_mem",
    "stencil": "0xc007007",
    "xform": "V_load",
    "type": [ "vector", "maskable", "ordered_indexed", "segment", "load" ],
    "l-oper": [ "rs1" ],
    "v-oper": [ "rs2", "rd" ],
    "data" : 64
  },
  {
    "mnemonic": "vluxei64.v",
    "tags" : ["v"],
    "form": "VF_mem",
    "stencil": "0x4007007",
    "xform": "V_load",
    "type": [ "vector", "maskable", "unordered_indexed", "segment", "load" ],
    "l-oper": [ "rs1" ],
    "v-oper": [ "rs2", "rd" ],
    "data" : 64
  },
  {
    "mnemonic": "vsoxei64.v",
    "tags" : ["v"],
    "form": "VF_mem",
    "stencil": "0xc007027",
    "xform": "V_store",
    "type": [ "vector", "maskable", "ordered_indexed", "segment", "store" ],
    "l-oper": [ "rs1" ],
    "v-oper": [ "rs2", "rs3" ],
    "data" : 64
  },
  {
    "mnemonic": "vsuxei64.v",
    "tags" : ["v"],
    "form": "VF_mem",
    "stencil": "0x4007027",
    "xform": "V_store",
    "type": [ "vector", "maskable", "unordered_indexed", "segment", "store" ],
    "l-oper": [ "rs1" ],
    "v-oper": [ "rs2", "rs3" ],
    "data" : 64
  },
  {
    "mnemonic": "vle64ff.v",
    "tags" : ["v"],
    "form": "VF_mem",
    "stencil": "0x1007007",
    "fixed": [ "rs2" ],
    "xform": "V_load",
    "type": [ "vector", "maskable", "unit_stride", "segment", "faultfirst", "load" ],
    "l-oper": [ "rs1" ],
    "v-oper": [ "rd" ],
    "data" : 64
  },
  {
    "mnemonic": "vl1re64.v",
    "tags" : ["v"],
    "form": "VF_mem",
    "stencil": "0x2807007",
    "fixed": [ "nf", "vm", "rs2" ],
    "xform": "V_load",
    "type": [ "vector", "load", "whole" ],
    "l-oper": [ "rs1" ],
    "v-oper": [ "rd" ],
    "data" : 64
  },
  {
    "mnemonic": "vl2re64.v",
    "tags" : ["v"],
    "form": "VF_mem",
    "stencil": "0x22807007",
    "fixed": [ "nf", "vm", "rs2" ],
    "xform": "V_load",
    "type": [ "vector", "load", "whole" ],
    "l-oper": [ "rs1" ],
    "v-oper": [ "rd" ],
    "data" : 64
  },
  {
    "mnemonic": "vl4re64.v",
    "tags" : ["v"],
    "form": "VF_mem",
    "stencil": "0x62807007",
    "fixed": [ "nf", "vm", "rs2" ],
    "xform": "V_load",
    "type": [ "vector", "load", "whole" ],
    "l-oper": [ "rs1" ],
    "v-oper": [ "rd" ],
    "data" : 64
  },
  {
    "mnemonic": "vl8re64.v",
    "tags" : ["v"],
    "form": "VF_mem",
    "stencil": "0xe2807007",
    "fixed": [ "nf", "vm", "rs2" ],
    "xform": "V_load",
    "type": [ "vector", "load", "whole" ],
    "l-oper": [ "rs1" ],
    "v-oper": [ "rd" ],
    "data" : 64
  }
]
