// Seed: 3094555385
module module_0 ();
  assign id_1 = id_1#(.id_1(id_1));
  logic [7:0] id_2 = id_2;
  wire id_3;
  reg id_4;
  wire id_5;
  assign id_3 = id_5;
  initial begin : LABEL_0
    id_4 <= 1;
    #1 assign id_1 = id_2[1-:""];
  end
  wire id_6;
  tri0 id_7 = 1;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input tri0 id_0,
    input wor  id_1,
    input wand id_2,
    input tri0 id_3
);
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  wire id_6;
endmodule
