Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct 22 16:02:02 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_dsp_timing_summary_routed.rpt -pb my_dsp_timing_summary_routed.pb -rpx my_dsp_timing_summary_routed.rpx -warn_on_violation
| Design       : my_dsp
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.315ns  (logic 5.127ns (49.704%)  route 5.188ns (50.296%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  BTN_IBUF_inst/O
                         net (fo=8, routed)           2.624     4.099    disp_inf0/CA_OBUF
    SLICE_X43Y33         LUT5 (Prop_lut5_I3_O)        0.124     4.223 r  disp_inf0/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.564     6.787    AN_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         3.528    10.315 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.315    AN[6]
    W18                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.310ns  (logic 5.380ns (52.186%)  route 4.929ns (47.814%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           2.619     4.094    disp_inf0/CA_OBUF
    SLICE_X43Y33         LUT5 (Prop_lut5_I3_O)        0.150     4.244 r  disp_inf0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.310     6.555    AN_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         3.755    10.310 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.310    AN[0]
    Y18                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.248ns  (logic 5.410ns (52.790%)  route 4.838ns (47.210%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           2.717     4.192    disp_inf0/CA_OBUF
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.150     4.342 r  disp_inf0/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.121     6.463    AN_OBUF[5]
    U19                  OBUF (Prop_obuf_I_O)         3.785    10.248 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.248    AN[5]
    U19                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.146ns  (logic 5.418ns (53.401%)  route 4.728ns (46.599%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           2.715     4.190    disp_inf0/CA_OBUF
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.150     4.340 r  disp_inf0/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.013     6.353    AN_OBUF[4]
    U18                  OBUF (Prop_obuf_I_O)         3.793    10.146 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.146    AN[4]
    U18                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.072ns  (logic 5.145ns (51.085%)  route 4.927ns (48.915%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           2.619     4.094    disp_inf0/CA_OBUF
    SLICE_X43Y33         LUT5 (Prop_lut5_I3_O)        0.124     4.218 r  disp_inf0/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.308     6.526    AN_OBUF[1]
    Y19                  OBUF (Prop_obuf_I_O)         3.546    10.072 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.072    AN[1]
    Y19                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.745ns  (logic 5.221ns (53.577%)  route 4.524ns (46.423%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           2.717     4.192    disp_inf0/CA_OBUF
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.316 r  disp_inf0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     6.123    AN_OBUF[2]
    Y16                  OBUF (Prop_obuf_I_O)         3.622     9.745 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.745    AN[2]
    Y16                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.597ns  (logic 5.214ns (54.331%)  route 4.383ns (45.669%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           2.715     4.190    disp_inf0/CA_OBUF
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.314 r  disp_inf0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668     5.982    AN_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         3.615     9.597 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.597    AN[3]
    Y17                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.406ns  (logic 5.001ns (53.170%)  route 4.405ns (46.830%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           4.405     5.880    CA_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.526     9.406 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     9.406    CA
    W19                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.712ns (67.533%)  route 0.823ns (32.467%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    Y14                  IBUF (Prop_ibuf_I_O)         0.352     0.352 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.487     0.839    disp_inf0/SW_IBUF[1]
    SLICE_X43Y34         LUT5 (Prop_lut5_I1_O)        0.045     0.884 r  disp_inf0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.337     1.220    AN_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         1.315     2.535 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.535    AN[3]
    Y17                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.595ns  (logic 1.719ns (66.239%)  route 0.876ns (33.761%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    Y14                  IBUF (Prop_ibuf_I_O)         0.352     0.352 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.485     0.837    disp_inf0/SW_IBUF[1]
    SLICE_X43Y34         LUT5 (Prop_lut5_I1_O)        0.045     0.882 r  disp_inf0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.273    AN_OBUF[2]
    Y16                  OBUF (Prop_obuf_I_O)         1.322     2.595 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.595    AN[2]
    Y16                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.644ns (61.735%)  route 1.019ns (38.265%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    Y14                  IBUF (Prop_ibuf_I_O)         0.352     0.352 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.401     0.754    disp_inf0/SW_IBUF[1]
    SLICE_X43Y33         LUT5 (Prop_lut5_I1_O)        0.045     0.799 r  disp_inf0/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.618     1.416    AN_OBUF[1]
    Y19                  OBUF (Prop_obuf_I_O)         1.247     2.663 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.663    AN[1]
    Y19                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.707ns  (logic 1.626ns (60.061%)  route 1.081ns (39.939%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    Y14                  IBUF (Prop_ibuf_I_O)         0.352     0.352 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.349     0.702    disp_inf0/SW_IBUF[1]
    SLICE_X43Y33         LUT5 (Prop_lut5_I1_O)        0.045     0.747 r  disp_inf0/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.732     1.478    AN_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         1.229     2.707 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.707    AN[6]
    W18                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.721ns  (logic 1.747ns (64.228%)  route 0.973ns (35.772%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    Y14                  IBUF (Prop_ibuf_I_O)         0.352     0.352 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.487     0.839    disp_inf0/SW_IBUF[1]
    SLICE_X43Y34         LUT5 (Prop_lut5_I1_O)        0.043     0.882 r  disp_inf0/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.487     1.368    AN_OBUF[4]
    U18                  OBUF (Prop_obuf_I_O)         1.352     2.721 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.721    AN[4]
    U18                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.714ns (62.563%)  route 1.026ns (37.437%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    Y14                  IBUF (Prop_ibuf_I_O)         0.352     0.352 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.401     0.754    disp_inf0/SW_IBUF[1]
    SLICE_X43Y33         LUT5 (Prop_lut5_I1_O)        0.046     0.800 r  disp_inf0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.624     1.424    AN_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         1.316     2.740 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.740    AN[0]
    Y18                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.782ns  (logic 1.740ns (62.526%)  route 1.043ns (37.474%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    Y14                  IBUF (Prop_ibuf_I_O)         0.352     0.352 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.485     0.837    disp_inf0/SW_IBUF[1]
    SLICE_X43Y34         LUT5 (Prop_lut5_I1_O)        0.042     0.879 r  disp_inf0/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.558     1.437    AN_OBUF[5]
    U19                  OBUF (Prop_obuf_I_O)         1.345     2.782 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.782    AN[5]
    U19                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.830ns  (logic 1.470ns (51.945%)  route 1.360ns (48.055%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           1.360     1.603    CA_OBUF
    W19                  OBUF (Prop_obuf_I_O)         1.227     2.830 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     2.830    CA
    W19                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------





