Fitter report for ad7606
Wed Sep 06 10:09:32 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Fitter RAM Summary
 25. Fitter DSP Block Usage Summary
 26. DSP Block Details
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Wed Sep 06 10:09:32 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; ad7606                                          ;
; Top-level Entity Name              ; data_cail                                       ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE10F17C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,643 / 10,320 ( 26 % )                         ;
;     Total combinational functions  ; 1,929 / 10,320 ( 19 % )                         ;
;     Dedicated logic registers      ; 1,819 / 10,320 ( 18 % )                         ;
; Total registers                    ; 1819                                            ;
; Total pins                         ; 132 / 180 ( 73 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 204,905 / 423,936 ( 48 % )                      ;
; Embedded Multiplier 9-bit elements ; 7 / 46 ( 15 % )                                 ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.9%      ;
;     Processor 3            ;   1.8%      ;
;     Processor 4            ;   1.8%      ;
;     Processor 5            ;   1.8%      ;
;     Processor 6            ;   1.7%      ;
;     Processor 7            ;   1.7%      ;
;     Processor 8            ;   1.7%      ;
;     Processors 9-16        ;   1.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                 ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                         ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[0]~_Duplicate_1      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[0]~_Duplicate_2      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[1]~_Duplicate_1      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[1]~_Duplicate_2      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[2]~_Duplicate_1      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[2]~_Duplicate_2      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[3]~_Duplicate_1      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[3]~_Duplicate_2      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[4]~_Duplicate_1      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[4]~_Duplicate_2      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[5]~_Duplicate_1      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[5]~_Duplicate_2      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[6]~_Duplicate_1      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[6]~_Duplicate_2      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[7]~_Duplicate_1      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[7]~_Duplicate_2      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[8]~_Duplicate_1      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[8]~_Duplicate_2      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[9]~_Duplicate_1      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[9]~_Duplicate_2      ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[10]~_Duplicate_1     ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[10]~_Duplicate_2     ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[11]~_Duplicate_1     ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[11]~_Duplicate_2     ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[12]~_Duplicate_1     ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[12]~_Duplicate_2     ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[13]~_Duplicate_1     ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[13]~_Duplicate_2     ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[14]~_Duplicate_1     ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[14]~_Duplicate_2     ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[15]~_Duplicate_1     ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[15]~_Duplicate_2     ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[16]~_Duplicate_1     ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[16]~_Duplicate_2     ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[17]~_Duplicate_1     ; Q                ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ; DATAA            ;                       ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_out_dffe5[17]~_Duplicate_2     ; Q                ;                       ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                     ;
+----------+----------------+--------------+-------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To  ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+-------------+---------------+----------------+
; Location ;                ;              ; ad_os[0]    ; PIN_P2        ; QSF Assignment ;
; Location ;                ;              ; ad_os[1]    ; PIN_R1        ; QSF Assignment ;
; Location ;                ;              ; ad_os[2]    ; PIN_N1        ; QSF Assignment ;
; Location ;                ;              ; ad_rd       ; PIN_L2        ; QSF Assignment ;
; Location ;                ;              ; ad_reset    ; PIN_L1        ; QSF Assignment ;
; Location ;                ;              ; busy        ; PIN_K2        ; QSF Assignment ;
; Location ;                ;              ; clk_adc     ; PIN_K1        ; QSF Assignment ;
; Location ;                ;              ; conv        ; PIN_N2        ; QSF Assignment ;
; Location ;                ;              ; data_in[0]  ; PIN_L6        ; QSF Assignment ;
; Location ;                ;              ; data_in[10] ; PIN_F2        ; QSF Assignment ;
; Location ;                ;              ; data_in[11] ; PIN_F5        ; QSF Assignment ;
; Location ;                ;              ; data_in[12] ; PIN_F1        ; QSF Assignment ;
; Location ;                ;              ; data_in[13] ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; data_in[14] ; PIN_E5        ; QSF Assignment ;
; Location ;                ;              ; data_in[15] ; PIN_D3        ; QSF Assignment ;
; Location ;                ;              ; data_in[1]  ; PIN_L3        ; QSF Assignment ;
; Location ;                ;              ; data_in[2]  ; PIN_K6        ; QSF Assignment ;
; Location ;                ;              ; data_in[3]  ; PIN_L4        ; QSF Assignment ;
; Location ;                ;              ; data_in[4]  ; PIN_K5        ; QSF Assignment ;
; Location ;                ;              ; data_in[5]  ; PIN_J6        ; QSF Assignment ;
; Location ;                ;              ; data_in[6]  ; PIN_G5        ; QSF Assignment ;
; Location ;                ;              ; data_in[7]  ; PIN_F3        ; QSF Assignment ;
; Location ;                ;              ; data_in[8]  ; PIN_G1        ; QSF Assignment ;
; Location ;                ;              ; data_in[9]  ; PIN_G2        ; QSF Assignment ;
+----------+----------------+--------------+-------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4130 ) ; 0.00 % ( 0 / 4130 )        ; 0.00 % ( 0 / 4130 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4130 ) ; 0.00 % ( 0 / 4130 )        ; 0.00 % ( 0 / 4130 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2091 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 220 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1809 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in H:/FPGA/cyclone source/09_ad7606/prj/output_files/ad7606.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,643 / 10,320 ( 26 % )    ;
;     -- Combinational with no register       ; 824                        ;
;     -- Register only                        ; 714                        ;
;     -- Combinational with a register        ; 1105                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 744                        ;
;     -- 3 input functions                    ; 781                        ;
;     -- <=2 input functions                  ; 404                        ;
;     -- Register only                        ; 714                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1542                       ;
;     -- arithmetic mode                      ; 387                        ;
;                                             ;                            ;
; Total registers*                            ; 1,819 / 11,172 ( 16 % )    ;
;     -- Dedicated logic registers            ; 1,819 / 10,320 ( 18 % )    ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 221 / 645 ( 34 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 132 / 180 ( 73 % )         ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 27 / 46 ( 59 % )           ;
; Total block memory bits                     ; 204,905 / 423,936 ( 48 % ) ;
; Total block memory implementation bits      ; 248,832 / 423,936 ( 59 % ) ;
; Embedded Multiplier 9-bit elements          ; 7 / 46 ( 15 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )              ;
; Global signals                              ; 4                          ;
;     -- Global clocks                        ; 4 / 10 ( 40 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 7.4% / 7.3% / 7.7%         ;
; Peak interconnect usage (total/H/V)         ; 15.0% / 13.9% / 16.5%      ;
; Maximum fan-out                             ; 1300                       ;
; Highest non-global fan-out                  ; 223                        ;
; Total fan-out                               ; 12516                      ;
; Average fan-out                             ; 2.73                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                             ;                       ;                      ;                                ;                                ;
; Total logic elements                        ; 1228 / 10320 ( 12 % ) ; 151 / 10320 ( 1 % )  ; 1264 / 10320 ( 12 % )          ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 611                   ; 60                   ; 153                            ; 0                              ;
;     -- Register only                        ; 77                    ; 22                   ; 615                            ; 0                              ;
;     -- Combinational with a register        ; 540                   ; 69                   ; 496                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                      ;                                ;                                ;
;     -- 4 input functions                    ; 436                   ; 57                   ; 251                            ; 0                              ;
;     -- 3 input functions                    ; 485                   ; 37                   ; 259                            ; 0                              ;
;     -- <=2 input functions                  ; 230                   ; 35                   ; 139                            ; 0                              ;
;     -- Register only                        ; 77                    ; 22                   ; 615                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic elements by mode                      ;                       ;                      ;                                ;                                ;
;     -- normal mode                          ; 849                   ; 121                  ; 572                            ; 0                              ;
;     -- arithmetic mode                      ; 302                   ; 8                    ; 77                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total registers                             ; 617                   ; 91                   ; 1111                           ; 0                              ;
;     -- Dedicated logic registers            ; 617 / 10320 ( 6 % )   ; 91 / 10320 ( < 1 % ) ; 1111 / 10320 ( 11 % )          ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used   ; 101 / 645 ( 16 % )    ; 15 / 645 ( 2 % )     ; 106 / 645 ( 16 % )             ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                    ; 132                   ; 0                    ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 7 / 46 ( 15 % )       ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 105                   ; 0                    ; 204800                         ; 0                              ;
; Total RAM block bits                        ; 18432                 ; 0                    ; 230400                         ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 2 / 46 ( 4 % )        ; 0 / 46 ( 0 % )       ; 25 / 46 ( 54 % )               ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )       ; 0 / 12 ( 0 % )       ; 1 / 12 ( 8 % )                 ; 0 / 12 ( 0 % )                 ;
;                                             ;                       ;                      ;                                ;                                ;
; Connections                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                    ; 1                     ; 134                  ; 1562                           ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 101                  ; 1176                           ; 0                              ;
;     -- Output Connections                   ; 1485                  ; 178                  ; 34                             ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 178                  ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                    ; 6989                  ; 898                  ; 6466                           ; 5                              ;
;     -- Registered Connections               ; 1618                  ; 647                  ; 3707                           ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; External Connections                        ;                       ;                      ;                                ;                                ;
;     -- Top                                  ; 0                     ; 123                  ; 1363                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 123                   ; 20                   ; 169                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1363                  ; 169                  ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                          ; 102                   ; 45                   ; 216                            ; 0                              ;
;     -- Output Ports                         ; 34                    ; 62                   ; 113                            ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                    ; 38                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 29                   ; 99                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                    ; 163                            ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 28                   ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                    ; 16                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                    ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 25                   ; 4                              ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 30                   ; 18                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 29                   ; 101                            ; 0                              ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; cail_en         ; T11   ; 4        ; 23           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[0]  ; L8    ; 3        ; 13           ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[10] ; T8    ; 3        ; 16           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[11] ; P8    ; 3        ; 16           ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[12] ; M9    ; 4        ; 21           ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[13] ; T7    ; 3        ; 13           ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[14] ; J14   ; 5        ; 34           ; 10           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[15] ; M8    ; 3        ; 13           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[16] ; B9    ; 7        ; 16           ; 24           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[17] ; K9    ; 4        ; 18           ; 0            ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[18] ; C9    ; 7        ; 18           ; 24           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[19] ; A12   ; 7        ; 25           ; 24           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[1]  ; J1    ; 2        ; 0            ; 10           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[20] ; A15   ; 7        ; 21           ; 24           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[21] ; R9    ; 4        ; 18           ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[22] ; E11   ; 7        ; 28           ; 24           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[23] ; C15   ; 6        ; 34           ; 20           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[24] ; J2    ; 2        ; 0            ; 10           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[25] ; J13   ; 5        ; 34           ; 11           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[26] ; A9    ; 7        ; 16           ; 24           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[27] ; B8    ; 8        ; 16           ; 24           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[28] ; R8    ; 3        ; 16           ; 0            ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[29] ; L14   ; 5        ; 34           ; 7            ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[2]  ; L9    ; 4        ; 18           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[30] ; L1    ; 2        ; 0            ; 8            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[31] ; G5    ; 1        ; 0            ; 19           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[3]  ; N8    ; 3        ; 16           ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[4]  ; B10   ; 7        ; 21           ; 24           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[5]  ; T15   ; 4        ; 30           ; 0            ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[6]  ; G15   ; 6        ; 34           ; 17           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[7]  ; F13   ; 6        ; 34           ; 17           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[8]  ; L7    ; 3        ; 11           ; 0            ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_mult_i[9]  ; T9    ; 4        ; 18           ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[0]   ; B4    ; 8        ; 5            ; 24           ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[10]  ; B6    ; 8        ; 9            ; 24           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[11]  ; F7    ; 8        ; 11           ; 24           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[12]  ; F6    ; 8        ; 11           ; 24           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[13]  ; C6    ; 8        ; 9            ; 24           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[14]  ; C8    ; 8        ; 13           ; 24           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[15]  ; D8    ; 8        ; 13           ; 24           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[16]  ; F5    ; 1        ; 0            ; 23           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[17]  ; B1    ; 1        ; 0            ; 22           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[18]  ; M15   ; 5        ; 34           ; 12           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[19]  ; B7    ; 8        ; 11           ; 24           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[1]   ; F3    ; 1        ; 0            ; 21           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[20]  ; M2    ; 2        ; 0            ; 11           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[21]  ; M1    ; 2        ; 0            ; 11           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[22]  ; E7    ; 8        ; 7            ; 24           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[23]  ; D5    ; 8        ; 3            ; 24           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[24]  ; G2    ; 1        ; 0            ; 18           ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[25]  ; A6    ; 8        ; 9            ; 24           ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[26]  ; B5    ; 8        ; 5            ; 24           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[27]  ; B3    ; 8        ; 3            ; 24           ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[28]  ; C2    ; 1        ; 0            ; 22           ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[29]  ; A5    ; 8        ; 7            ; 24           ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[2]   ; A3    ; 8        ; 3            ; 24           ; 14           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[30]  ; E6    ; 8        ; 7            ; 24           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[31]  ; F8    ; 8        ; 13           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[3]   ; G1    ; 1        ; 0            ; 18           ; 21           ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[4]   ; A2    ; 8        ; 5            ; 24           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[5]   ; A4    ; 8        ; 5            ; 24           ; 14           ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[6]   ; F1    ; 1        ; 0            ; 19           ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[7]   ; D4    ; 1        ; 0            ; 23           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[8]   ; D1    ; 1        ; 0            ; 21           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; cail_sub_i[9]   ; A7    ; 8        ; 11           ; 24           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; clk             ; E1    ; 1        ; 0            ; 11           ; 7            ; 1300                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; data_len[0]     ; L10   ; 4        ; 25           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_len[10]    ; R13   ; 4        ; 28           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_len[11]    ; P9    ; 4        ; 25           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_len[12]    ; P15   ; 5        ; 34           ; 4            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_len[13]    ; P11   ; 4        ; 28           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_len[14]    ; K10   ; 4        ; 25           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_len[15]    ; T14   ; 4        ; 30           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_len[1]     ; R12   ; 4        ; 23           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_len[2]     ; N9    ; 4        ; 21           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_len[3]     ; R11   ; 4        ; 23           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_len[4]     ; T13   ; 4        ; 28           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_len[5]     ; T12   ; 4        ; 25           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_len[6]     ; L12   ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_len[7]     ; N14   ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_len[8]     ; R14   ; 4        ; 30           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_len[9]     ; M10   ; 4        ; 28           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; rst_n           ; M16   ; 5        ; 34           ; 12           ; 21           ; 18                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; short_data[0]   ; F10   ; 7        ; 23           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; short_data[10]  ; C11   ; 7        ; 23           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; short_data[11]  ; C14   ; 7        ; 32           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; short_data[12]  ; B13   ; 7        ; 30           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; short_data[13]  ; A13   ; 7        ; 30           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; short_data[14]  ; D15   ; 6        ; 34           ; 19           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; short_data[15]  ; A8    ; 8        ; 16           ; 24           ; 14           ; 15                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; short_data[1]   ; A14   ; 7        ; 28           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; short_data[2]   ; D12   ; 7        ; 30           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; short_data[3]   ; A11   ; 7        ; 25           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; short_data[4]   ; E10   ; 7        ; 28           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; short_data[5]   ; D14   ; 7        ; 32           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; short_data[6]   ; B16   ; 6        ; 34           ; 18           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; short_data[7]   ; D16   ; 6        ; 34           ; 19           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; short_data[8]   ; B12   ; 7        ; 25           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; short_data[9]   ; K6    ; 2        ; 0            ; 9            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cail_val_o[0]  ; G16   ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[10] ; K15   ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[11] ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[12] ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[13] ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[14] ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[15] ; J11   ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[16] ; J15   ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[17] ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[18] ; D11   ; 7        ; 32           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[19] ; L13   ; 5        ; 34           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[1]  ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[20] ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[21] ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[22] ; D6    ; 8        ; 3            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[23] ; E8    ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[24] ; E9    ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[25] ; F9    ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[26] ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[27] ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[28] ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[29] ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[2]  ; J6    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[30] ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[31] ; F2    ; 1        ; 0            ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[3]  ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[4]  ; J16   ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[5]  ; K16   ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[6]  ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[7]  ; L16   ; 5        ; 34           ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[8]  ; L15   ; 5        ; 34           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cail_val_o[9]  ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; valid          ; R10   ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; cail_val_o[4]           ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; cail_val_o[16]          ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; cail_val_o[0]           ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; cail_mult_i[6]          ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; cail_val_o[3]           ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; cail_val_o[23]          ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; cail_sub_i[31]          ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; cail_sub_i[19]          ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO        ; cail_sub_i[22]          ; Dual Purpose Pin          ;
; E6       ; DATA6                       ; Use as regular IO        ; cail_sub_i[30]          ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO        ; cail_sub_i[29]          ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 16 / 17 ( 94 % )  ; 2.5V          ; --           ;
; 2        ; 7 / 19 ( 37 % )   ; 2.5V          ; --           ;
; 3        ; 8 / 26 ( 31 % )   ; 2.5V          ; --           ;
; 4        ; 22 / 27 ( 81 % )  ; 2.5V          ; --           ;
; 5        ; 22 / 25 ( 88 % )  ; 2.5V          ; --           ;
; 6        ; 12 / 14 ( 86 % )  ; 2.5V          ; --           ;
; 7        ; 26 / 26 ( 100 % ) ; 2.5V          ; --           ;
; 8        ; 24 / 26 ( 92 % )  ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; cail_sub_i[4]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 200        ; 8        ; cail_sub_i[2]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 196        ; 8        ; cail_sub_i[5]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 192        ; 8        ; cail_sub_i[29]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 188        ; 8        ; cail_sub_i[25]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 183        ; 8        ; cail_sub_i[9]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 177        ; 8        ; short_data[15]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 175        ; 7        ; cail_mult_i[26]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 168        ; 7        ; cail_val_o[30]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 161        ; 7        ; short_data[3]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 159        ; 7        ; cail_mult_i[19]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 153        ; 7        ; short_data[13]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 155        ; 7        ; short_data[1]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 167        ; 7        ; cail_mult_i[20]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; cail_sub_i[17]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; cail_sub_i[27]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 197        ; 8        ; cail_sub_i[0]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 195        ; 8        ; cail_sub_i[26]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 189        ; 8        ; cail_sub_i[10]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 184        ; 8        ; cail_sub_i[19]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 178        ; 8        ; cail_mult_i[27]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 176        ; 7        ; cail_mult_i[16]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 169        ; 7        ; cail_mult_i[4]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 162        ; 7        ; cail_val_o[27]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 160        ; 7        ; short_data[8]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 154        ; 7        ; short_data[12]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 156        ; 7        ; cail_val_o[12]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; short_data[6]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; cail_sub_i[28]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; cail_sub_i[13]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; cail_sub_i[14]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 172        ; 7        ; cail_mult_i[18]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; short_data[10]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; short_data[11]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 147        ; 6        ; cail_mult_i[23]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C16      ; 146        ; 6        ; cail_val_o[20]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 8          ; 1        ; cail_sub_i[8]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; cail_sub_i[7]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D5       ; 198        ; 8        ; cail_sub_i[23]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D6       ; 199        ; 8        ; cail_val_o[22]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; cail_sub_i[15]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 173        ; 7        ; cail_val_o[29]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; cail_val_o[18]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 152        ; 7        ; short_data[2]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; short_data[5]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 144        ; 6        ; short_data[14]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D16      ; 143        ; 6        ; short_data[7]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; cail_sub_i[30]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 190        ; 8        ; cail_sub_i[22]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 181        ; 8        ; cail_val_o[23]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 174        ; 7        ; cail_val_o[24]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 158        ; 7        ; short_data[4]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 157        ; 7        ; cail_mult_i[22]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; cail_sub_i[6]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 11         ; 1        ; cail_val_o[31]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ; 6          ; 1        ; cail_sub_i[1]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; cail_sub_i[16]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F6       ; 185        ; 8        ; cail_sub_i[12]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F7       ; 186        ; 8        ; cail_sub_i[11]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 182        ; 8        ; cail_sub_i[31]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 165        ; 7        ; cail_val_o[25]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 164        ; 7        ; short_data[0]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 166        ; 7        ; cail_val_o[28]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; cail_mult_i[7]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 142        ; 6        ; cail_val_o[1]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F15      ; 140        ; 6        ; cail_val_o[3]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; cail_sub_i[3]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 13         ; 1        ; cail_sub_i[24]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; cail_mult_i[31]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; cail_val_o[26]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; cail_mult_i[6]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 136        ; 6        ; cail_val_o[0]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; cail_mult_i[1]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 27         ; 2        ; cail_mult_i[24]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; cail_val_o[2]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; cail_val_o[15]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J12      ; 123        ; 5        ; cail_val_o[9]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J13      ; 124        ; 5        ; cail_mult_i[25]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 122        ; 5        ; cail_mult_i[14]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 121        ; 5        ; cail_val_o[16]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 120        ; 5        ; cail_val_o[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; short_data[9]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; cail_mult_i[17]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K10      ; 87         ; 4        ; data_len[14]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K11      ; 110        ; 5        ; cail_val_o[21]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; cail_val_o[10]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 118        ; 5        ; cail_val_o[5]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 2        ; cail_mult_i[30]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; cail_mult_i[8]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ; 68         ; 3        ; cail_mult_i[0]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L9       ; 77         ; 4        ; cail_mult_i[2]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ; 88         ; 4        ; data_len[0]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; data_len[6]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L13      ; 114        ; 5        ; cail_val_o[19]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 113        ; 5        ; cail_mult_i[29]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 116        ; 5        ; cail_val_o[8]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 115        ; 5        ; cail_val_o[7]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 26         ; 2        ; cail_sub_i[21]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 25         ; 2        ; cail_sub_i[20]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; cail_mult_i[15]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ; 78         ; 4        ; cail_mult_i[12]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 93         ; 4        ; data_len[9]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; cail_sub_i[18]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M16      ; 125        ; 5        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; cail_mult_i[3]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 79         ; 4        ; data_len[2]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; cail_val_o[14]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; data_len[7]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 112        ; 5        ; cail_val_o[13]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 111        ; 5        ; cail_val_o[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; cail_mult_i[11]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 89         ; 4        ; data_len[11]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; data_len[13]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; data_len[12]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ; 108        ; 5        ; cail_val_o[17]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; cail_mult_i[28]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R9       ; 74         ; 4        ; cail_mult_i[21]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 80         ; 4        ; valid                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 83         ; 4        ; data_len[3]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 85         ; 4        ; data_len[1]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 91         ; 4        ; data_len[10]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 97         ; 4        ; data_len[8]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; cail_val_o[11]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; cail_mult_i[13]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 73         ; 3        ; cail_mult_i[10]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 75         ; 4        ; cail_mult_i[9]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; cail_en                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 86         ; 4        ; data_len[5]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 92         ; 4        ; data_len[4]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 95         ; 4        ; data_len[15]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 96         ; 4        ; cail_mult_i[5]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+-----------------+-------------------------------+
; Pin Name        ; Reason                        ;
+-----------------+-------------------------------+
; valid           ; Incomplete set of assignments ;
; cail_val_o[0]   ; Incomplete set of assignments ;
; cail_val_o[1]   ; Incomplete set of assignments ;
; cail_val_o[2]   ; Incomplete set of assignments ;
; cail_val_o[3]   ; Incomplete set of assignments ;
; cail_val_o[4]   ; Incomplete set of assignments ;
; cail_val_o[5]   ; Incomplete set of assignments ;
; cail_val_o[6]   ; Incomplete set of assignments ;
; cail_val_o[7]   ; Incomplete set of assignments ;
; cail_val_o[8]   ; Incomplete set of assignments ;
; cail_val_o[9]   ; Incomplete set of assignments ;
; cail_val_o[10]  ; Incomplete set of assignments ;
; cail_val_o[11]  ; Incomplete set of assignments ;
; cail_val_o[12]  ; Incomplete set of assignments ;
; cail_val_o[13]  ; Incomplete set of assignments ;
; cail_val_o[14]  ; Incomplete set of assignments ;
; cail_val_o[15]  ; Incomplete set of assignments ;
; cail_val_o[16]  ; Incomplete set of assignments ;
; cail_val_o[17]  ; Incomplete set of assignments ;
; cail_val_o[18]  ; Incomplete set of assignments ;
; cail_val_o[19]  ; Incomplete set of assignments ;
; cail_val_o[20]  ; Incomplete set of assignments ;
; cail_val_o[21]  ; Incomplete set of assignments ;
; cail_val_o[22]  ; Incomplete set of assignments ;
; cail_val_o[23]  ; Incomplete set of assignments ;
; cail_val_o[24]  ; Incomplete set of assignments ;
; cail_val_o[25]  ; Incomplete set of assignments ;
; cail_val_o[26]  ; Incomplete set of assignments ;
; cail_val_o[27]  ; Incomplete set of assignments ;
; cail_val_o[28]  ; Incomplete set of assignments ;
; cail_val_o[29]  ; Incomplete set of assignments ;
; cail_val_o[30]  ; Incomplete set of assignments ;
; cail_val_o[31]  ; Incomplete set of assignments ;
; data_len[15]    ; Incomplete set of assignments ;
; data_len[14]    ; Incomplete set of assignments ;
; data_len[13]    ; Incomplete set of assignments ;
; data_len[12]    ; Incomplete set of assignments ;
; data_len[11]    ; Incomplete set of assignments ;
; data_len[10]    ; Incomplete set of assignments ;
; data_len[9]     ; Incomplete set of assignments ;
; data_len[8]     ; Incomplete set of assignments ;
; data_len[7]     ; Incomplete set of assignments ;
; data_len[6]     ; Incomplete set of assignments ;
; data_len[5]     ; Incomplete set of assignments ;
; data_len[4]     ; Incomplete set of assignments ;
; data_len[3]     ; Incomplete set of assignments ;
; data_len[2]     ; Incomplete set of assignments ;
; data_len[1]     ; Incomplete set of assignments ;
; data_len[0]     ; Incomplete set of assignments ;
; clk             ; Incomplete set of assignments ;
; rst_n           ; Incomplete set of assignments ;
; cail_en         ; Incomplete set of assignments ;
; cail_mult_i[23] ; Incomplete set of assignments ;
; cail_mult_i[24] ; Incomplete set of assignments ;
; cail_mult_i[25] ; Incomplete set of assignments ;
; cail_mult_i[26] ; Incomplete set of assignments ;
; cail_mult_i[27] ; Incomplete set of assignments ;
; cail_mult_i[28] ; Incomplete set of assignments ;
; cail_mult_i[29] ; Incomplete set of assignments ;
; cail_mult_i[30] ; Incomplete set of assignments ;
; cail_mult_i[0]  ; Incomplete set of assignments ;
; cail_mult_i[1]  ; Incomplete set of assignments ;
; cail_mult_i[2]  ; Incomplete set of assignments ;
; cail_mult_i[3]  ; Incomplete set of assignments ;
; cail_mult_i[4]  ; Incomplete set of assignments ;
; cail_mult_i[5]  ; Incomplete set of assignments ;
; cail_mult_i[6]  ; Incomplete set of assignments ;
; cail_mult_i[7]  ; Incomplete set of assignments ;
; cail_mult_i[8]  ; Incomplete set of assignments ;
; cail_mult_i[9]  ; Incomplete set of assignments ;
; cail_mult_i[10] ; Incomplete set of assignments ;
; cail_mult_i[11] ; Incomplete set of assignments ;
; cail_mult_i[12] ; Incomplete set of assignments ;
; cail_mult_i[13] ; Incomplete set of assignments ;
; cail_mult_i[14] ; Incomplete set of assignments ;
; cail_mult_i[15] ; Incomplete set of assignments ;
; cail_mult_i[16] ; Incomplete set of assignments ;
; cail_mult_i[17] ; Incomplete set of assignments ;
; cail_mult_i[18] ; Incomplete set of assignments ;
; cail_mult_i[19] ; Incomplete set of assignments ;
; cail_mult_i[20] ; Incomplete set of assignments ;
; cail_mult_i[21] ; Incomplete set of assignments ;
; cail_mult_i[22] ; Incomplete set of assignments ;
; cail_mult_i[31] ; Incomplete set of assignments ;
; cail_sub_i[30]  ; Incomplete set of assignments ;
; cail_sub_i[29]  ; Incomplete set of assignments ;
; cail_sub_i[28]  ; Incomplete set of assignments ;
; cail_sub_i[27]  ; Incomplete set of assignments ;
; cail_sub_i[26]  ; Incomplete set of assignments ;
; cail_sub_i[25]  ; Incomplete set of assignments ;
; cail_sub_i[24]  ; Incomplete set of assignments ;
; cail_sub_i[23]  ; Incomplete set of assignments ;
; cail_sub_i[15]  ; Incomplete set of assignments ;
; cail_sub_i[8]   ; Incomplete set of assignments ;
; cail_sub_i[9]   ; Incomplete set of assignments ;
; cail_sub_i[10]  ; Incomplete set of assignments ;
; cail_sub_i[11]  ; Incomplete set of assignments ;
; cail_sub_i[12]  ; Incomplete set of assignments ;
; cail_sub_i[13]  ; Incomplete set of assignments ;
; cail_sub_i[14]  ; Incomplete set of assignments ;
; cail_sub_i[3]   ; Incomplete set of assignments ;
; cail_sub_i[2]   ; Incomplete set of assignments ;
; cail_sub_i[0]   ; Incomplete set of assignments ;
; cail_sub_i[1]   ; Incomplete set of assignments ;
; cail_sub_i[4]   ; Incomplete set of assignments ;
; cail_sub_i[5]   ; Incomplete set of assignments ;
; cail_sub_i[6]   ; Incomplete set of assignments ;
; cail_sub_i[7]   ; Incomplete set of assignments ;
; cail_sub_i[16]  ; Incomplete set of assignments ;
; cail_sub_i[17]  ; Incomplete set of assignments ;
; cail_sub_i[18]  ; Incomplete set of assignments ;
; cail_sub_i[19]  ; Incomplete set of assignments ;
; cail_sub_i[20]  ; Incomplete set of assignments ;
; cail_sub_i[21]  ; Incomplete set of assignments ;
; cail_sub_i[22]  ; Incomplete set of assignments ;
; cail_sub_i[31]  ; Incomplete set of assignments ;
; short_data[9]   ; Incomplete set of assignments ;
; short_data[8]   ; Incomplete set of assignments ;
; short_data[7]   ; Incomplete set of assignments ;
; short_data[6]   ; Incomplete set of assignments ;
; short_data[5]   ; Incomplete set of assignments ;
; short_data[4]   ; Incomplete set of assignments ;
; short_data[3]   ; Incomplete set of assignments ;
; short_data[2]   ; Incomplete set of assignments ;
; short_data[1]   ; Incomplete set of assignments ;
; short_data[0]   ; Incomplete set of assignments ;
; short_data[15]  ; Incomplete set of assignments ;
; short_data[10]  ; Incomplete set of assignments ;
; short_data[13]  ; Incomplete set of assignments ;
; short_data[12]  ; Incomplete set of assignments ;
; short_data[11]  ; Incomplete set of assignments ;
; short_data[14]  ; Incomplete set of assignments ;
; valid           ; Missing location assignment   ;
; cail_val_o[0]   ; Missing location assignment   ;
; cail_val_o[1]   ; Missing location assignment   ;
; cail_val_o[2]   ; Missing location assignment   ;
; cail_val_o[3]   ; Missing location assignment   ;
; cail_val_o[4]   ; Missing location assignment   ;
; cail_val_o[5]   ; Missing location assignment   ;
; cail_val_o[6]   ; Missing location assignment   ;
; cail_val_o[7]   ; Missing location assignment   ;
; cail_val_o[8]   ; Missing location assignment   ;
; cail_val_o[9]   ; Missing location assignment   ;
; cail_val_o[10]  ; Missing location assignment   ;
; cail_val_o[11]  ; Missing location assignment   ;
; cail_val_o[12]  ; Missing location assignment   ;
; cail_val_o[13]  ; Missing location assignment   ;
; cail_val_o[14]  ; Missing location assignment   ;
; cail_val_o[15]  ; Missing location assignment   ;
; cail_val_o[16]  ; Missing location assignment   ;
; cail_val_o[17]  ; Missing location assignment   ;
; cail_val_o[18]  ; Missing location assignment   ;
; cail_val_o[19]  ; Missing location assignment   ;
; cail_val_o[20]  ; Missing location assignment   ;
; cail_val_o[21]  ; Missing location assignment   ;
; cail_val_o[22]  ; Missing location assignment   ;
; cail_val_o[23]  ; Missing location assignment   ;
; cail_val_o[24]  ; Missing location assignment   ;
; cail_val_o[25]  ; Missing location assignment   ;
; cail_val_o[26]  ; Missing location assignment   ;
; cail_val_o[27]  ; Missing location assignment   ;
; cail_val_o[28]  ; Missing location assignment   ;
; cail_val_o[29]  ; Missing location assignment   ;
; cail_val_o[30]  ; Missing location assignment   ;
; cail_val_o[31]  ; Missing location assignment   ;
; data_len[15]    ; Missing location assignment   ;
; data_len[14]    ; Missing location assignment   ;
; data_len[13]    ; Missing location assignment   ;
; data_len[12]    ; Missing location assignment   ;
; data_len[11]    ; Missing location assignment   ;
; data_len[10]    ; Missing location assignment   ;
; data_len[9]     ; Missing location assignment   ;
; data_len[8]     ; Missing location assignment   ;
; data_len[7]     ; Missing location assignment   ;
; data_len[6]     ; Missing location assignment   ;
; data_len[5]     ; Missing location assignment   ;
; data_len[4]     ; Missing location assignment   ;
; data_len[3]     ; Missing location assignment   ;
; data_len[2]     ; Missing location assignment   ;
; data_len[1]     ; Missing location assignment   ;
; data_len[0]     ; Missing location assignment   ;
; cail_en         ; Missing location assignment   ;
; cail_mult_i[23] ; Missing location assignment   ;
; cail_mult_i[24] ; Missing location assignment   ;
; cail_mult_i[25] ; Missing location assignment   ;
; cail_mult_i[26] ; Missing location assignment   ;
; cail_mult_i[27] ; Missing location assignment   ;
; cail_mult_i[28] ; Missing location assignment   ;
; cail_mult_i[29] ; Missing location assignment   ;
; cail_mult_i[30] ; Missing location assignment   ;
; cail_mult_i[0]  ; Missing location assignment   ;
; cail_mult_i[1]  ; Missing location assignment   ;
; cail_mult_i[2]  ; Missing location assignment   ;
; cail_mult_i[3]  ; Missing location assignment   ;
; cail_mult_i[4]  ; Missing location assignment   ;
; cail_mult_i[5]  ; Missing location assignment   ;
; cail_mult_i[6]  ; Missing location assignment   ;
; cail_mult_i[7]  ; Missing location assignment   ;
; cail_mult_i[8]  ; Missing location assignment   ;
; cail_mult_i[9]  ; Missing location assignment   ;
; cail_mult_i[10] ; Missing location assignment   ;
; cail_mult_i[11] ; Missing location assignment   ;
; cail_mult_i[12] ; Missing location assignment   ;
; cail_mult_i[13] ; Missing location assignment   ;
; cail_mult_i[14] ; Missing location assignment   ;
; cail_mult_i[15] ; Missing location assignment   ;
; cail_mult_i[16] ; Missing location assignment   ;
; cail_mult_i[17] ; Missing location assignment   ;
; cail_mult_i[18] ; Missing location assignment   ;
; cail_mult_i[19] ; Missing location assignment   ;
; cail_mult_i[20] ; Missing location assignment   ;
; cail_mult_i[21] ; Missing location assignment   ;
; cail_mult_i[22] ; Missing location assignment   ;
; cail_mult_i[31] ; Missing location assignment   ;
; cail_sub_i[30]  ; Missing location assignment   ;
; cail_sub_i[29]  ; Missing location assignment   ;
; cail_sub_i[28]  ; Missing location assignment   ;
; cail_sub_i[27]  ; Missing location assignment   ;
; cail_sub_i[26]  ; Missing location assignment   ;
; cail_sub_i[25]  ; Missing location assignment   ;
; cail_sub_i[24]  ; Missing location assignment   ;
; cail_sub_i[23]  ; Missing location assignment   ;
; cail_sub_i[15]  ; Missing location assignment   ;
; cail_sub_i[8]   ; Missing location assignment   ;
; cail_sub_i[9]   ; Missing location assignment   ;
; cail_sub_i[10]  ; Missing location assignment   ;
; cail_sub_i[11]  ; Missing location assignment   ;
; cail_sub_i[12]  ; Missing location assignment   ;
; cail_sub_i[13]  ; Missing location assignment   ;
; cail_sub_i[14]  ; Missing location assignment   ;
; cail_sub_i[3]   ; Missing location assignment   ;
; cail_sub_i[2]   ; Missing location assignment   ;
; cail_sub_i[0]   ; Missing location assignment   ;
; cail_sub_i[1]   ; Missing location assignment   ;
; cail_sub_i[4]   ; Missing location assignment   ;
; cail_sub_i[5]   ; Missing location assignment   ;
; cail_sub_i[6]   ; Missing location assignment   ;
; cail_sub_i[7]   ; Missing location assignment   ;
; cail_sub_i[16]  ; Missing location assignment   ;
; cail_sub_i[17]  ; Missing location assignment   ;
; cail_sub_i[18]  ; Missing location assignment   ;
; cail_sub_i[19]  ; Missing location assignment   ;
; cail_sub_i[20]  ; Missing location assignment   ;
; cail_sub_i[21]  ; Missing location assignment   ;
; cail_sub_i[22]  ; Missing location assignment   ;
; cail_sub_i[31]  ; Missing location assignment   ;
; short_data[9]   ; Missing location assignment   ;
; short_data[8]   ; Missing location assignment   ;
; short_data[7]   ; Missing location assignment   ;
; short_data[6]   ; Missing location assignment   ;
; short_data[5]   ; Missing location assignment   ;
; short_data[4]   ; Missing location assignment   ;
; short_data[3]   ; Missing location assignment   ;
; short_data[2]   ; Missing location assignment   ;
; short_data[1]   ; Missing location assignment   ;
; short_data[0]   ; Missing location assignment   ;
; short_data[15]  ; Missing location assignment   ;
; short_data[10]  ; Missing location assignment   ;
; short_data[13]  ; Missing location assignment   ;
; short_data[12]  ; Missing location assignment   ;
; short_data[11]  ; Missing location assignment   ;
; short_data[14]  ; Missing location assignment   ;
+-----------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                            ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |data_cail                                                                                                                              ; 2643 (61)   ; 1819 (18)                 ; 0 (0)         ; 204905      ; 27   ; 7            ; 1       ; 3         ; 132  ; 0            ; 824 (43)     ; 714 (0)           ; 1105 (18)        ; |data_cail                                                                                                                                                                                                                                                                                                                                            ; data_cail                              ; work         ;
;    |float_sub:float_sub|                                                                                                                ; 808 (0)     ; 335 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 473 (0)      ; 21 (0)            ; 314 (0)          ; |data_cail|float_sub:float_sub                                                                                                                                                                                                                                                                                                                        ; float_sub                              ; work         ;
;       |float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|                                                               ; 808 (343)   ; 335 (218)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 473 (133)    ; 21 (21)           ; 314 (161)        ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component                                                                                                                                                                                                                                                      ; float_sub_altfp_add_sub_66j            ; work         ;
;          |float_sub_altbarrel_shift_35e:lbarrel_shift|                                                                                  ; 111 (111)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 49 (49)          ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_35e:lbarrel_shift                                                                                                                                                                                                          ; float_sub_altbarrel_shift_35e          ; work         ;
;          |float_sub_altbarrel_shift_olb:rbarrel_shift|                                                                                  ; 120 (120)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 120 (120)    ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift                                                                                                                                                                                                          ; float_sub_altbarrel_shift_olb          ; work         ;
;          |float_sub_altpriority_encoder_e48:trailing_zeros_cnt|                                                                         ; 30 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (15)      ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                 ; float_sub_altpriority_encoder_e48      ; work         ;
;             |float_sub_altpriority_encoder_f48:altpriority_encoder22|                                                                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22                                                                                                                                         ; float_sub_altpriority_encoder_f48      ; work         ;
;                |float_sub_altpriority_encoder_vh8:altpriority_encoder29|                                                                ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_vh8:altpriority_encoder29                                                                                 ; float_sub_altpriority_encoder_vh8      ; work         ;
;                   |float_sub_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_vh8:altpriority_encoder29|float_sub_altpriority_encoder_qh8:altpriority_encoder25                         ; float_sub_altpriority_encoder_qh8      ; work         ;
;             |float_sub_altpriority_encoder_fj8:altpriority_encoder21|                                                                   ; 12 (8)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (8)       ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                         ; float_sub_altpriority_encoder_fj8      ; work         ;
;                |float_sub_altpriority_encoder_vh8:altpriority_encoder23|                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|float_sub_altpriority_encoder_vh8:altpriority_encoder23                                                                                 ; float_sub_altpriority_encoder_vh8      ; work         ;
;                |float_sub_altpriority_encoder_vh8:altpriority_encoder24|                                                                ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|float_sub_altpriority_encoder_vh8:altpriority_encoder24                                                                                 ; float_sub_altpriority_encoder_vh8      ; work         ;
;                   |float_sub_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|float_sub_altpriority_encoder_vh8:altpriority_encoder24|float_sub_altpriority_encoder_qh8:altpriority_encoder25                         ; float_sub_altpriority_encoder_qh8      ; work         ;
;          |float_sub_altpriority_encoder_qb6:leading_zeroes_cnt|                                                                         ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 1 (1)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                 ; float_sub_altpriority_encoder_qb6      ; work         ;
;          |lpm_add_sub:add_sub1|                                                                                                         ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                 ; lpm_add_sub                            ; work         ;
;             |add_sub_a0f:auto_generated|                                                                                                ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_a0f:auto_generated                                                                                                                                                                                                      ; add_sub_a0f                            ; work         ;
;          |lpm_add_sub:add_sub2|                                                                                                         ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                 ; lpm_add_sub                            ; work         ;
;             |add_sub_a0f:auto_generated|                                                                                                ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub2|add_sub_a0f:auto_generated                                                                                                                                                                                                      ; add_sub_a0f                            ; work         ;
;          |lpm_add_sub:add_sub3|                                                                                                         ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                 ; lpm_add_sub                            ; work         ;
;             |add_sub_70f:auto_generated|                                                                                                ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub3|add_sub_70f:auto_generated                                                                                                                                                                                                      ; add_sub_70f                            ; work         ;
;          |lpm_add_sub:add_sub4|                                                                                                         ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                 ; lpm_add_sub                            ; work         ;
;             |add_sub_9ve:auto_generated|                                                                                                ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub4|add_sub_9ve:auto_generated                                                                                                                                                                                                      ; add_sub_9ve                            ; work         ;
;          |lpm_add_sub:add_sub5|                                                                                                         ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                 ; lpm_add_sub                            ; work         ;
;             |add_sub_kpj:auto_generated|                                                                                                ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated                                                                                                                                                                                                      ; add_sub_kpj                            ; work         ;
;          |lpm_add_sub:add_sub6|                                                                                                         ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                 ; lpm_add_sub                            ; work         ;
;             |add_sub_9ve:auto_generated|                                                                                                ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub6|add_sub_9ve:auto_generated                                                                                                                                                                                                      ; add_sub_9ve                            ; work         ;
;          |lpm_add_sub:man_2comp_res_lower|                                                                                              ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 15 (0)           ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                      ; lpm_add_sub                            ; work         ;
;             |add_sub_kij:auto_generated|                                                                                                ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 15 (15)          ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_lower|add_sub_kij:auto_generated                                                                                                                                                                                           ; add_sub_kij                            ; work         ;
;          |lpm_add_sub:man_2comp_res_upper0|                                                                                             ; 25 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 14 (0)           ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                     ; lpm_add_sub                            ; work         ;
;             |add_sub_p3j:auto_generated|                                                                                                ; 25 (25)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 14 (14)          ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_p3j:auto_generated                                                                                                                                                                                          ; add_sub_p3j                            ; work         ;
;          |lpm_add_sub:man_2comp_res_upper1|                                                                                             ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                     ; lpm_add_sub                            ; work         ;
;             |add_sub_p3j:auto_generated|                                                                                                ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_p3j:auto_generated                                                                                                                                                                                          ; add_sub_p3j                            ; work         ;
;          |lpm_add_sub:man_add_sub_lower|                                                                                                ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 15 (0)           ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                        ; lpm_add_sub                            ; work         ;
;             |add_sub_kij:auto_generated|                                                                                                ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 15 (15)          ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_lower|add_sub_kij:auto_generated                                                                                                                                                                                             ; add_sub_kij                            ; work         ;
;          |lpm_add_sub:man_add_sub_upper0|                                                                                               ; 26 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 14 (0)           ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                       ; lpm_add_sub                            ; work         ;
;             |add_sub_p3j:auto_generated|                                                                                                ; 26 (26)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 14 (14)          ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper0|add_sub_p3j:auto_generated                                                                                                                                                                                            ; add_sub_p3j                            ; work         ;
;          |lpm_add_sub:man_add_sub_upper1|                                                                                               ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                       ; lpm_add_sub                            ; work         ;
;             |add_sub_p3j:auto_generated|                                                                                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper1|add_sub_p3j:auto_generated                                                                                                                                                                                            ; add_sub_p3j                            ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                                   ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                           ; lpm_add_sub                            ; work         ;
;             |add_sub_fff:auto_generated|                                                                                                ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_fff:auto_generated                                                                                                                                                                                ; add_sub_fff                            ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                                  ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                          ; lpm_add_sub                            ; work         ;
;             |add_sub_onf:auto_generated|                                                                                                ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_onf:auto_generated                                                                                                                                                                               ; add_sub_onf                            ; work         ;
;          |lpm_compare:trailing_zeros_limit_comparator|                                                                                  ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                          ; lpm_compare                            ; work         ;
;             |cmpr_seg:auto_generated|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |data_cail|float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_seg:auto_generated                                                                                                                                                                                  ; cmpr_seg                               ; work         ;
;    |mult:mult|                                                                                                                          ; 270 (0)     ; 212 (0)                   ; 0 (0)         ; 87          ; 1    ; 7            ; 1       ; 3         ; 0    ; 0            ; 56 (0)       ; 42 (0)            ; 172 (0)          ; |data_cail|mult:mult                                                                                                                                                                                                                                                                                                                                  ; mult                                   ; work         ;
;       |mult_altfp_mult_trn:mult_altfp_mult_trn_component|                                                                               ; 270 (154)   ; 212 (126)                 ; 0 (0)         ; 87          ; 1    ; 7            ; 1       ; 3         ; 0    ; 0            ; 56 (39)      ; 42 (12)           ; 172 (108)        ; |data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component                                                                                                                                                                                                                                                                                ; mult_altfp_mult_trn                    ; work         ;
;          |altshift_taps:input_is_infinity_dffe_0_rtl_0|                                                                                 ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 87          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 1 (0)             ; 4 (0)            ; |data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0                                                                                                                                                                                                                                   ; altshift_taps                          ; work         ;
;             |shift_taps_g6m:auto_generated|                                                                                             ; 8 (3)       ; 4 (2)                     ; 0 (0)         ; 87          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 1 (1)             ; 4 (2)            ; |data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_g6m:auto_generated                                                                                                                                                                                                     ; shift_taps_g6m                         ; work         ;
;                |altsyncram_bl31:altsyncram4|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 87          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4                                                                                                                                                                         ; altsyncram_bl31                        ; work         ;
;                |cntr_6pf:cntr1|                                                                                                         ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_g6m:auto_generated|cntr_6pf:cntr1                                                                                                                                                                                      ; cntr_6pf                               ; work         ;
;          |lpm_add_sub:exp_add_adder|                                                                                                    ; 11 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 9 (0)            ; |data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                      ; lpm_add_sub                            ; work         ;
;             |add_sub_oge:auto_generated|                                                                                                ; 11 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; |data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_oge:auto_generated                                                                                                                                                                                                                           ; add_sub_oge                            ; work         ;
;          |lpm_add_sub:exp_adj_adder|                                                                                                    ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                      ; lpm_add_sub                            ; work         ;
;             |add_sub_2sa:auto_generated|                                                                                                ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_2sa:auto_generated                                                                                                                                                                                                                           ; add_sub_2sa                            ; work         ;
;          |lpm_mult:man_product2_mult|                                                                                                   ; 87 (0)      ; 73 (0)                    ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 14 (0)       ; 27 (0)            ; 46 (0)           ; |data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                     ; lpm_mult                               ; work         ;
;             |mult_5ks:auto_generated|                                                                                                   ; 87 (87)     ; 73 (73)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 14 (14)      ; 27 (27)           ; 46 (46)          ; |data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated                                                                                                                                                                                                                             ; mult_5ks                               ; work         ;
;    |short_to_float:short_to_float|                                                                                                      ; 91 (0)      ; 52 (0)                    ; 0 (0)         ; 18          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 14 (0)            ; 38 (0)           ; |data_cail|short_to_float:short_to_float                                                                                                                                                                                                                                                                                                              ; short_to_float                         ; work         ;
;       |short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|                                                     ; 91 (40)     ; 52 (35)                   ; 0 (0)         ; 18          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (5)       ; 14 (14)           ; 38 (14)          ; |data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component                                                                                                                                                                                                                                  ; short_to_float_altfp_convert_p1n       ; work         ;
;          |altshift_taps:exponent_bus_pre_reg3_rtl_0|                                                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 18          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|altshift_taps:exponent_bus_pre_reg3_rtl_0                                                                                                                                                                                        ; altshift_taps                          ; work         ;
;             |shift_taps_v4m:auto_generated|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 18          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_v4m:auto_generated                                                                                                                                                          ; shift_taps_v4m                         ; work         ;
;                |altsyncram_2b81:altsyncram2|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_v4m:auto_generated|altsyncram_2b81:altsyncram2                                                                                                                              ; altsyncram_2b81                        ; work         ;
;                |cntr_4pf:cntr1|                                                                                                         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_v4m:auto_generated|cntr_4pf:cntr1                                                                                                                                           ; cntr_4pf                               ; work         ;
;          |lpm_add_sub:add_sub3|                                                                                                         ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3                                                                                                                                                                                                             ; lpm_add_sub                            ; work         ;
;             |add_sub_q0f:auto_generated|                                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3|add_sub_q0f:auto_generated                                                                                                                                                                                  ; add_sub_q0f                            ; work         ;
;          |lpm_compare:cmpr4|                                                                                                            ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4                                                                                                                                                                                                                ; lpm_compare                            ; work         ;
;             |cmpr_6mg:auto_generated|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4|cmpr_6mg:auto_generated                                                                                                                                                                                        ; cmpr_6mg                               ; work         ;
;          |short_to_float_altbarrel_shift_uvf:altbarrel_shift5|                                                                          ; 38 (38)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 18 (18)          ; |data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5                                                                                                                                                                              ; short_to_float_altbarrel_shift_uvf     ; work         ;
;          |short_to_float_altpriority_encoder_rb6:altpriority_encoder2|                                                                  ; 17 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (8)       ; 0 (0)             ; 5 (4)            ; |data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2                                                                                                                                                                      ; short_to_float_altpriority_encoder_rb6 ; work         ;
;             |short_to_float_altpriority_encoder_be8:altpriority_encoder7|                                                               ; 5 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 1 (1)            ; |data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7                                                                                                          ; short_to_float_altpriority_encoder_be8 ; work         ;
;                |short_to_float_altpriority_encoder_6e8:altpriority_encoder15|                                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7|short_to_float_altpriority_encoder_6e8:altpriority_encoder15                                             ; short_to_float_altpriority_encoder_6e8 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 151 (1)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (1)       ; 22 (0)            ; 69 (0)           ; |data_cail|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 150 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 22 (0)            ; 69 (0)           ; |data_cail|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input            ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 150 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 22 (0)            ; 69 (0)           ; |data_cail|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 150 (6)     ; 91 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (1)       ; 22 (2)            ; 69 (0)           ; |data_cail|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 147 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 20 (0)            ; 69 (0)           ; |data_cail|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric      ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 147 (106)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (45)      ; 20 (20)           ; 69 (43)          ; |data_cail|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |data_cail|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |data_cail|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                         ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1264 (99)   ; 1111 (98)                 ; 0 (0)         ; 204800      ; 25   ; 0            ; 0       ; 0         ; 0    ; 0            ; 153 (1)      ; 615 (98)          ; 496 (1)          ; |data_cail|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                          ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1165 (0)    ; 1013 (0)                  ; 0 (0)         ; 204800      ; 25   ; 0            ; 0       ; 0         ; 0    ; 0            ; 152 (0)      ; 517 (0)           ; 496 (0)          ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                     ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1165 (311)  ; 1013 (280)                ; 0 (0)         ; 204800      ; 25   ; 0            ; 0       ; 0         ; 0    ; 0            ; 152 (31)     ; 517 (226)         ; 496 (56)         ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                    ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 78 (76)     ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 51 (51)           ; 25 (0)           ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                               ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                             ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                             ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                                ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 204800      ; 25   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                             ; work         ;
;                |altsyncram_8b24:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 204800      ; 25   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8b24:auto_generated                                                                                                                                                 ; altsyncram_8b24                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                           ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 17 (17)          ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                           ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                          ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 113 (113)   ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 15 (15)           ; 54 (54)          ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 445 (5)     ; 412 (4)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (1)       ; 212 (2)           ; 200 (1)          ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                        ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                  ; lpm_shiftreg                           ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                                                        ; 49 (49)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 48 (48)           ; 1 (1)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                                                    ; lpm_shiftreg                           ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                           ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 245 (0)     ; 245 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 147 (0)           ; 98 (0)           ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 147 (147)   ; 147 (147)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 145 (145)         ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 100 (0)     ; 98 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 98 (0)           ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                              ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 28 (18)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 10 (0)            ; 1 (1)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                           ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                                                        ; 114 (16)    ; 98 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 99 (1)           ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                                                    ; sld_transition_detector                ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                                                     ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:10:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:11:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:12:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:13:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:14:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:15:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:16:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:17:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:18:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:19:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                                                     ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:20:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:21:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:22:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:23:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:24:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:25:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:26:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:27:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:28:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:29:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:2:td|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td                                                                                                     ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:30:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:31:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:32:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:33:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:34:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:35:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:36:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:37:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:38:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:39:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:3:td|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td                                                                                                     ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:40:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:41:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:42:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:43:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:44:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:45:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:46:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:47:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:48:td|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td                                                                                                    ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:4:td|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td                                                                                                     ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:5:td|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td                                                                                                     ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:6:td|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td                                                                                                     ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:7:td|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td                                                                                                     ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:8:td|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td                                                                                                     ; sld_transition_detect                  ; work         ;
;                   |sld_transition_detect:\td:9:td|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td                                                                                                     ; sld_transition_detect                  ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                              ; sld_gap_detector                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 142 (10)    ; 124 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (10)      ; 0 (0)             ; 124 (0)          ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                 ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 6 (0)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                            ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                             ; cntr_hgi                               ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                            ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                            ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                            ; cntr_ggi                               ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                            ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 25 (25)          ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                           ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 50 (50)          ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                           ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 25 (25)          ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                           ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |data_cail|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                             ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; valid           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[8]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[9]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[10]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[11]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[12]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[13]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[14]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[15]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[16]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[17]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[18]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[19]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[20]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[21]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[22]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[23]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[24]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[25]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[26]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[27]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[28]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[29]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[30]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cail_val_o[31]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_len[15]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_len[14]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_len[13]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_len[12]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_len[11]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_len[10]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_len[9]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_len[8]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_len[7]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_len[6]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_len[5]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_len[4]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_len[3]     ; Input    ; (6) 1314 ps   ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_len[2]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_len[1]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_len[0]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk             ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_n           ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cail_en         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_mult_i[23] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[24] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[25] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_mult_i[26] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[27] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[28] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[29] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_mult_i[30] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[3]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_mult_i[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[5]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[6]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[8]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[9]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_mult_i[10] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_mult_i[11] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[12] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_mult_i[13] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_mult_i[14] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[15] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_mult_i[16] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[17] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_mult_i[18] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_mult_i[19] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[20] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[21] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[22] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_mult_i[31] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[30]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_sub_i[29]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[28]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[27]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[26]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_sub_i[25]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[24]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[23]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[15]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[8]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_sub_i[9]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[10]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_sub_i[11]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_sub_i[12]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[13]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_sub_i[14]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[2]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[0]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_sub_i[1]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cail_sub_i[4]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[5]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[6]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[7]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[16]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[17]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[18]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cail_sub_i[19]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[20]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cail_sub_i[21]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cail_sub_i[22]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cail_sub_i[31]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; short_data[9]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; short_data[8]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; short_data[7]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; short_data[6]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; short_data[5]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; short_data[4]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; short_data[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; short_data[2]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; short_data[1]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; short_data[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; short_data[15]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; short_data[10]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; short_data[13]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; short_data[12]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; short_data[11]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; short_data[14]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                              ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; data_len[15]                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - max_len[15]~22                                                                                                                                                                                                                                                                                                            ; 1                 ; 6       ;
; data_len[14]                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - max_len[14]~20                                                                                                                                                                                                                                                                                                            ; 1                 ; 6       ;
; data_len[13]                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - max_len[13]~18                                                                                                                                                                                                                                                                                                            ; 0                 ; 6       ;
; data_len[12]                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - max_len[12]~16                                                                                                                                                                                                                                                                                                            ; 0                 ; 6       ;
; data_len[11]                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - max_len[11]~14                                                                                                                                                                                                                                                                                                            ; 0                 ; 6       ;
; data_len[10]                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - max_len[10]~12                                                                                                                                                                                                                                                                                                            ; 1                 ; 6       ;
; data_len[9]                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - max_len[9]~10                                                                                                                                                                                                                                                                                                             ; 0                 ; 6       ;
; data_len[8]                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - max_len[8]~8                                                                                                                                                                                                                                                                                                              ; 0                 ; 6       ;
; data_len[7]                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - max_len[7]~6                                                                                                                                                                                                                                                                                                              ; 1                 ; 6       ;
; data_len[6]                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - max_len[6]~4                                                                                                                                                                                                                                                                                                              ; 0                 ; 6       ;
; data_len[5]                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - max_len[5]~2                                                                                                                                                                                                                                                                                                              ; 1                 ; 6       ;
; data_len[4]                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - max_len[4]~0                                                                                                                                                                                                                                                                                                              ; 0                 ; 6       ;
; data_len[3]                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - LessThan1~7                                                                                                                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - Equal0~1                                                                                                                                                                                                                                                                                                                  ; 0                 ; 6       ;
; data_len[2]                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - LessThan1~5                                                                                                                                                                                                                                                                                                               ; 0                 ; 6       ;
;      - Equal0~1                                                                                                                                                                                                                                                                                                                  ; 0                 ; 6       ;
; data_len[1]                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - LessThan1~3                                                                                                                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - Equal0~0                                                                                                                                                                                                                                                                                                                  ; 1                 ; 6       ;
; data_len[0]                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - LessThan1~1                                                                                                                                                                                                                                                                                                               ; 0                 ; 6       ;
;      - Equal0~0                                                                                                                                                                                                                                                                                                                  ; 0                 ; 6       ;
; clk                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; rst_n                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; cail_en                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cail_state~0                                                                                                                                                                                                                                                                                                              ; 1                 ; 6       ;
; cail_mult_i[23]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_oge:auto_generated|pipeline_dffe[0]~9                                                                                                                                                                                       ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_all_one[7]~0                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_not_zero[7]~0                                                                                                                                                                                                                                       ; 0                 ; 6       ;
; cail_mult_i[24]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_oge:auto_generated|pipeline_dffe[1]~11                                                                                                                                                                                      ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_all_one[7]~0                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_not_zero[7]~0                                                                                                                                                                                                                                       ; 0                 ; 6       ;
; cail_mult_i[25]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_oge:auto_generated|pipeline_dffe[2]~13                                                                                                                                                                                      ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_all_one[7]~0                                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_not_zero[7]~0                                                                                                                                                                                                                                       ; 1                 ; 6       ;
; cail_mult_i[26]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_oge:auto_generated|pipeline_dffe[3]~15                                                                                                                                                                                      ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_all_one[7]~0                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_not_zero[7]~0                                                                                                                                                                                                                                       ; 0                 ; 6       ;
; cail_mult_i[27]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_oge:auto_generated|pipeline_dffe[4]~17                                                                                                                                                                                      ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_all_one[7]~1                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_not_zero[7]~1                                                                                                                                                                                                                                       ; 0                 ; 6       ;
; cail_mult_i[28]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_oge:auto_generated|pipeline_dffe[5]~19                                                                                                                                                                                      ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_all_one[7]~1                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_not_zero[7]~1                                                                                                                                                                                                                                       ; 0                 ; 6       ;
; cail_mult_i[29]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_oge:auto_generated|pipeline_dffe[6]~21                                                                                                                                                                                      ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_all_one[7]~1                                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_not_zero[7]~1                                                                                                                                                                                                                                       ; 1                 ; 6       ;
; cail_mult_i[30]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_oge:auto_generated|pipeline_dffe[7]~23                                                                                                                                                                                      ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_all_one[7]~1                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_exp_not_zero[7]~1                                                                                                                                                                                                                                       ; 0                 ; 6       ;
; cail_mult_i[0]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[10]~0                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                                                                                                                                                                  ; 0                 ; 6       ;
; cail_mult_i[1]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[10]~0                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                                                                                                                                                                  ; 0                 ; 6       ;
; cail_mult_i[2]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[10]~0                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                                                                                                                                                                  ; 0                 ; 6       ;
; cail_mult_i[3]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[10]~0                                                                                                                                                                                                                                      ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                                                                                                                                                                  ; 1                 ; 6       ;
; cail_mult_i[4]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[10]~1                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                                                                                                                                                                  ; 0                 ; 6       ;
; cail_mult_i[5]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[10]~1                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                                                                                                                                                                  ; 0                 ; 6       ;
; cail_mult_i[6]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[10]~1                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                                                                                                                                                                  ; 0                 ; 6       ;
; cail_mult_i[7]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[10]~1                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                                                                                                                                                                  ; 0                 ; 6       ;
; cail_mult_i[8]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[10]~2                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                                                                                                                                                                  ; 0                 ; 6       ;
; cail_mult_i[9]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[10]~2                                                                                                                                                                                                                                      ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                                                                                                                                                                  ; 1                 ; 6       ;
; cail_mult_i[10]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[10]~2                                                                                                                                                                                                                                      ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                                                                                                                                                                  ; 1                 ; 6       ;
; cail_mult_i[11]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[22]~4                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                                                                                                                                                                  ; 0                 ; 6       ;
; cail_mult_i[12]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[22]~4                                                                                                                                                                                                                                      ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                                                                                                                                                                  ; 1                 ; 6       ;
; cail_mult_i[13]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[22]~4                                                                                                                                                                                                                                      ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                                                                                                                                                                  ; 1                 ; 6       ;
; cail_mult_i[14]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[22]~4                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                                                                                                                                                                  ; 0                 ; 6       ;
; cail_mult_i[15]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[22]~5                                                                                                                                                                                                                                      ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                                                                                                                                                                  ; 1                 ; 6       ;
; cail_mult_i[16]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[22]~5                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                                                                                                                                                                  ; 0                 ; 6       ;
; cail_mult_i[17]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[22]~5                                                                                                                                                                                                                                      ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                                                                                                                                                                  ; 1                 ; 6       ;
; cail_mult_i[18]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult7                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[22]~5                                                                                                                                                                                                                                      ; 1                 ; 6       ;
; cail_mult_i[19]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult7                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[22]~6                                                                                                                                                                                                                                      ; 0                 ; 6       ;
; cail_mult_i[20]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult7                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[22]~6                                                                                                                                                                                                                                      ; 0                 ; 6       ;
; cail_mult_i[21]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult7                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[22]~6                                                                                                                                                                                                                                      ; 0                 ; 6       ;
; cail_mult_i[22]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult7                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|datab_man_not_zero[22]~6                                                                                                                                                                                                                                      ; 0                 ; 6       ;
; cail_mult_i[31]                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|sign_node_ff0~0                                                                                                                                                                                                                                               ; 0                 ; 6       ;
; cail_sub_i[30]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_a0f:auto_generated|result[7]~14                                                                                                                                                                        ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub2|add_sub_a0f:auto_generated|op_1~14                                                                                                                                                                             ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|data_exp_dffe1_wi[7]~0                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|exp_b_not_zero_w[7]~1                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|exp_b_all_one_w[7]~1                                                                                                                                                                                                                ; 1                 ; 6       ;
; cail_sub_i[29]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_a0f:auto_generated|result[6]~12                                                                                                                                                                        ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub2|add_sub_a0f:auto_generated|op_1~12                                                                                                                                                                             ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|data_exp_dffe1_wi[6]~1                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|exp_b_not_zero_w[7]~1                                                                                                                                                                                                               ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|exp_b_all_one_w[7]~1                                                                                                                                                                                                                ; 0                 ; 6       ;
; cail_sub_i[28]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_a0f:auto_generated|result[5]~10                                                                                                                                                                        ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub2|add_sub_a0f:auto_generated|op_1~10                                                                                                                                                                             ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|data_exp_dffe1_wi[5]~2                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|exp_b_not_zero_w[7]~1                                                                                                                                                                                                               ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|exp_b_all_one_w[7]~1                                                                                                                                                                                                                ; 0                 ; 6       ;
; cail_sub_i[27]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_a0f:auto_generated|result[4]~8                                                                                                                                                                         ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub2|add_sub_a0f:auto_generated|op_1~8                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|data_exp_dffe1_wi[4]~3                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|exp_b_not_zero_w[7]~1                                                                                                                                                                                                               ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|exp_b_all_one_w[7]~1                                                                                                                                                                                                                ; 0                 ; 6       ;
; cail_sub_i[26]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_a0f:auto_generated|result[3]~6                                                                                                                                                                         ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub2|add_sub_a0f:auto_generated|op_1~6                                                                                                                                                                              ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|data_exp_dffe1_wi[3]~4                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|exp_b_not_zero_w[7]~0                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|exp_b_all_one_w[7]~0                                                                                                                                                                                                                ; 1                 ; 6       ;
; cail_sub_i[25]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_a0f:auto_generated|result[2]~4                                                                                                                                                                         ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub2|add_sub_a0f:auto_generated|op_1~4                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|data_exp_dffe1_wi[2]~5                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|exp_b_not_zero_w[7]~0                                                                                                                                                                                                               ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|exp_b_all_one_w[7]~0                                                                                                                                                                                                                ; 0                 ; 6       ;
; cail_sub_i[24]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_a0f:auto_generated|result[1]~2                                                                                                                                                                         ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub2|add_sub_a0f:auto_generated|op_1~2                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|data_exp_dffe1_wi[1]~6                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|exp_b_not_zero_w[7]~0                                                                                                                                                                                                               ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|exp_b_all_one_w[7]~0                                                                                                                                                                                                                ; 0                 ; 6       ;
; cail_sub_i[23]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_a0f:auto_generated|result[0]~0                                                                                                                                                                         ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub2|add_sub_a0f:auto_generated|op_1~0                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|data_exp_dffe1_wi[0]~7                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|exp_b_not_zero_w[7]~0                                                                                                                                                                                                               ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|exp_b_all_one_w[7]~0                                                                                                                                                                                                                ; 0                 ; 6       ;
; cail_sub_i[15]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~1                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_smaller_dffe13_wo[15]~9                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|datab_man_dffe1_wi[17]~13                                                                                                                                                                                                           ; 0                 ; 6       ;
; cail_sub_i[8]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~0                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_smaller_w~1                                                                                                                                                                                                                     ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[9]~28                                                                                                                                                                            ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|datab_man_dffe1_wi[10]~20                                                                                                                                                                                                           ; 1                 ; 6       ;
; cail_sub_i[9]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~0                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_smaller_dffe13_wo[9]~22                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|datab_man_dffe1_wi[11]~19                                                                                                                                                                                                           ; 0                 ; 6       ;
; cail_sub_i[10]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~0                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_smaller_dffe13_wo[10]~17                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|datab_man_dffe1_wi[12]~18                                                                                                                                                                                                           ; 1                 ; 6       ;
; cail_sub_i[11]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~0                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_smaller_dffe13_wo[11]~19                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|datab_man_dffe1_wi[13]~17                                                                                                                                                                                                           ; 1                 ; 6       ;
; cail_sub_i[12]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~1                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_smaller_dffe13_wo[12]~16                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|datab_man_dffe1_wi[14]~16                                                                                                                                                                                                           ; 0                 ; 6       ;
; cail_sub_i[13]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~1                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_smaller_dffe13_wo[13]~10                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|datab_man_dffe1_wi[15]~15                                                                                                                                                                                                           ; 1                 ; 6       ;
; cail_sub_i[14]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~1                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_smaller_dffe13_wo[14]~13                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|datab_man_dffe1_wi[16]~14                                                                                                                                                                                                           ; 0                 ; 6       ;
; cail_sub_i[3]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~2                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[54]~10                                                                                                                                                                           ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[31]~33                                                                                                                                                                           ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|q[1]~8                                                                                                                                                                         ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|q[0]~1                                                                                                                 ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|datab_man_dffe1_wi[5]~23                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[55]~73                                                                                                                                                                           ; 0                 ; 6       ;
; cail_sub_i[2]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~2                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[54]~10                                                                                                                                                                           ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[3]~35                                                                                                                                                                            ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[30]~36                                                                                                                                                                           ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|q[1]~8                                                                                                                                                                         ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|q[0]~1                                                                                                                 ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|datab_man_dffe1_wi[4]~24                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[55]~72                                                                                                                                                                           ; 0                 ; 6       ;
; cail_sub_i[0]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~2                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[54]~9                                                                                                                                                                            ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|aligned_datab_man_dffe15_wo[0]                                                                                                                                                                                                      ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[2]~43                                                                                                                                                                            ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|q[1]~9                                                                                                                                                                         ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|q[0]~1                                                                                                                 ; 1                 ; 6       ;
; cail_sub_i[1]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~2                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[54]~9                                                                                                                                                                            ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[3]~35                                                                                                                                                                            ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[2]~43                                                                                                                                                                            ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|q[1]~9                                                                                                                                                                         ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|aligned_datab_man_dffe15_wo[1]                                                                                                                                                                                                      ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|q[0]~1                                                                                                                 ; 1                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[55]~72                                                                                                                                                                           ; 1                 ; 6       ;
; cail_sub_i[4]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~3                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[32]~6                                                                                                                                                                            ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[31]~32                                                                                                                                                                           ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[30]~36                                                                                                                                                                           ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|q[1]~8                                                                                                                                                                         ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|q[0]~2                                                                                                                 ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|datab_man_dffe1_wi[6]~22                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[55]~73                                                                                                                                                                           ; 0                 ; 6       ;
; cail_sub_i[5]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~3                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[32]~6                                                                                                                                                                            ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[31]~33                                                                                                                                                                           ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|q[1]~8                                                                                                                                                                         ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|q[0]~2                                                                                                                 ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[33]~68                                                                                                                                                                           ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|datab_man_dffe1_wi[7]~21                                                                                                                                                                                                            ; 0                 ; 6       ;
; cail_sub_i[6]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~3                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[8]~7                                                                                                                                                                             ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[31]~32                                                                                                                                                                           ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_fj8:altpriority_encoder21|q[0]~2                                                                                                                 ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|aligned_datab_man_dffe15_wo[6]                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[33]~68                                                                                                                                                                           ; 0                 ; 6       ;
; cail_sub_i[7]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~3                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[8]~7                                                                                                                                                                             ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altbarrel_shift_olb:rbarrel_shift|smux_w[9]~28                                                                                                                                                                            ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|aligned_datab_man_dffe15_wo[7]                                                                                                                                                                                                      ; 0                 ; 6       ;
; cail_sub_i[16]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~5                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_smaller_dffe13_wo[16]~31                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_vh8:altpriority_encoder29|float_sub_altpriority_encoder_qh8:altpriority_encoder25|zero~1 ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|datab_man_dffe1_wi[18]~12                                                                                                                                                                                                           ; 0                 ; 6       ;
; cail_sub_i[17]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~5                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_smaller_dffe13_wo[17]~29                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_vh8:altpriority_encoder29|float_sub_altpriority_encoder_qh8:altpriority_encoder25|zero~1 ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|datab_man_dffe1_wi[19]~11                                                                                                                                                                                                           ; 0                 ; 6       ;
; cail_sub_i[18]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; cail_sub_i[19]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~5                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_smaller_dffe13_wo[19]~28                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|float_sub_altpriority_encoder_e48:trailing_zeros_cnt|float_sub_altpriority_encoder_f48:altpriority_encoder22|float_sub_altpriority_encoder_vh8:altpriority_encoder29|float_sub_altpriority_encoder_qh8:altpriority_encoder25|zero~1 ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|datab_man_dffe1_wi[21]~9                                                                                                                                                                                                            ; 0                 ; 6       ;
; cail_sub_i[20]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; cail_sub_i[21]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; cail_sub_i[22]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_b_not_zero_w[22]~6                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_smaller_dffe13_wo[22]~26                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|datab_man_dffe1_wi[24]~6                                                                                                                                                                                                            ; 0                 ; 6       ;
; cail_sub_i[31]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|infinite_output_sign_dffe1_wi~1                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|datab_sign_dffe1~feeder                                                                                                                                                                                                             ; 0                 ; 6       ;
; short_data[9]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[9]                                                                                                                                                                                                ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[9]~30                                                                                                                                                                                             ; 0                 ; 6       ;
; short_data[8]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[8]                                                                                                                                                                                                ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[8]~28                                                                                                                                                                                             ; 0                 ; 6       ;
; short_data[7]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[7]                                                                                                                                                                                                ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[7]~26                                                                                                                                                                                             ; 0                 ; 6       ;
; short_data[6]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[6]                                                                                                                                                                                                ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[6]~24                                                                                                                                                                                             ; 0                 ; 6       ;
; short_data[5]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[5]                                                                                                                                                                                                ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[5]~22                                                                                                                                                                                             ; 0                 ; 6       ;
; short_data[4]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[4]                                                                                                                                                                                                ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[4]~20                                                                                                                                                                                             ; 0                 ; 6       ;
; short_data[3]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[3]                                                                                                                                                                                                ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[3]~18                                                                                                                                                                                             ; 0                 ; 6       ;
; short_data[2]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[2]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[2]~16                                                                                                                                                                                             ; 1                 ; 6       ;
; short_data[1]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[1]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[1]~14                                                                                                                                                                                             ; 1                 ; 6       ;
; short_data[0]                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[0]                                                                                                                                                                                                ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[1]~14                                                                                                                                                                                             ; 0                 ; 6       ;
; short_data[15]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[5]                                                                                                                                                                                                ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[6]                                                                                                                                                                                                ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[3]                                                                                                                                                                                                ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[4]                                                                                                                                                                                                ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[9]                                                                                                                                                                                                ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[10]                                                                                                                                                                                               ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[13]                                                                                                                                                                                               ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[14]                                                                                                                                                                                               ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[11]                                                                                                                                                                                               ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[12]                                                                                                                                                                                               ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[7]                                                                                                                                                                                                ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[8]                                                                                                                                                                                                ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[1]                                                                                                                                                                                                ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[2]                                                                                                                                                                                                ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|sign_int_a_reg1~feeder                                                                                                                                                                                          ; 0                 ; 6       ;
; short_data[10]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[10]                                                                                                                                                                                               ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[10]~32                                                                                                                                                                                            ; 0                 ; 6       ;
; short_data[13]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[13]                                                                                                                                                                                               ; 1                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[13]~38                                                                                                                                                                                            ; 1                 ; 6       ;
; short_data[12]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[12]                                                                                                                                                                                               ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[12]~36                                                                                                                                                                                            ; 0                 ; 6       ;
; short_data[11]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[11]                                                                                                                                                                                               ; 1                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[11]~34                                                                                                                                                                                            ; 1                 ; 6       ;
; short_data[14]                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[14]                                                                                                                                                                                               ; 0                 ; 6       ;
;      - short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|mag_int_a_reg[14]~40                                                                                                                                                                                            ; 0                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 577     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cail_state                                                                                                                                                                                                                                                                                                                                                  ; FF_X23_Y4_N17      ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_E1             ; 1300    ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_a0f:auto_generated|result[8]~16                                                                                                                                                                                                          ; LCCOMB_X7_Y20_N20  ; 75      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_add_sub_res_mag_w2[26]~2                                                                                                                                                                                                                                          ; LCCOMB_X12_Y16_N20 ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; float_sub:float_sub|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                           ; FF_X8_Y10_N19      ; 22      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                                                                                                                                                                                                                                       ; PIN_M16            ; 18      ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; rtl~0                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X10_Y12_N24 ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; short_data[15]                                                                                                                                                                                                                                                                                                                                              ; PIN_A8             ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|priority_encoder_reg[1]                                                                                                                                                                                                                           ; FF_X22_Y19_N3      ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X22_Y11_N21     ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X26_Y11_N18 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X26_Y11_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X22_Y11_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X28_Y11_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X22_Y10_N14 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X22_Y10_N11     ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X22_Y10_N9      ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X23_Y10_N30 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16              ; LCCOMB_X24_Y11_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X25_Y11_N18 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X22_Y11_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~17      ; LCCOMB_X23_Y9_N6   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X24_Y9_N12  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X23_Y9_N16  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X24_Y11_N1      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X24_Y11_N19     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X23_Y12_N17     ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X22_Y11_N1      ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X24_Y11_N20 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X25_Y10_N9      ; 36      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X28_Y11_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X19_Y8_N20  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X19_Y8_N2   ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X14_Y8_N5       ; 28      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X17_Y7_N16  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X22_Y12_N14 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X22_Y12_N0  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X22_Y9_N25      ; 383     ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]~1                                                                                                                                                                                               ; LCCOMB_X23_Y16_N28 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X14_Y8_N14  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]~2                                                                                                                                                                            ; LCCOMB_X12_Y6_N6   ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_1~0                                                                                                                                                                                          ; LCCOMB_X12_Y6_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X21_Y9_N28  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X22_Y9_N6   ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[5]~0                                                         ; LCCOMB_X24_Y10_N30 ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X21_Y9_N0   ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X22_Y9_N28  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X24_Y10_N22 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~8                                                                                                                                                                                                              ; LCCOMB_X19_Y12_N4  ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~9                                                                                                                                                                                                              ; LCCOMB_X19_Y12_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~5                                                                                                                                                                                                         ; LCCOMB_X19_Y12_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X21_Y8_N16  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]~34                                                                                                                                                                                                                           ; LCCOMB_X22_Y12_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X25_Y12_N2  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X19_Y10_N18 ; 223     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y12_N0 ; 577     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; clk                                                                                                                   ; PIN_E1         ; 1300    ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; rst_n                                                                                                                 ; PIN_M16        ; 18      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X22_Y9_N25  ; 383     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                              ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 29           ; 3            ; 29           ; yes                    ; no                      ; yes                    ; yes                     ; 87     ; 3                           ; 29                          ; 3                           ; 29                          ; 87                  ; 1    ; None ; M9K_X15_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_v4m:auto_generated|altsyncram_2b81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 9            ; 2            ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 18     ; 2                           ; 9                           ; 2                           ; 9                           ; 18                  ; 1    ; None ; M9K_X15_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8b24:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 50           ; 4096         ; 50           ; yes                    ; no                      ; yes                    ; no                      ; 204800 ; 4096                        ; 50                          ; 4096                        ; 50                          ; 204800              ; 25   ; None ; M9K_X15_Y7_N0, M9K_X15_Y9_N0, M9K_X15_Y15_N0, M9K_X15_Y5_N0, M9K_X15_Y6_N0, M9K_X15_Y11_N0, M9K_X15_Y13_N0, M9K_X15_Y14_N0, M9K_X27_Y19_N0, M9K_X27_Y15_N0, M9K_X27_Y5_N0, M9K_X27_Y12_N0, M9K_X27_Y20_N0, M9K_X27_Y8_N0, M9K_X27_Y16_N0, M9K_X27_Y11_N0, M9K_X27_Y10_N0, M9K_X27_Y13_N0, M9K_X27_Y17_N0, M9K_X27_Y18_N0, M9K_X15_Y10_N0, M9K_X27_Y9_N0, M9K_X27_Y6_N0, M9K_X27_Y7_N0, M9K_X15_Y12_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 1           ; 2                   ; 46                ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 23                ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 23                ;
; Embedded Multiplier 9-bit elements    ; 7           ; 2                   ; 46                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 4           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                        ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out8     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult7 ;                            ; DSPMULT_X20_Y12_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5 ;                            ; DSPMULT_X20_Y13_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3 ;                            ; DSPMULT_X20_Y15_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y14_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 3,399 / 32,401 ( 10 % ) ;
; C16 interconnects     ; 62 / 1,326 ( 5 % )      ;
; C4 interconnects      ; 1,579 / 21,816 ( 7 % )  ;
; Direct links          ; 577 / 32,401 ( 2 % )    ;
; Global clocks         ; 4 / 10 ( 40 % )         ;
; Local interconnects   ; 1,488 / 10,320 ( 14 % ) ;
; R24 interconnects     ; 58 / 1,289 ( 4 % )      ;
; R4 interconnects      ; 1,974 / 28,186 ( 7 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.96) ; Number of LABs  (Total = 221) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 19                            ;
; 2                                           ; 6                             ;
; 3                                           ; 7                             ;
; 4                                           ; 6                             ;
; 5                                           ; 2                             ;
; 6                                           ; 2                             ;
; 7                                           ; 4                             ;
; 8                                           ; 1                             ;
; 9                                           ; 5                             ;
; 10                                          ; 18                            ;
; 11                                          ; 3                             ;
; 12                                          ; 11                            ;
; 13                                          ; 9                             ;
; 14                                          ; 14                            ;
; 15                                          ; 18                            ;
; 16                                          ; 96                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.54) ; Number of LABs  (Total = 221) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 65                            ;
; 1 Clock                            ; 151                           ;
; 1 Clock enable                     ; 55                            ;
; 1 Sync. clear                      ; 7                             ;
; 1 Sync. load                       ; 13                            ;
; 2 Clock enables                    ; 10                            ;
; 2 Clocks                           ; 39                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.18) ; Number of LABs  (Total = 221) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 11                            ;
; 2                                            ; 10                            ;
; 3                                            ; 2                             ;
; 4                                            ; 3                             ;
; 5                                            ; 2                             ;
; 6                                            ; 7                             ;
; 7                                            ; 2                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 1                             ;
; 11                                           ; 4                             ;
; 12                                           ; 1                             ;
; 13                                           ; 1                             ;
; 14                                           ; 3                             ;
; 15                                           ; 5                             ;
; 16                                           ; 17                            ;
; 17                                           ; 15                            ;
; 18                                           ; 11                            ;
; 19                                           ; 5                             ;
; 20                                           ; 5                             ;
; 21                                           ; 7                             ;
; 22                                           ; 3                             ;
; 23                                           ; 5                             ;
; 24                                           ; 22                            ;
; 25                                           ; 7                             ;
; 26                                           ; 14                            ;
; 27                                           ; 3                             ;
; 28                                           ; 7                             ;
; 29                                           ; 10                            ;
; 30                                           ; 14                            ;
; 31                                           ; 8                             ;
; 32                                           ; 11                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.49) ; Number of LABs  (Total = 221) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 32                            ;
; 2                                               ; 51                            ;
; 3                                               ; 20                            ;
; 4                                               ; 18                            ;
; 5                                               ; 7                             ;
; 6                                               ; 2                             ;
; 7                                               ; 2                             ;
; 8                                               ; 6                             ;
; 9                                               ; 5                             ;
; 10                                              ; 12                            ;
; 11                                              ; 10                            ;
; 12                                              ; 14                            ;
; 13                                              ; 6                             ;
; 14                                              ; 7                             ;
; 15                                              ; 10                            ;
; 16                                              ; 13                            ;
; 17                                              ; 1                             ;
; 18                                              ; 1                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.40) ; Number of LABs  (Total = 221) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 31                            ;
; 3                                            ; 6                             ;
; 4                                            ; 14                            ;
; 5                                            ; 8                             ;
; 6                                            ; 15                            ;
; 7                                            ; 10                            ;
; 8                                            ; 14                            ;
; 9                                            ; 12                            ;
; 10                                           ; 1                             ;
; 11                                           ; 7                             ;
; 12                                           ; 5                             ;
; 13                                           ; 9                             ;
; 14                                           ; 7                             ;
; 15                                           ; 7                             ;
; 16                                           ; 9                             ;
; 17                                           ; 11                            ;
; 18                                           ; 6                             ;
; 19                                           ; 8                             ;
; 20                                           ; 6                             ;
; 21                                           ; 2                             ;
; 22                                           ; 2                             ;
; 23                                           ; 2                             ;
; 24                                           ; 2                             ;
; 25                                           ; 3                             ;
; 26                                           ; 2                             ;
; 27                                           ; 2                             ;
; 28                                           ; 4                             ;
; 29                                           ; 3                             ;
; 30                                           ; 2                             ;
; 31                                           ; 2                             ;
; 32                                           ; 2                             ;
; 33                                           ; 0                             ;
; 34                                           ; 0                             ;
; 35                                           ; 0                             ;
; 36                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 2            ; 0            ; 2            ; 0            ; 0            ; 136       ; 2            ; 0            ; 136       ; 136       ; 0            ; 33           ; 0            ; 0            ; 99           ; 0            ; 33           ; 99           ; 0            ; 0            ; 0            ; 33           ; 0            ; 0            ; 0            ; 0            ; 0            ; 136       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 134          ; 136          ; 134          ; 136          ; 136          ; 0         ; 134          ; 136          ; 0         ; 0         ; 136          ; 103          ; 136          ; 136          ; 37           ; 136          ; 103          ; 37           ; 136          ; 136          ; 136          ; 103          ; 136          ; 136          ; 136          ; 136          ; 136          ; 0         ; 136          ; 136          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; valid               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[18]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[19]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[20]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[21]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[22]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[23]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[24]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[25]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[26]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[27]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[28]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[29]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[30]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_val_o[31]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_len[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_len[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_len[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_len[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_len[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_len[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_len[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_len[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_len[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_len[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_len[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_len[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_len[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_len[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_len[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_len[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_en             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_mult_i[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[30]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[29]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[28]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[27]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[26]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[25]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[24]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[23]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[18]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[19]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[20]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[21]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[22]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cail_sub_i[31]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; short_data[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; short_data[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; short_data[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; short_data[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; short_data[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; short_data[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; short_data[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; short_data[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; short_data[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; short_data[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; short_data[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; short_data[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; short_data[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; short_data[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; short_data[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; short_data[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "ad7606"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 130 pins of 132 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ad7606.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register cnt_cail[15] is being clocked by clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v Line: 2
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rst_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) File: H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v Line: 3
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: h:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: h:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 145
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: h:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: h:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 36 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 36 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 130 (unused VREF, 2.5V VCCIO, 97 input, 33 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ad_os[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ad_os[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ad_os[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ad_rd" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ad_reset" is assigned to location or region, but does not exist in design
    Warning (15706): Node "busy" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clk_adc" is assigned to location or region, but does not exist in design
    Warning (15706): Node "conv" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[9]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.35 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file H:/FPGA/cyclone source/09_ad7606/prj/output_files/ad7606.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 6545 megabytes
    Info: Processing ended: Wed Sep 06 10:09:33 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in H:/FPGA/cyclone source/09_ad7606/prj/output_files/ad7606.fit.smsg.


