0.6
2019.2
Nov  6 2019
21:42:20
/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/timing/xsim/testbench_DDMTDSampler_time_impl.v,1597256282,verilog,,/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v,,MAXIS_WriteData;RAM32M16_HD1;RAM32M16_HD10;RAM32M16_HD11;RAM32M16_HD12;RAM32M16_HD13;RAM32M16_HD14;RAM32M16_HD15;RAM32M16_HD16;RAM32M16_HD17;RAM32M16_HD18;RAM32M16_HD2;RAM32M16_HD3;RAM32M16_HD4;RAM32M16_HD5;RAM32M16_HD6;RAM32M16_HD7;RAM32M16_HD8;RAM32M16_HD9;RAM32M16_UNIQ_BASE_;design_1;design_1_auto_pc_0;design_1_auto_pc_0__axi_protocol_converter_v2_1_20_axi_protocol_converter;design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s;design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_ar_channel;design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_aw_channel;design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_b_channel;design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator;design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator_1;design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_incr_cmd;design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_incr_cmd_2;design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_r_channel;design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm;design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo;design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0;design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1;design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2;design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm;design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wrap_cmd;design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wrap_cmd_3;design_1_auto_pc_0__axi_register_slice_v2_1_20_axi_register_slice;design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice;design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice_0;design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice__parameterized1;design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice__parameterized2;design_1_axi_dma_0_0;design_1_axi_dma_0_0__axi_datamover;design_1_axi_dma_0_0__axi_datamover_addr_cntl;design_1_axi_dma_0_0__axi_datamover_cmd_status;design_1_axi_dma_0_0__axi_datamover_fifo;design_1_axi_dma_0_0__axi_datamover_fifo__parameterized0;design_1_axi_dma_0_0__axi_datamover_fifo__parameterized1;design_1_axi_dma_0_0__axi_datamover_fifo__parameterized2;design_1_axi_dma_0_0__axi_datamover_fifo__parameterized3;design_1_axi_dma_0_0__axi_datamover_fifo__parameterized4;design_1_axi_dma_0_0__axi_datamover_fifo__parameterized5;design_1_axi_dma_0_0__axi_datamover_fifo__parameterized6;design_1_axi_dma_0_0__axi_datamover_ibttcc;design_1_axi_dma_0_0__axi_datamover_indet_btt;design_1_axi_dma_0_0__axi_datamover_mssai_skid_buf;design_1_axi_dma_0_0__axi_datamover_reset;design_1_axi_dma_0_0__axi_datamover_s2mm_full_wrap;design_1_axi_dma_0_0__axi_datamover_s2mm_realign;design_1_axi_dma_0_0__axi_datamover_s2mm_scatter;design_1_axi_dma_0_0__axi_datamover_sfifo_autord;design_1_axi_dma_0_0__axi_datamover_sfifo_autord__parameterized0;design_1_axi_dma_0_0__axi_datamover_skid2mm_buf;design_1_axi_dma_0_0__axi_datamover_skid_buf;design_1_axi_dma_0_0__axi_datamover_skid_buf__parameterized0;design_1_axi_dma_0_0__axi_datamover_slice;design_1_axi_dma_0_0__axi_datamover_strb_gen2;design_1_axi_dma_0_0__axi_datamover_wr_status_cntl;design_1_axi_dma_0_0__axi_datamover_wrdata_cntl;design_1_axi_dma_0_0__axi_dma;design_1_axi_dma_0_0__axi_dma_lite_if;design_1_axi_dma_0_0__axi_dma_reg_module;design_1_axi_dma_0_0__axi_dma_register_s2mm;design_1_axi_dma_0_0__axi_dma_reset;design_1_axi_dma_0_0__axi_dma_rst_module;design_1_axi_dma_0_0__axi_dma_s2mm_cmdsts_if;design_1_axi_dma_0_0__axi_dma_s2mm_mngr;design_1_axi_dma_0_0__axi_dma_s2mm_sts_mngr;design_1_axi_dma_0_0__axi_dma_smple_sm;design_1_axi_dma_0_0__cdc_sync;design_1_axi_dma_0_0__cdc_sync_0;design_1_axi_dma_0_0__cntr_incr_decr_addn_f;design_1_axi_dma_0_0__cntr_incr_decr_addn_f_1;design_1_axi_dma_0_0__cntr_incr_decr_addn_f__parameterized0;design_1_axi_dma_0_0__cntr_incr_decr_addn_f__parameterized0_2;design_1_axi_dma_0_0__cntr_incr_decr_addn_f__parameterized0_3;design_1_axi_dma_0_0__cntr_incr_decr_addn_f__parameterized1;design_1_axi_dma_0_0__dynshreg_f;design_1_axi_dma_0_0__dynshreg_f__parameterized0;design_1_axi_dma_0_0__dynshreg_f__parameterized1;design_1_axi_dma_0_0__dynshreg_f__parameterized2;design_1_axi_dma_0_0__dynshreg_f__parameterized3;design_1_axi_dma_0_0__dynshreg_f__parameterized4;design_1_axi_dma_0_0__srl_fifo_f;design_1_axi_dma_0_0__srl_fifo_f__parameterized0;design_1_axi_dma_0_0__srl_fifo_f__parameterized1;design_1_axi_dma_0_0__srl_fifo_f__parameterized2;design_1_axi_dma_0_0__srl_fifo_f__parameterized3;design_1_axi_dma_0_0__srl_fifo_f__parameterized4;design_1_axi_dma_0_0__srl_fifo_rbu_f;design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized0;design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized1;design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized2;design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized3;design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized4;design_1_axi_dma_0_0__sync_fifo_fg;design_1_axi_dma_0_0__sync_fifo_fg__parameterized0;design_1_axi_dma_0_0__xpm_counter_updn__parameterized1;design_1_axi_dma_0_0__xpm_counter_updn__parameterized2;design_1_axi_dma_0_0__xpm_counter_updn__parameterized2_4;design_1_axi_dma_0_0__xpm_counter_updn__parameterized3;design_1_axi_dma_0_0__xpm_counter_updn__parameterized3_5;design_1_axi_dma_0_0__xpm_counter_updn__parameterized6;design_1_axi_dma_0_0__xpm_counter_updn__parameterized6_8;design_1_axi_dma_0_0__xpm_counter_updn__parameterized7;design_1_axi_dma_0_0__xpm_counter_updn__parameterized7_9;design_1_axi_dma_0_0__xpm_fifo_base;design_1_axi_dma_0_0__xpm_fifo_base__parameterized0;design_1_axi_dma_0_0__xpm_fifo_reg_bit;design_1_axi_dma_0_0__xpm_fifo_reg_bit_7;design_1_axi_dma_0_0__xpm_fifo_rst;design_1_axi_dma_0_0__xpm_fifo_rst_10;design_1_axi_dma_0_0__xpm_fifo_sync;design_1_axi_dma_0_0__xpm_fifo_sync__parameterized1;design_1_axi_dma_0_0__xpm_memory_base;design_1_axi_dma_0_0__xpm_memory_base__parameterized0;design_1_axi_gpio_0_0;design_1_axi_gpio_0_0_GPIO_Core;design_1_axi_gpio_0_0_address_decoder;design_1_axi_gpio_0_0_axi_gpio;design_1_axi_gpio_0_0_axi_lite_ipif;design_1_axi_gpio_0_0_cdc_sync;design_1_axi_gpio_0_0_pselect_f;design_1_axi_gpio_0_0_pselect_f__parameterized1;design_1_axi_gpio_0_0_slave_attachment;design_1_axi_smc_0;design_1_axi_smc_0__bd_afc3;design_1_axi_smc_0__bd_afc3_m00e_0;design_1_axi_smc_0__bd_afc3_psr_aclk_0;design_1_axi_smc_0__bd_afc3_s00mmu_0;design_1_axi_smc_0__bd_afc3_s00sic_0;design_1_axi_smc_0__bd_afc3_s00tr_0;design_1_axi_smc_0__bd_afc3_sawn_0;design_1_axi_smc_0__bd_afc3_sbn_0;design_1_axi_smc_0__bd_afc3_swn_0;design_1_axi_smc_0__cdc_sync;design_1_axi_smc_0__clk_map_imp_5Y9LOC;design_1_axi_smc_0__lpf;design_1_axi_smc_0__m00_exit_pipeline_imp_1TZX5BB;design_1_axi_smc_0__proc_sys_reset;design_1_axi_smc_0__s00_entry_pipeline_imp_USCCV8;design_1_axi_smc_0__s00_nodes_imp_Y7M43I;design_1_axi_smc_0__sc_exit_v1_0_9_exit;design_1_axi_smc_0__sc_exit_v1_0_9_top;design_1_axi_smc_0__sc_mmu_v1_0_8_top;design_1_axi_smc_0__sc_node_v1_0_10_fi_regulator;design_1_axi_smc_0__sc_node_v1_0_10_fifo;design_1_axi_smc_0__sc_node_v1_0_10_fifo__parameterized0;design_1_axi_smc_0__sc_node_v1_0_10_fifo__parameterized1;design_1_axi_smc_0__sc_node_v1_0_10_mi_handler;design_1_axi_smc_0__sc_node_v1_0_10_mi_handler__parameterized0;design_1_axi_smc_0__sc_node_v1_0_10_mi_handler__parameterized1;design_1_axi_smc_0__sc_node_v1_0_10_si_handler;design_1_axi_smc_0__sc_node_v1_0_10_si_handler__parameterized0;design_1_axi_smc_0__sc_node_v1_0_10_si_handler__parameterized1;design_1_axi_smc_0__sc_node_v1_0_10_top;design_1_axi_smc_0__sc_node_v1_0_10_top__parameterized0;design_1_axi_smc_0__sc_node_v1_0_10_top__parameterized1;design_1_axi_smc_0__sc_node_v1_0_10_upsizer;design_1_axi_smc_0__sc_si_converter_v1_0_9_splitter;design_1_axi_smc_0__sc_si_converter_v1_0_9_top;design_1_axi_smc_0__sc_transaction_regulator_v1_0_8_singleorder;design_1_axi_smc_0__sc_transaction_regulator_v1_0_8_top;design_1_axi_smc_0__sc_util_v1_0_4_axi_reg_stall__parameterized0;design_1_axi_smc_0__sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0;design_1_axi_smc_0__sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1;design_1_axi_smc_0__sc_util_v1_0_4_counter;design_1_axi_smc_0__sc_util_v1_0_4_counter_0;design_1_axi_smc_0__sc_util_v1_0_4_counter_2;design_1_axi_smc_0__sc_util_v1_0_4_counter_3;design_1_axi_smc_0__sc_util_v1_0_4_counter_6;design_1_axi_smc_0__sc_util_v1_0_4_counter_7;design_1_axi_smc_0__sc_util_v1_0_4_counter__parameterized0;design_1_axi_smc_0__sc_util_v1_0_4_counter__parameterized0_4;design_1_axi_smc_0__sc_util_v1_0_4_counter__parameterized0_8;design_1_axi_smc_0__sc_util_v1_0_4_pipeline;design_1_axi_smc_0__sc_util_v1_0_4_pipeline_1;design_1_axi_smc_0__sc_util_v1_0_4_pipeline_5;design_1_axi_smc_0__sc_util_v1_0_4_pipeline__parameterized4;design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl;design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_12;design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_13;design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_14;design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_15;design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_16;design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_17;design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_18;design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_19;design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_22;design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_9;design_1_axi_smc_0__sc_util_v1_0_4_xpm_memory_fifo;design_1_axi_smc_0__sc_util_v1_0_4_xpm_memory_fifo__parameterized0;design_1_axi_smc_0__sc_util_v1_0_4_xpm_memory_fifo__parameterized1;design_1_axi_smc_0__sequence_psr;design_1_axi_smc_0__upcnt_n;design_1_axi_smc_0__xpm_memory_base;design_1_axi_smc_0__xpm_memory_base__parameterized0;design_1_axi_smc_0__xpm_memory_base__parameterized1;design_1_axi_smc_0__xpm_memory_sdpram;design_1_axi_smc_0__xpm_memory_sdpram__parameterized0;design_1_axi_smc_0__xpm_memory_sdpram__parameterized1;design_1_axis_data_fifo_0_0;design_1_axis_data_fifo_0_0__axis_data_fifo_v2_0_2_top;design_1_axis_data_fifo_0_0__xpm_cdc_sync_rst;design_1_axis_data_fifo_0_0__xpm_counter_updn__parameterized0;design_1_axis_data_fifo_0_0__xpm_counter_updn__parameterized0_0;design_1_axis_data_fifo_0_0__xpm_counter_updn__parameterized1;design_1_axis_data_fifo_0_0__xpm_counter_updn__parameterized1_1;design_1_axis_data_fifo_0_0__xpm_fifo_axis;design_1_axis_data_fifo_0_0__xpm_fifo_base;design_1_axis_data_fifo_0_0__xpm_fifo_reg_bit;design_1_axis_data_fifo_0_0__xpm_fifo_rst;design_1_axis_data_fifo_0_0__xpm_memory_base;design_1_data_transfer_0_0;design_1_data_transfer_0_0_data_transfer_v1_0;design_1_data_transfer_0_0_data_transfer_v1_0_M_AXIS;design_1_ps8_0_axi_periph_0;design_1_rst_ps8_0_100M_0;design_1_rst_ps8_0_100M_0__cdc_sync;design_1_rst_ps8_0_100M_0__cdc_sync_0;design_1_rst_ps8_0_100M_0__lpf;design_1_rst_ps8_0_100M_0__proc_sys_reset;design_1_rst_ps8_0_100M_0__sequence_psr;design_1_rst_ps8_0_100M_0__upcnt_n;design_1_wrapper;design_1_xbar_0;design_1_xbar_0__axi_crossbar_v2_1_21_addr_arbiter_sasd;design_1_xbar_0__axi_crossbar_v2_1_21_axi_crossbar;design_1_xbar_0__axi_crossbar_v2_1_21_crossbar_sasd;design_1_xbar_0__axi_crossbar_v2_1_21_decerr_slave;design_1_xbar_0__axi_crossbar_v2_1_21_splitter;design_1_xbar_0__axi_crossbar_v2_1_21_splitter__parameterized0;design_1_xbar_0__axi_register_slice_v2_1_20_axic_register_slice;design_1_zynq_ultra_ps_e_0_0;design_1_zynq_ultra_ps_e_0_0_zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e;glbl;main;s00_couplers_imp_1A7ZMW4,,axi_vip_v1_1_6;smartconnect_v1_0;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl;../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../../project_1.srcs/sources_1/ip/clk_wiz_0_1;/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v,1597256308,verilog,,,,testbench_DDMTDSampler,,axi_vip_v1_1_6;smartconnect_v1_0;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl;../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../../project_1.srcs/sources_1/ip/clk_wiz_0_1;/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v,1597256129,verilog,,/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/fifo_chain.v,,DDMTD_Sampler,,axi_vip_v1_1_6;smartconnect_v1_0;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl;../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../../project_1.srcs/sources_1/ip/clk_wiz_0_1;/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/fifo_chain.v,1597217758,verilog,,/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v,,fifo_chain,,axi_vip_v1_1_6;smartconnect_v1_0;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_6,../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl;../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../../project_1.srcs/sources_1/ip/clk_wiz_0_1;/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
