[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2919963 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2919963 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2919963 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12985256 heartbeat IPC: 0.9935 cumulative IPC: 0.9935 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21860991 heartbeat IPC: 1.127 cumulative IPC: 1.056 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29606132 heartbeat IPC: 1.291 cumulative IPC: 1.124 (Simulation time: 00 hr 02 min 53 sec)
Simulation finished CPU 0 instructions: 40000001 cycles: 35573309 cumulative IPC: 1.124 (Simulation time: 00 hr 03 min 41 sec)
Simulation complete CPU 0 instructions: 40000001 cycles: 35573309 cumulative IPC: 1.124 (Simulation time: 00 hr 03 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.124 instructions: 40000001 cycles: 35573309
CPU 0 Branch Prediction Accuracy: 94.48% MPKI: 12.26 Average ROB Occupancy at Mispredict: 40.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.471
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331435 HIT:     329888 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331435 HIT:     329888 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 351.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875249 HIT:     832188 MISS:      43061 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711542 HIT:     679515 MISS:      32027 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43608 HIT:      35699 MISS:       7909 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116883 HIT:     116786 MISS:         97 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3216 HIT:        188 MISS:       3028 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 62.61 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4632159 HIT:    4218422 MISS:     413737 MSHR_MERGE:     107184
cpu0->cpu0_L1I LOAD         ACCESS:    4632159 HIT:    4218422 MISS:     413737 MSHR_MERGE:     107184
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.851 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14253192 HIT:   13639404 MISS:     613788 MSHR_MERGE:     161972
cpu0->cpu0_L1D LOAD         ACCESS:    7917319 HIT:    7422945 MISS:     494374 MSHR_MERGE:      89383
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332407 HIT:    6216216 MISS:     116191 MSHR_MERGE:      72582
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3466 HIT:        243 MISS:       3223 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.61 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4061959 HIT:    3962331 MISS:      99628 MSHR_MERGE:      62558
cpu0->cpu0_ITLB LOAD         ACCESS:    4061959 HIT:    3962331 MISS:      99628 MSHR_MERGE:      62558
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.853 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13514350 HIT:   13136587 MISS:     377763 MSHR_MERGE:      83398
cpu0->cpu0_DTLB LOAD         ACCESS:   13514350 HIT:   13136587 MISS:     377763 MSHR_MERGE:      83398
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.748 cycles
cpu0->LLC TOTAL        ACCESS:      56841 HIT:      44790 MISS:      12051 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32027 HIT:      24490 MISS:       7537 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       7909 HIT:       5067 MISS:       2842 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      13877 HIT:      13839 MISS:         38 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3028 HIT:       1394 MISS:       1634 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 169.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        643
  ROW_BUFFER_MISS:      11370
  AVG DBUS CONGESTED CYCLE: 19.06
Channel 0 WQ ROW_BUFFER_HIT:        253
  ROW_BUFFER_MISS:        932
  FULL:          0
Channel 0 REFRESHES ISSUED:       2964
