$date
	Wed Jan 17 16:55:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 8 ! data_out [7:0] $end
$var reg 2 " address [1:0] $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % reset $end
$var reg 1 & we $end
$scope module dut $end
$var wire 2 ' address [1:0] $end
$var wire 1 # clk $end
$var wire 8 ( data_in [7:0] $end
$var wire 1 % reset $end
$var wire 1 & we $end
$var parameter 32 ) Data_width $end
$var parameter 32 * address_Width $end
$var parameter 32 + memory_addressibility $end
$var reg 8 , data_out [7:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 - i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 . i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 +
b10 *
b1000 )
$end
#0
$dumpvars
bx .
bx -
bx ,
bx (
bx '
x&
x%
bx $
1#
bx "
bx !
$end
#2
0#
#4
1#
#6
0#
#8
1#
#10
0#
b100 -
b100 .
1%
#12
b100 -
b100 .
1#
#14
0#
#16
b100 -
b100 .
1#
#18
0#
#20
1#
b10101010 $
b10101010 (
1&
b0 "
b0 '
0%
#22
0#
#24
1#
#26
0#
#28
1#
#30
0#
#32
1#
#34
0#
#36
1#
#38
0#
#40
1#
b10111011 $
b10111011 (
b1 "
b1 '
#42
0#
#44
1#
#46
0#
#48
1#
#50
0#
#52
1#
#54
0#
#56
1#
#58
0#
#60
1#
b11001100 $
b11001100 (
b10 "
b10 '
#62
0#
#64
1#
#66
0#
#68
1#
#70
0#
#72
1#
#74
0#
#76
1#
#78
0#
#80
1#
b10101010 $
b10101010 (
b11 "
b11 '
#82
0#
#84
1#
#86
0#
#88
1#
#90
0#
#92
1#
#94
0#
#96
1#
#98
0#
#100
1#
b10111011 $
b10111011 (
b0 "
b0 '
#102
0#
#104
1#
#106
0#
#108
1#
#110
0#
#112
1#
#114
0#
#116
1#
#118
0#
#120
1#
b11001100 $
b11001100 (
b1 "
b1 '
#122
0#
#124
1#
#126
0#
#128
1#
#130
0#
#132
1#
#134
0#
#136
1#
#138
0#
#140
b10111011 !
b10111011 ,
1#
0&
b0 "
b0 '
#142
0#
#144
1#
#146
0#
#148
1#
#150
0#
#152
1#
#154
0#
#156
1#
#158
0#
#160
1#
