Analysis & Synthesis report for Processor
Fri Sep 13 14:44:19 2024
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for integrated:modules|InstructionMemory:integrated2|altsyncram:rom_rtl_0|altsyncram_b981:auto_generated
 16. Source assignments for integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated
 17. Parameter Settings for User Entity Instance: integrated:modules|InstructionMemory:integrated2
 18. Parameter Settings for Inferred Entity Instance: integrated:modules|InstructionMemory:integrated2|altsyncram:rom_rtl_0
 19. Parameter Settings for Inferred Entity Instance: integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0
 20. Parameter Settings for Inferred Entity Instance: output_module:output_group0|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: output_module:output_group1|lpm_divide:Div0
 22. Parameter Settings for Inferred Entity Instance: integrated:modules|ALUControl:integrated4|alu:alu|lpm_mult:Mult0
 23. Parameter Settings for Inferred Entity Instance: integrated:modules|ALUControl:integrated4|alu:alu|lpm_divide:Div0
 24. Parameter Settings for Inferred Entity Instance: output_module:output_group2|lpm_divide:Div0
 25. Parameter Settings for Inferred Entity Instance: output_module:output_group3|lpm_divide:Div0
 26. altsyncram Parameter Settings by Entity Instance
 27. lpm_mult Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "output_module:output_group3"
 29. Port Connectivity Checks: "output_module:output_group2"
 30. Port Connectivity Checks: "output_module:output_group1"
 31. Port Connectivity Checks: "output_module:output_group0|to_display:hex3"
 32. Port Connectivity Checks: "output_module:output_group0|to_display:hex2"
 33. Port Connectivity Checks: "output_module:output_group0|to_display:hex1"
 34. Port Connectivity Checks: "output_module:output_group0|to_display:hex0"
 35. Port Connectivity Checks: "output_module:output_group0"
 36. Port Connectivity Checks: "integrated:modules|DataMemory:integrated6"
 37. Port Connectivity Checks: "integrated:modules|CPSR_module:integrated5"
 38. Port Connectivity Checks: "integrated:modules|ALUControl:integrated4"
 39. Port Connectivity Checks: "integrated:modules|registerBank:integrated3"
 40. Port Connectivity Checks: "integrated:modules|InstructionMemory:integrated2"
 41. Port Connectivity Checks: "integrated:modules|ControlUnit:integrated0"
 42. Port Connectivity Checks: "integrated:modules"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages
 46. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Sep 13 14:44:19 2024       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; Processor                                   ;
; Top-level Entity Name              ; Processor                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,361                                       ;
;     Total combinational functions  ; 3,363                                       ;
;     Dedicated logic registers      ; 1,067                                       ;
; Total registers                    ; 1067                                        ;
; Total pins                         ; 80                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,056                                       ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Processor          ; Processor          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                 ; Library ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; modules/single_port_rom_init.txt                     ; yes             ; User File                                             ; D:/LabAOC/Processor_V2/modules/single_port_rom_init.txt                      ;         ;
; modules/registerBank.v                               ; yes             ; User Verilog HDL File                                 ; D:/LabAOC/Processor_V2/modules/registerBank.v                                ;         ;
; modules/PC_main.v                                    ; yes             ; User Verilog HDL File                                 ; D:/LabAOC/Processor_V2/modules/PC_main.v                                     ;         ;
; modules/output_module.v                              ; yes             ; User Verilog HDL File                                 ; D:/LabAOC/Processor_V2/modules/output_module.v                               ;         ;
; modules/InstructionMemory.v                          ; yes             ; User Verilog HDL File                                 ; D:/LabAOC/Processor_V2/modules/InstructionMemory.v                           ;         ;
; modules/FlagVerifier.v                               ; yes             ; User Verilog HDL File                                 ; D:/LabAOC/Processor_V2/modules/FlagVerifier.v                                ;         ;
; modules/FlagDecoder.v                                ; yes             ; User Verilog HDL File                                 ; D:/LabAOC/Processor_V2/modules/FlagDecoder.v                                 ;         ;
; modules/DataMemory.v                                 ; yes             ; User Verilog HDL File                                 ; D:/LabAOC/Processor_V2/modules/DataMemory.v                                  ;         ;
; modules/CPSRegister.v                                ; yes             ; User Verilog HDL File                                 ; D:/LabAOC/Processor_V2/modules/CPSRegister.v                                 ;         ;
; modules/CPSR_module.v                                ; yes             ; User Verilog HDL File                                 ; D:/LabAOC/Processor_V2/modules/CPSR_module.v                                 ;         ;
; modules/ControlUnit.v                                ; yes             ; User Verilog HDL File                                 ; D:/LabAOC/Processor_V2/modules/ControlUnit.v                                 ;         ;
; modules/ALUControl.v                                 ; yes             ; User Verilog HDL File                                 ; D:/LabAOC/Processor_V2/modules/ALUControl.v                                  ;         ;
; modules/alu.v                                        ; yes             ; User Verilog HDL File                                 ; D:/LabAOC/Processor_V2/modules/alu.v                                         ;         ;
; modules/freqDiv.v                                    ; yes             ; User Verilog HDL File                                 ; D:/LabAOC/Processor_V2/modules/freqDiv.v                                     ;         ;
; Processor.v                                          ; yes             ; User Verilog HDL File                                 ; D:/LabAOC/Processor_V2/Processor.v                                           ;         ;
; integrated.v                                         ; yes             ; User Verilog HDL File                                 ; D:/LabAOC/Processor_V2/integrated.v                                          ;         ;
; altsyncram.tdf                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal191.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc        ;         ;
; a_rdenreg.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_b981.tdf                               ; yes             ; Auto-Generated Megafunction                           ; D:/LabAOC/Processor_V2/db/altsyncram_b981.tdf                                ;         ;
; db/processor.ram0_instructionmemory_d1968ec4.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/LabAOC/Processor_V2/db/processor.ram0_instructionmemory_d1968ec4.hdl.mif  ;         ;
; db/altsyncram_jti1.tdf                               ; yes             ; Auto-Generated Megafunction                           ; D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf                                ;         ;
; db/processor.ram0_datamemory_5d7c1658.hdl.mif        ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/LabAOC/Processor_V2/db/processor.ram0_datamemory_5d7c1658.hdl.mif         ;         ;
; lpm_divide.tdf                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_hhm.tdf                                ; yes             ; Auto-Generated Megafunction                           ; D:/LabAOC/Processor_V2/db/lpm_divide_hhm.tdf                                 ;         ;
; db/sign_div_unsign_9kh.tdf                           ; yes             ; Auto-Generated Megafunction                           ; D:/LabAOC/Processor_V2/db/sign_div_unsign_9kh.tdf                            ;         ;
; db/alt_u_div_64f.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; D:/LabAOC/Processor_V2/db/alt_u_div_64f.tdf                                  ;         ;
; db/add_sub_7pc.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/LabAOC/Processor_V2/db/add_sub_7pc.tdf                                    ;         ;
; db/add_sub_8pc.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/LabAOC/Processor_V2/db/add_sub_8pc.tdf                                    ;         ;
; lpm_mult.tdf                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_46t.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; D:/LabAOC/Processor_V2/db/mult_46t.tdf                                       ;         ;
; db/lpm_divide_92p.tdf                                ; yes             ; Auto-Generated Megafunction                           ; D:/LabAOC/Processor_V2/db/lpm_divide_92p.tdf                                 ;         ;
; db/abs_divider_4dg.tdf                               ; yes             ; Auto-Generated Megafunction                           ; D:/LabAOC/Processor_V2/db/abs_divider_4dg.tdf                                ;         ;
; db/alt_u_div_6af.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; D:/LabAOC/Processor_V2/db/alt_u_div_6af.tdf                                  ;         ;
; db/lpm_abs_i0a.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/LabAOC/Processor_V2/db/lpm_abs_i0a.tdf                                    ;         ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 4,361      ;
;                                             ;            ;
; Total combinational functions               ; 3363       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 2368       ;
;     -- 3 input functions                    ; 803        ;
;     -- <=2 input functions                  ; 192        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 2668       ;
;     -- arithmetic mode                      ; 695        ;
;                                             ;            ;
; Total registers                             ; 1067       ;
;     -- Dedicated logic registers            ; 1067       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 80         ;
; Total memory bits                           ; 1056       ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 6          ;
;                                             ;            ;
; Maximum fan-out node                        ; true_clock ;
; Maximum fan-out                             ; 1071       ;
; Total fan-out                               ; 15792      ;
; Average fan-out                             ; 3.41       ;
+---------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                            ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Processor                                      ; 3363 (1)            ; 1067 (0)                  ; 1056        ; 6            ; 0       ; 3         ; 80   ; 0            ; |Processor                                                                                                                                                                     ; Processor           ; work         ;
;    |freqDiv:freqDiv|                            ; 50 (50)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|freqDiv:freqDiv                                                                                                                                                     ; freqDiv             ; work         ;
;    |integrated:modules|                         ; 3068 (33)           ; 1038 (0)                  ; 1056        ; 6            ; 0       ; 3         ; 0    ; 0            ; |Processor|integrated:modules                                                                                                                                                  ; integrated          ; work         ;
;       |ALUControl:integrated4|                  ; 2289 (684)          ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Processor|integrated:modules|ALUControl:integrated4                                                                                                                           ; ALUControl          ; work         ;
;          |alu:alu|                              ; 1605 (319)          ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Processor|integrated:modules|ALUControl:integrated4|alu:alu                                                                                                                   ; alu                 ; work         ;
;             |lpm_divide:Div0|                   ; 1258 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|ALUControl:integrated4|alu:alu|lpm_divide:Div0                                                                                                   ; lpm_divide          ; work         ;
;                |lpm_divide_92p:auto_generated|  ; 1258 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|ALUControl:integrated4|alu:alu|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                     ; lpm_divide_92p      ; work         ;
;                   |abs_divider_4dg:divider|     ; 1258 (62)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|ALUControl:integrated4|alu:alu|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                             ; abs_divider_4dg     ; work         ;
;                      |alt_u_div_6af:divider|    ; 1086 (1083)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|ALUControl:integrated4|alu:alu|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                       ; alt_u_div_6af       ; work         ;
;                         |add_sub_7pc:add_sub_0| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|ALUControl:integrated4|alu:alu|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0 ; add_sub_7pc         ; work         ;
;                         |add_sub_8pc:add_sub_1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|ALUControl:integrated4|alu:alu|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc         ; work         ;
;                      |lpm_abs_i0a:my_abs_den|   ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|ALUControl:integrated4|alu:alu|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                      ; lpm_abs_i0a         ; work         ;
;                      |lpm_abs_i0a:my_abs_num|   ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|ALUControl:integrated4|alu:alu|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                      ; lpm_abs_i0a         ; work         ;
;             |lpm_mult:Mult0|                    ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Processor|integrated:modules|ALUControl:integrated4|alu:alu|lpm_mult:Mult0                                                                                                    ; lpm_mult            ; work         ;
;                |mult_46t:auto_generated|        ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Processor|integrated:modules|ALUControl:integrated4|alu:alu|lpm_mult:Mult0|mult_46t:auto_generated                                                                            ; mult_46t            ; work         ;
;       |CPSR_module:integrated5|                 ; 4 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|CPSR_module:integrated5                                                                                                                          ; CPSR_module         ; work         ;
;          |CPSRegister:CPSRegister|              ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|CPSR_module:integrated5|CPSRegister:CPSRegister                                                                                                  ; CPSRegister         ; work         ;
;          |FlagVerifier:FlagVerifier|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|CPSR_module:integrated5|FlagVerifier:FlagVerifier                                                                                                ; FlagVerifier        ; work         ;
;       |ControlUnit:integrated0|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|ControlUnit:integrated0                                                                                                                          ; ControlUnit         ; work         ;
;       |DataMemory:integrated6|                  ; 2 (2)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|DataMemory:integrated6                                                                                                                           ; DataMemory          ; work         ;
;          |altsyncram:ram_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0                                                                                                      ; altsyncram          ; work         ;
;             |altsyncram_jti1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated                                                                       ; altsyncram_jti1     ; work         ;
;       |InstructionMemory:integrated2|           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|InstructionMemory:integrated2                                                                                                                    ; InstructionMemory   ; work         ;
;          |altsyncram:rom_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|InstructionMemory:integrated2|altsyncram:rom_rtl_0                                                                                               ; altsyncram          ; work         ;
;             |altsyncram_b981:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|InstructionMemory:integrated2|altsyncram:rom_rtl_0|altsyncram_b981:auto_generated                                                                ; altsyncram_b981     ; work         ;
;       |PC_main:integrated1|                     ; 25 (25)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|PC_main:integrated1                                                                                                                              ; PC_main             ; work         ;
;       |registerBank:integrated3|                ; 714 (714)           ; 1030 (1030)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|integrated:modules|registerBank:integrated3                                                                                                                         ; registerBank        ; work         ;
;    |output_module:output_group0|                ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group0                                                                                                                                         ; output_module       ; work         ;
;       |lpm_divide:Div0|                         ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group0|lpm_divide:Div0                                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_hhm:auto_generated|        ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group0|lpm_divide:Div0|lpm_divide_hhm:auto_generated                                                                                           ; lpm_divide_hhm      ; work         ;
;             |sign_div_unsign_9kh:divider|       ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group0|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                                                               ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_64f:divider|          ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group0|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider                                         ; alt_u_div_64f       ; work         ;
;       |to_display:hex0|                         ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group0|to_display:hex0                                                                                                                         ; to_display          ; work         ;
;       |to_display:hex1|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group0|to_display:hex1                                                                                                                         ; to_display          ; work         ;
;    |output_module:output_group1|                ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group1                                                                                                                                         ; output_module       ; work         ;
;       |lpm_divide:Div0|                         ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group1|lpm_divide:Div0                                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_hhm:auto_generated|        ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group1|lpm_divide:Div0|lpm_divide_hhm:auto_generated                                                                                           ; lpm_divide_hhm      ; work         ;
;             |sign_div_unsign_9kh:divider|       ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group1|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                                                               ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_64f:divider|          ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group1|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider                                         ; alt_u_div_64f       ; work         ;
;       |to_display:hex0|                         ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group1|to_display:hex0                                                                                                                         ; to_display          ; work         ;
;       |to_display:hex1|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group1|to_display:hex1                                                                                                                         ; to_display          ; work         ;
;    |output_module:output_group2|                ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group2                                                                                                                                         ; output_module       ; work         ;
;       |lpm_divide:Div0|                         ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group2|lpm_divide:Div0                                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_hhm:auto_generated|        ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group2|lpm_divide:Div0|lpm_divide_hhm:auto_generated                                                                                           ; lpm_divide_hhm      ; work         ;
;             |sign_div_unsign_9kh:divider|       ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group2|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                                                               ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_64f:divider|          ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group2|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider                                         ; alt_u_div_64f       ; work         ;
;       |to_display:hex0|                         ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group2|to_display:hex0                                                                                                                         ; to_display          ; work         ;
;       |to_display:hex1|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group2|to_display:hex1                                                                                                                         ; to_display          ; work         ;
;    |output_module:output_group3|                ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group3                                                                                                                                         ; output_module       ; work         ;
;       |lpm_divide:Div0|                         ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group3|lpm_divide:Div0                                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_hhm:auto_generated|        ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group3|lpm_divide:Div0|lpm_divide_hhm:auto_generated                                                                                           ; lpm_divide_hhm      ; work         ;
;             |sign_div_unsign_9kh:divider|       ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group3|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                                                               ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_64f:divider|          ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group3|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider                                         ; alt_u_div_64f       ; work         ;
;       |to_display:hex0|                         ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group3|to_display:hex0                                                                                                                         ; to_display          ; work         ;
;       |to_display:hex1|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|output_module:output_group3|to_display:hex1                                                                                                                         ; to_display          ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------+
; Name                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                  ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------+
; integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/Processor.ram0_DataMemory_5d7c1658.hdl.mif        ;
; integrated:modules|InstructionMemory:integrated2|altsyncram:rom_rtl_0|altsyncram_b981:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 32           ; 32           ; --           ; --           ; 1024 ; db/Processor.ram0_InstructionMemory_d1968ec4.hdl.mif ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+-------------------------------------------------------------------+--------------------+
; Register name                                                     ; Reason for Removal ;
+-------------------------------------------------------------------+--------------------+
; integrated:modules|PC_main:integrated1|instruction_address[6..31] ; Lost fanout        ;
; integrated:modules|registerBank:integrated3|LinkRegister[6..31]   ; Lost fanout        ;
; Total Number of Removed Registers = 52                            ;                    ;
+-------------------------------------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                           ;
+----------------------------------------------------------------+--------------------+-----------------------------------------------------------------+
; Register name                                                  ; Reason for Removal ; Registers Removed due to This Register                          ;
+----------------------------------------------------------------+--------------------+-----------------------------------------------------------------+
; integrated:modules|PC_main:integrated1|instruction_address[31] ; Lost Fanouts       ; integrated:modules|PC_main:integrated1|instruction_address[30], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[29], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[28], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[27], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[26], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[25], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[24], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[23], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[22], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[21], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[20], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[19], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[18], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[17], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[16], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[15], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[14], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[13], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[12], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[11], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[10], ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[9],  ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[8],  ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[7],  ;
;                                                                ;                    ; integrated:modules|PC_main:integrated1|instruction_address[6],  ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[31],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[30],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[29],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[28],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[27],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[26],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[25],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[24],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[23],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[22],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[21],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[20],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[19],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[18],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[17],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[16],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[15],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[14],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[13],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[12],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[11],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[10],   ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[9],    ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[8],    ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[7],    ;
;                                                                ;                    ; integrated:modules|registerBank:integrated3|LinkRegister[6]     ;
+----------------------------------------------------------------+--------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1067  ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1032  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                            ;
+---------------------------------------------------------------------+------------------------------------------------------------+------+
; Register Name                                                       ; Megafunction                                               ; Type ;
+---------------------------------------------------------------------+------------------------------------------------------------+------+
; integrated:modules|InstructionMemory:integrated2|instruction[0..31] ; integrated:modules|InstructionMemory:integrated2|rom_rtl_0 ; RAM  ;
; integrated:modules|DataMemory:integrated6|ram_output[0]             ; integrated:modules|DataMemory:integrated6|ram_rtl_0        ; RAM  ;
+---------------------------------------------------------------------+------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Processor|integrated:modules|PC_main:integrated1|instruction_address[5] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |Processor|integrated:modules|ALUControl:integrated4|alu:alu|Add0        ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Processor|integrated:modules|registerBank:integrated3|Mux31             ;
; 33:1               ; 22 bits   ; 484 LEs       ; 484 LEs              ; 0 LEs                  ; No         ; |Processor|integrated:modules|ALUControl:integrated4|operand2[30]        ;
; 33:1               ; 10 bits   ; 220 LEs       ; 220 LEs              ; 0 LEs                  ; No         ; |Processor|integrated:modules|ALUControl:integrated4|operand2[7]         ;
; 14:1               ; 32 bits   ; 288 LEs       ; 128 LEs              ; 160 LEs                ; No         ; |Processor|integrated:modules|ALUControl:integrated4|alu:alu|result[5]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Processor|integrated:modules|ALUControl:integrated4|alu:alu|Add0        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for integrated:modules|InstructionMemory:integrated2|altsyncram:rom_rtl_0|altsyncram_b981:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integrated:modules|InstructionMemory:integrated2 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                       ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: integrated:modules|InstructionMemory:integrated2|altsyncram:rom_rtl_0 ;
+------------------------------------+------------------------------------------------------+----------------------------+
; Parameter Name                     ; Value                                                ; Type                       ;
+------------------------------------+------------------------------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                    ;
; WIDTH_A                            ; 32                                                   ; Untyped                    ;
; WIDTHAD_A                          ; 5                                                    ; Untyped                    ;
; NUMWORDS_A                         ; 32                                                   ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                    ;
; WIDTH_B                            ; 1                                                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                    ;
; INIT_FILE                          ; db/Processor.ram0_InstructionMemory_d1968ec4.hdl.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_b981                                      ; Untyped                    ;
+------------------------------------+------------------------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------+----------------------------+
; Parameter Name                     ; Value                                         ; Type                       ;
+------------------------------------+-----------------------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                    ;
; WIDTH_A                            ; 32                                            ; Untyped                    ;
; WIDTHAD_A                          ; 5                                             ; Untyped                    ;
; NUMWORDS_A                         ; 32                                            ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                    ;
; WIDTH_B                            ; 32                                            ; Untyped                    ;
; WIDTHAD_B                          ; 5                                             ; Untyped                    ;
; NUMWORDS_B                         ; 32                                            ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                    ;
; BYTE_SIZE                          ; 8                                             ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                    ;
; INIT_FILE                          ; db/Processor.ram0_DataMemory_5d7c1658.hdl.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                                  ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_jti1                               ; Untyped                    ;
+------------------------------------+-----------------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_module:output_group0|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_module:output_group1|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: integrated:modules|ALUControl:integrated4|alu:alu|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                              ;
+------------------------------------------------+--------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                    ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                           ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                           ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                           ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                           ;
; LATENCY                                        ; 0            ; Untyped                                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                           ;
; USE_EAB                                        ; OFF          ; Untyped                                           ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                           ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                           ;
+------------------------------------------------+--------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: integrated:modules|ALUControl:integrated4|alu:alu|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_module:output_group2|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_module:output_group3|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                     ;
; Entity Instance                           ; integrated:modules|InstructionMemory:integrated2|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                           ;
+---------------------------------------+------------------------------------------------------------------+
; Name                                  ; Value                                                            ;
+---------------------------------------+------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                ;
; Entity Instance                       ; integrated:modules|ALUControl:integrated4|alu:alu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                               ;
;     -- LPM_WIDTHB                     ; 32                                                               ;
;     -- LPM_WIDTHP                     ; 64                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                               ;
;     -- USE_EAB                        ; OFF                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                               ;
+---------------------------------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_module:output_group3"                                                                                                                                                         ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; number ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; HEX2   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; HEX3   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_module:output_group2"                                                                                                                                                         ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; number ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; HEX2   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; HEX3   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_module:output_group1"                                                                                                                                                         ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; number ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; HEX2   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; HEX3   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "output_module:output_group0|to_display:hex3" ;
+---------------+-------+----------+--------------------------------------+
; Port          ; Type  ; Severity ; Details                              ;
+---------------+-------+----------+--------------------------------------+
; number[31..6] ; Input ; Info     ; Stuck at GND                         ;
+---------------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "output_module:output_group0|to_display:hex2" ;
+---------------+-------+----------+--------------------------------------+
; Port          ; Type  ; Severity ; Details                              ;
+---------------+-------+----------+--------------------------------------+
; number[31..6] ; Input ; Info     ; Stuck at GND                         ;
+---------------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "output_module:output_group0|to_display:hex1" ;
+---------------+-------+----------+--------------------------------------+
; Port          ; Type  ; Severity ; Details                              ;
+---------------+-------+----------+--------------------------------------+
; number[31..6] ; Input ; Info     ; Stuck at GND                         ;
+---------------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "output_module:output_group0|to_display:hex0" ;
+---------------+-------+----------+--------------------------------------+
; Port          ; Type  ; Severity ; Details                              ;
+---------------+-------+----------+--------------------------------------+
; number[31..6] ; Input ; Info     ; Stuck at GND                         ;
+---------------+-------+----------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_module:output_group0"                                                                                                                                                         ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; number ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; HEX2   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; HEX3   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integrated:modules|DataMemory:integrated6"                                                                                            ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; ram_output ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "ram_output[31..1]" have no fanouts ;
; data_saved ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "integrated:modules|CPSR_module:integrated5" ;
+---------------+--------+----------+------------------------------------+
; Port          ; Type   ; Severity ; Details                            ;
+---------------+--------+----------+------------------------------------+
; current_flags ; Output ; Info     ; Explicitly unconnected             ;
+---------------+--------+----------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integrated:modules|ALUControl:integrated4"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; r1_value ; Output ; Info     ; Explicitly unconnected                                                              ;
; r2_value ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "integrated:modules|registerBank:integrated3" ;
+---------+--------+----------+-------------------------------------------+
; Port    ; Type   ; Severity ; Details                                   ;
+---------+--------+----------+-------------------------------------------+
; RdValue ; Output ; Info     ; Explicitly unconnected                    ;
+---------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integrated:modules|InstructionMemory:integrated2"                                                                                                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr                  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; first_instr_line_test ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integrated:modules|ControlUnit:integrated0"                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; should_use_data_memory ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integrated:modules"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; output0[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output1[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output2[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output3[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 80                          ;
; cycloneiii_ff         ; 1067                        ;
;     ENA               ; 1032                        ;
;     SCLR              ; 6                           ;
;     plain             ; 29                          ;
; cycloneiii_lcell_comb ; 3367                        ;
;     arith             ; 695                         ;
;         2 data inputs ; 45                          ;
;         3 data inputs ; 650                         ;
;     normal            ; 2672                        ;
;         0 data inputs ; 42                          ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 103                         ;
;         3 data inputs ; 153                         ;
;         4 data inputs ; 2368                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 33                          ;
;                       ;                             ;
; Max LUT depth         ; 148.90                      ;
; Average LUT depth     ; 121.25                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Sep 13 14:44:08 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file modules/registerbank.v
    Info (12023): Found entity 1: registerBank File: D:/LabAOC/Processor_V2/modules/registerBank.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/pc_main.v
    Info (12023): Found entity 1: PC_main File: D:/LabAOC/Processor_V2/modules/PC_main.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file modules/output_module.v
    Info (12023): Found entity 1: output_module File: D:/LabAOC/Processor_V2/modules/output_module.v Line: 1
    Info (12023): Found entity 2: to_display File: D:/LabAOC/Processor_V2/modules/output_module.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file modules/instructionmemory.v
    Info (12023): Found entity 1: InstructionMemory File: D:/LabAOC/Processor_V2/modules/InstructionMemory.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/flagverifier.v
    Info (12023): Found entity 1: FlagVerifier File: D:/LabAOC/Processor_V2/modules/FlagVerifier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/flagdecoder.v
    Info (12023): Found entity 1: FlagDecoder File: D:/LabAOC/Processor_V2/modules/FlagDecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/datamemory.v
    Info (12023): Found entity 1: DataMemory File: D:/LabAOC/Processor_V2/modules/DataMemory.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file modules/cpsregister.v
    Info (12023): Found entity 1: CPSRegister File: D:/LabAOC/Processor_V2/modules/CPSRegister.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/cpsr_module.v
    Info (12023): Found entity 1: CPSR_module File: D:/LabAOC/Processor_V2/modules/CPSR_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/controlunit.v
    Info (12023): Found entity 1: ControlUnit File: D:/LabAOC/Processor_V2/modules/ControlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/alucontrol.v
    Info (12023): Found entity 1: ALUControl File: D:/LabAOC/Processor_V2/modules/ALUControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/alu.v
    Info (12023): Found entity 1: alu File: D:/LabAOC/Processor_V2/modules/alu.v Line: 1
Warning (12090): Entity "freqDiv" obtained from "modules/freqDiv.v" instead of from Quartus Prime megafunction library File: D:/LabAOC/Processor_V2/modules/freqDiv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/freqdiv.v
    Info (12023): Found entity 1: freqDiv File: D:/LabAOC/Processor_V2/modules/freqDiv.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at Processor.v(41): ignored dangling comma in List of Port Connections File: D:/LabAOC/Processor_V2/Processor.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: Processor File: D:/LabAOC/Processor_V2/Processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file integrated.v
    Info (12023): Found entity 1: integrated File: D:/LabAOC/Processor_V2/integrated.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at PC_main.v(50): created implicit net for "link" File: D:/LabAOC/Processor_V2/modules/PC_main.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at Processor.v(19): created implicit net for "divided_clock" File: D:/LabAOC/Processor_V2/Processor.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at integrated.v(196): created implicit net for "ram_output" File: D:/LabAOC/Processor_V2/integrated.v Line: 196
Info (12127): Elaborating entity "Processor" for the top level hierarchy
Info (12128): Elaborating entity "freqDiv" for hierarchy "freqDiv:freqDiv" File: D:/LabAOC/Processor_V2/Processor.v Line: 19
Warning (10230): Verilog HDL assignment warning at freqDiv.v(15): truncated value with size 32 to match size of target (28) File: D:/LabAOC/Processor_V2/modules/freqDiv.v Line: 15
Info (12128): Elaborating entity "integrated" for hierarchy "integrated:modules" File: D:/LabAOC/Processor_V2/Processor.v Line: 41
Info (12128): Elaborating entity "ControlUnit" for hierarchy "integrated:modules|ControlUnit:integrated0" File: D:/LabAOC/Processor_V2/integrated.v Line: 91
Info (12128): Elaborating entity "PC_main" for hierarchy "integrated:modules|PC_main:integrated1" File: D:/LabAOC/Processor_V2/integrated.v Line: 107
Warning (10036): Verilog HDL or VHDL warning at PC_main.v(50): object "link" assigned a value but never read File: D:/LabAOC/Processor_V2/modules/PC_main.v Line: 50
Warning (10230): Verilog HDL assignment warning at PC_main.v(50): truncated value with size 32 to match size of target (1) File: D:/LabAOC/Processor_V2/modules/PC_main.v Line: 50
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "integrated:modules|InstructionMemory:integrated2" File: D:/LabAOC/Processor_V2/integrated.v Line: 114
Warning (10850): Verilog HDL warning at InstructionMemory.v(27): number of words (6) in memory file does not match the number of elements in the address range [0:31] File: D:/LabAOC/Processor_V2/modules/InstructionMemory.v Line: 27
Warning (10030): Net "rom.data_a" at InstructionMemory.v(14) has no driver or initial value, using a default initial value '0' File: D:/LabAOC/Processor_V2/modules/InstructionMemory.v Line: 14
Warning (10030): Net "rom.waddr_a" at InstructionMemory.v(14) has no driver or initial value, using a default initial value '0' File: D:/LabAOC/Processor_V2/modules/InstructionMemory.v Line: 14
Warning (10030): Net "rom.we_a" at InstructionMemory.v(14) has no driver or initial value, using a default initial value '0' File: D:/LabAOC/Processor_V2/modules/InstructionMemory.v Line: 14
Warning (10034): Output port "first_instr_line_test" at InstructionMemory.v(11) has no driver File: D:/LabAOC/Processor_V2/modules/InstructionMemory.v Line: 11
Info (12128): Elaborating entity "registerBank" for hierarchy "integrated:modules|registerBank:integrated3" File: D:/LabAOC/Processor_V2/integrated.v Line: 146
Info (12128): Elaborating entity "ALUControl" for hierarchy "integrated:modules|ALUControl:integrated4" File: D:/LabAOC/Processor_V2/integrated.v Line: 167
Info (12128): Elaborating entity "alu" for hierarchy "integrated:modules|ALUControl:integrated4|alu:alu" File: D:/LabAOC/Processor_V2/modules/ALUControl.v Line: 45
Info (12128): Elaborating entity "CPSR_module" for hierarchy "integrated:modules|CPSR_module:integrated5" File: D:/LabAOC/Processor_V2/integrated.v Line: 186
Warning (10034): Output port "current_flags" at CPSR_module.v(18) has no driver File: D:/LabAOC/Processor_V2/modules/CPSR_module.v Line: 18
Info (12128): Elaborating entity "FlagVerifier" for hierarchy "integrated:modules|CPSR_module:integrated5|FlagVerifier:FlagVerifier" File: D:/LabAOC/Processor_V2/modules/CPSR_module.v Line: 30
Info (12128): Elaborating entity "CPSRegister" for hierarchy "integrated:modules|CPSR_module:integrated5|CPSRegister:CPSRegister" File: D:/LabAOC/Processor_V2/modules/CPSR_module.v Line: 43
Info (12128): Elaborating entity "FlagDecoder" for hierarchy "integrated:modules|CPSR_module:integrated5|FlagDecoder:FlagDecoder" File: D:/LabAOC/Processor_V2/modules/CPSR_module.v Line: 55
Info (12128): Elaborating entity "DataMemory" for hierarchy "integrated:modules|DataMemory:integrated6" File: D:/LabAOC/Processor_V2/integrated.v Line: 199
Warning (10034): Output port "data_saved" at DataMemory.v(14) has no driver File: D:/LabAOC/Processor_V2/modules/DataMemory.v Line: 14
Info (12128): Elaborating entity "output_module" for hierarchy "output_module:output_group0" File: D:/LabAOC/Processor_V2/Processor.v Line: 52
Info (12128): Elaborating entity "to_display" for hierarchy "output_module:output_group0|to_display:hex0" File: D:/LabAOC/Processor_V2/modules/output_module.v Line: 25
Warning (10762): Verilog HDL Case Statement warning at output_module.v(54): can't check case statement for completeness because the case expression has too many possible states File: D:/LabAOC/Processor_V2/modules/output_module.v Line: 54
Warning (276027): Inferred dual-clock RAM node "integrated:modules|DataMemory:integrated6|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "integrated:modules|InstructionMemory:integrated2|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Processor.ram0_InstructionMemory_d1968ec4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "integrated:modules|DataMemory:integrated6|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Processor.ram0_DataMemory_5d7c1658.hdl.mif
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "output_module:output_group0|Div0" File: D:/LabAOC/Processor_V2/modules/output_module.v Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "output_module:output_group1|Div0" File: D:/LabAOC/Processor_V2/modules/output_module.v Line: 18
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "integrated:modules|ALUControl:integrated4|alu:alu|Mult0" File: D:/LabAOC/Processor_V2/modules/alu.v Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "integrated:modules|ALUControl:integrated4|alu:alu|Div0" File: D:/LabAOC/Processor_V2/modules/alu.v Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "output_module:output_group2|Div0" File: D:/LabAOC/Processor_V2/modules/output_module.v Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "output_module:output_group3|Div0" File: D:/LabAOC/Processor_V2/modules/output_module.v Line: 18
Info (12130): Elaborated megafunction instantiation "integrated:modules|InstructionMemory:integrated2|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "integrated:modules|InstructionMemory:integrated2|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Processor.ram0_InstructionMemory_d1968ec4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b981.tdf
    Info (12023): Found entity 1: altsyncram_b981 File: D:/LabAOC/Processor_V2/db/altsyncram_b981.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Processor.ram0_DataMemory_5d7c1658.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jti1.tdf
    Info (12023): Found entity 1: altsyncram_jti1 File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "output_module:output_group0|lpm_divide:Div0" File: D:/LabAOC/Processor_V2/modules/output_module.v Line: 18
Info (12133): Instantiated megafunction "output_module:output_group0|lpm_divide:Div0" with the following parameter: File: D:/LabAOC/Processor_V2/modules/output_module.v Line: 18
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf
    Info (12023): Found entity 1: lpm_divide_hhm File: D:/LabAOC/Processor_V2/db/lpm_divide_hhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: D:/LabAOC/Processor_V2/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf
    Info (12023): Found entity 1: alt_u_div_64f File: D:/LabAOC/Processor_V2/db/alt_u_div_64f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/LabAOC/Processor_V2/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/LabAOC/Processor_V2/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "integrated:modules|ALUControl:integrated4|alu:alu|lpm_mult:Mult0" File: D:/LabAOC/Processor_V2/modules/alu.v Line: 23
Info (12133): Instantiated megafunction "integrated:modules|ALUControl:integrated4|alu:alu|lpm_mult:Mult0" with the following parameter: File: D:/LabAOC/Processor_V2/modules/alu.v Line: 23
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: D:/LabAOC/Processor_V2/db/mult_46t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "integrated:modules|ALUControl:integrated4|alu:alu|lpm_divide:Div0" File: D:/LabAOC/Processor_V2/modules/alu.v Line: 24
Info (12133): Instantiated megafunction "integrated:modules|ALUControl:integrated4|alu:alu|lpm_divide:Div0" with the following parameter: File: D:/LabAOC/Processor_V2/modules/alu.v Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf
    Info (12023): Found entity 1: lpm_divide_92p File: D:/LabAOC/Processor_V2/db/lpm_divide_92p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: D:/LabAOC/Processor_V2/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: D:/LabAOC/Processor_V2/db/alt_u_div_6af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: D:/LabAOC/Processor_V2/db/lpm_abs_i0a.tdf Line: 25
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a1" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 72
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a2" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 104
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a3" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 136
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a4" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 168
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a5" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 200
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a6" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 232
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a7" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 264
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a8" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 296
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a9" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 328
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a10" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 360
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a11" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 392
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a12" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 424
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a13" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 456
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a14" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 488
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a15" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 520
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a16" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 552
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a17" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 584
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a18" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 616
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a19" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 648
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a20" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 680
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a21" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 712
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a22" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 744
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a23" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 776
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a24" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 808
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a25" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 840
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a26" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 872
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a27" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 904
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a28" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 936
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a29" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 968
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a30" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 1000
        Warning (14320): Synthesized away node "integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a31" File: D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf Line: 1032
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "integrated:modules|ALUControl:integrated4|alu:alu|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7" File: D:/LabAOC/Processor_V2/db/mult_46t.tdf Line: 67
        Warning (14320): Synthesized away node "integrated:modules|ALUControl:integrated4|alu:alu|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8" File: D:/LabAOC/Processor_V2/db/mult_46t.tdf Line: 91
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 146 buffer(s)
    Info (13016): Ignored 62 CARRY_SUM buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (17049): 52 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/LabAOC/Processor_V2/output_files/Processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: D:/LabAOC/Processor_V2/Processor.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/LabAOC/Processor_V2/Processor.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/LabAOC/Processor_V2/Processor.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/LabAOC/Processor_V2/Processor.v Line: 4
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/LabAOC/Processor_V2/Processor.v Line: 5
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/LabAOC/Processor_V2/Processor.v Line: 5
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/LabAOC/Processor_V2/Processor.v Line: 5
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/LabAOC/Processor_V2/Processor.v Line: 5
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/LabAOC/Processor_V2/Processor.v Line: 5
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/LabAOC/Processor_V2/Processor.v Line: 5
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/LabAOC/Processor_V2/Processor.v Line: 5
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/LabAOC/Processor_V2/Processor.v Line: 5
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/LabAOC/Processor_V2/Processor.v Line: 5
    Warning (15610): No output dependent on input pin "SW[10]" File: D:/LabAOC/Processor_V2/Processor.v Line: 5
    Warning (15610): No output dependent on input pin "SW[11]" File: D:/LabAOC/Processor_V2/Processor.v Line: 5
    Warning (15610): No output dependent on input pin "SW[12]" File: D:/LabAOC/Processor_V2/Processor.v Line: 5
    Warning (15610): No output dependent on input pin "SW[13]" File: D:/LabAOC/Processor_V2/Processor.v Line: 5
    Warning (15610): No output dependent on input pin "SW[14]" File: D:/LabAOC/Processor_V2/Processor.v Line: 5
    Warning (15610): No output dependent on input pin "SW[15]" File: D:/LabAOC/Processor_V2/Processor.v Line: 5
    Warning (15610): No output dependent on input pin "SW[16]" File: D:/LabAOC/Processor_V2/Processor.v Line: 5
Info (21057): Implemented 4514 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 57 output pins
    Info (21061): Implemented 4395 logic cells
    Info (21064): Implemented 33 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 4848 megabytes
    Info: Processing ended: Fri Sep 13 14:44:19 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/LabAOC/Processor_V2/output_files/Processor.map.smsg.


