<stg><name>read_input143</name>


<trans_list>

<trans id="211" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="74" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="75" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_13, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_2, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_13, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_2, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_13, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_2, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_13, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_2, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_h_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_h, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %in_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %in_r

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %y_h_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %y_h

]]></Node>
<StgValue><ssdm name="y_h_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_13, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_2, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_13, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_2, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_str, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_str, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_str, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_str, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_str, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_str, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_h_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:18 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %y_h_out, i32 %y_h_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_13, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_2, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_str, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_str, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_str, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_str, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_str, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_str, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_str, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_13, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_2, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="32">
<![CDATA[
entry:28 %trunc_ln174 = trunc i32 %in_read

]]></Node>
<StgValue><ssdm name="trunc_ln174"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
entry:29 %br_ln300 = br void

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
:0 %i = phi i19 %add_ln300, void %.split._crit_edge.i.i.i.i, i19 0, void %entry

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2 %add_ln300 = add i19 %i, i19 1

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:3 %icmp_ln300 = icmp_eq  i19 %i, i19 470820

]]></Node>
<StgValue><ssdm name="icmp_ln300"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln300 = br i1 %icmp_ln300, void %.split.i.i.i.i, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="19">
<![CDATA[
.split.i.i.i.i:1 %trunc_ln300 = trunc i19 %i

]]></Node>
<StgValue><ssdm name="trunc_ln300"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split.i.i.i.i:4 %icmp_ln174 = icmp_eq  i2 %trunc_ln300, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_i = partselect i17 @_ssdm_op_PartSelect.i17.i19.i32.i32, i19 %i, i32 2, i32 18

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="21" op_0_bw="21" op_1_bw="17" op_2_bw="4">
<![CDATA[
:1 %and_ln_i = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i17.i4, i17 %tmp_i, i4 0

]]></Node>
<StgValue><ssdm name="and_ln_i"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="21">
<![CDATA[
:2 %zext_ln174 = zext i21 %and_ln_i

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %i, i32 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_ln174 = add i32 %zext_ln174, i32 %in_read

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %trunc_ln174_2_i = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln174, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln174_2_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="27">
<![CDATA[
:7 %sext_ln174 = sext i27 %trunc_ln174_2_i

]]></Node>
<StgValue><ssdm name="sext_ln174"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:8 %gmem_addr = getelementptr i256 %gmem, i32 %sext_ln174

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="70" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="122" st_id="4" stage="69" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="123" st_id="5" stage="68" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="124" st_id="6" stage="67" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="125" st_id="7" stage="66" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="126" st_id="8" stage="65" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="127" st_id="9" stage="64" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="128" st_id="10" stage="63" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="129" st_id="11" stage="62" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="130" st_id="12" stage="61" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="131" st_id="13" stage="60" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="132" st_id="14" stage="59" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="133" st_id="15" stage="58" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="134" st_id="16" stage="57" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="135" st_id="17" stage="56" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="136" st_id="18" stage="55" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="137" st_id="19" stage="54" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="138" st_id="20" stage="53" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="139" st_id="21" stage="52" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="140" st_id="22" stage="51" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="141" st_id="23" stage="50" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="142" st_id="24" stage="49" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="143" st_id="25" stage="48" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="144" st_id="26" stage="47" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="145" st_id="27" stage="46" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="146" st_id="28" stage="45" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="147" st_id="29" stage="44" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="148" st_id="30" stage="43" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="149" st_id="31" stage="42" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="150" st_id="32" stage="41" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="151" st_id="33" stage="40" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="152" st_id="34" stage="39" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="153" st_id="35" stage="38" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="154" st_id="36" stage="37" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="155" st_id="37" stage="36" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="156" st_id="38" stage="35" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="157" st_id="39" stage="34" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="158" st_id="40" stage="33" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="159" st_id="41" stage="32" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="160" st_id="42" stage="31" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="161" st_id="43" stage="30" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="162" st_id="44" stage="29" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="163" st_id="45" stage="28" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="164" st_id="46" stage="27" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="165" st_id="47" stage="26" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="166" st_id="48" stage="25" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="167" st_id="49" stage="24" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="168" st_id="50" stage="23" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="169" st_id="51" stage="22" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="170" st_id="52" stage="21" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="171" st_id="53" stage="20" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="172" st_id="54" stage="19" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="173" st_id="55" stage="18" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="174" st_id="56" stage="17" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="175" st_id="57" stage="16" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="176" st_id="58" stage="15" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="177" st_id="59" stage="14" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="178" st_id="60" stage="13" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="179" st_id="61" stage="12" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="180" st_id="62" stage="11" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="181" st_id="63" stage="10" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="182" st_id="64" stage="9" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="183" st_id="65" stage="8" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="184" st_id="66" stage="7" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="185" st_id="67" stage="6" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="186" st_id="68" stage="5" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="187" st_id="69" stage="4" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="188" st_id="70" stage="3" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="189" st_id="71" stage="2" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="190" st_id="72" stage="1" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:9 %gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_i_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="191" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
:10 %gmem_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="192" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="96" op_0_bw="96" op_1_bw="0" op_2_bw="96" op_3_bw="0">
<![CDATA[
:1 %shiftreg_i_i_i_i = phi i96 %trunc_ln174_5_i, void %.split._crit_edge.i.i.i.i, i96 0, void %entry

]]></Node>
<StgValue><ssdm name="shiftreg_i_i_i_i"/></StgValue>
</operation>

<operation id="193" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 470820, i64 470820, i64 470820

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="194" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
:4 %and_ln174_1_i = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp, i4 0

]]></Node>
<StgValue><ssdm name="and_ln174_1_i"/></StgValue>
</operation>

<operation id="195" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11 %add_ln174_1 = add i5 %and_ln174_1_i, i5 %trunc_ln174

]]></Node>
<StgValue><ssdm name="add_ln174_1"/></StgValue>
</operation>

<operation id="196" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:12 %shl_ln174_1_i = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln174_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln174_1_i"/></StgValue>
</operation>

<operation id="197" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="256" op_0_bw="8">
<![CDATA[
:13 %zext_ln174_1 = zext i8 %shl_ln174_1_i

]]></Node>
<StgValue><ssdm name="zext_ln174_1"/></StgValue>
</operation>

<operation id="198" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:14 %lshr_ln174 = lshr i256 %gmem_addr_read, i256 %zext_ln174_1

]]></Node>
<StgValue><ssdm name="lshr_ln174"/></StgValue>
</operation>

<operation id="199" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="128" op_0_bw="256">
<![CDATA[
:15 %trunc_ln174_1 = trunc i256 %lshr_ln174

]]></Node>
<StgValue><ssdm name="trunc_ln174_1"/></StgValue>
</operation>

<operation id="200" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:16 %br_ln174 = br void %.split._crit_edge.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="201" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="128" op_0_bw="96">
<![CDATA[
.split.i.i.i.i:0 %zext_ln300 = zext i96 %shiftreg_i_i_i_i

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="202" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split.i.i.i.i:2 %specpipeline_ln300 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_11

]]></Node>
<StgValue><ssdm name="specpipeline_ln300"/></StgValue>
</operation>

<operation id="203" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i.i.i.i:3 %specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln300"/></StgValue>
</operation>

<operation id="204" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.i.i.i.i:5 %br_ln174 = br i1 %icmp_ln174, void %.split._crit_edge.i.i.i.i, void

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="205" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split._crit_edge.i.i.i.i:0 %empty_40 = phi i128 %trunc_ln174_1, void, i128 %zext_ln300, void %.split.i.i.i.i

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="206" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="128">
<![CDATA[
.split._crit_edge.i.i.i.i:1 %trunc_ln174_2 = trunc i128 %empty_40

]]></Node>
<StgValue><ssdm name="trunc_ln174_2"/></StgValue>
</operation>

<operation id="207" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="96" op_0_bw="96" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split._crit_edge.i.i.i.i:2 %trunc_ln174_5_i = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %empty_40, i32 32, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln174_5_i"/></StgValue>
</operation>

<operation id="208" st_id="75" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split._crit_edge.i.i.i.i:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_str, i32 %trunc_ln174_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="209" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.split._crit_edge.i.i.i.i:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="210" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0">
<![CDATA[
.exit:0 %ret_ln435 = ret

]]></Node>
<StgValue><ssdm name="ret_ln435"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
