0.6
2018.2
Jun 14 2018
20:41:02
D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v,1637078159,verilog,,D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v,,memory_top,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div,,,,,
D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v,1637077988,verilog,,D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v,,clk_div,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div,,,,,
D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v,1637077988,verilog,,D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v,,clk_div_clk_wiz,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div,,,,,
D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v,1637076970,verilog,,,,testbench,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div,,,,,
