
synpwrap -msg -prj "fpga_vm_impl1_synplify.tcl" -log "fpga_vm_impl1.srf"
Copyright (C) 1992-2024 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.14.0.75.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of fpga_vm_impl1.srf
#Build: Synplify Pro (R) V-2023.09L-2, Build 349R, Sep 17 2024
#install: C:\lscc\diamond\3.14\synpbase
#OS: Windows 10 or later
#Hostname: LAPTOP-H2PSHQ4O

# Wed Oct 29 10:47:21 2025

#Implementation: impl1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: LAPTOP-H2PSHQ4O

Implementation : impl1
Synopsys HDL Compiler, Version comp202309synp1, Build 349R, Built Sep 17 2024 08:16:26, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: LAPTOP-H2PSHQ4O

Implementation : impl1
Synopsys Verilog Compiler, Version comp202309synp1, Build 349R, Built Sep 17 2024 08:16:26, @

@N|Running in 64-bit mode
@I::"C:\lscc\diamond\3.14\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"C:\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.14\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\estacionamento_top.sv" (library work)
@I::"C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\portao_top.sv" (library work)
@I::"C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\sistema_top.sv" (library work)
Verilog syntax check successful!
Selecting top level module sistema_top
@N: CG364 :"C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\estacionamento_top.sv":6:7:6:24|Synthesizing module estacionamento_top in library work.
Running optimization stage 1 on estacionamento_top .......
@N: CL189 :"C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\estacionamento_top.sv":36:4:36:9|Register bit seg1[5] is always 1.
@W: CL279 :"C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\estacionamento_top.sv":36:4:36:9|Pruning register bits 6 to 5 of seg1[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on estacionamento_top (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
@N: CG364 :"C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\portao_top.sv":1:7:1:16|Synthesizing module portao_top in library work.
Running optimization stage 1 on portao_top .......
Finished optimization stage 1 on portao_top (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CG364 :"C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Synthesizing module sistema_top in library work.
Running optimization stage 1 on sistema_top .......
Finished optimization stage 1 on sistema_top (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
Running optimization stage 2 on sistema_top .......
Finished optimization stage 2 on sistema_top (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
Running optimization stage 2 on portao_top .......
@W: CL279 :"C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\portao_top.sv":140:4:140:12|Pruning register bits 15 to 9 of pulso_ciclos_s2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\portao_top.sv":140:4:140:12|Pruning register bits 7 to 5 of pulso_ciclos_s2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\portao_top.sv":140:4:140:12|Pruning register bits 2 to 1 of pulso_ciclos_s2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\portao_top.sv":140:4:140:12|Pruning register bits 15 to 9 of pulso_ciclos_s1[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\portao_top.sv":140:4:140:12|Pruning register bits 7 to 5 of pulso_ciclos_s1[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\portao_top.sv":140:4:140:12|Pruning register bits 2 to 1 of pulso_ciclos_s1[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\portao_top.sv":140:4:140:12|Register bit pulso_ciclos_s1[0] is always 0.
@N: CL189 :"C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\portao_top.sv":140:4:140:12|Register bit pulso_ciclos_s2[0] is always 0.
@N: CL189 :"C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\portao_top.sv":140:4:140:12|Register bit pulso_ciclos_s1[8] is always 1.
@N: CL189 :"C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\portao_top.sv":140:4:140:12|Register bit pulso_ciclos_s2[8] is always 1.
Finished optimization stage 2 on portao_top (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on estacionamento_top .......
Finished optimization stage 2 on estacionamento_top (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\impl1\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 96MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 29 10:47:22 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: LAPTOP-H2PSHQ4O

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 349R, Built Sep 17 2024 08:16:26, @

@N|Running in 64-bit mode
File C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 29 10:47:22 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\impl1\synwork\fpga_vm_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 29 10:47:22 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: LAPTOP-H2PSHQ4O

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 349R, Built Sep 17 2024 08:16:26, @

@N|Running in 64-bit mode
File C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\impl1\synwork\fpga_vm_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 29 10:47:23 2025

###########################################################]
# Wed Oct 29 10:47:24 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: LAPTOP-H2PSHQ4O

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202309lat, Build 191R, Built Sep 17 2024 10:38:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 183MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 199MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\impl1\fpga_vm_impl1_scck.rpt 
See clock summary report "C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\impl1\fpga_vm_impl1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 199MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 199MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 204MB peak: 204MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 204MB peak: 206MB)

NConnInternalConnection caching is on
@N: FX493 |Applying initial value "00" on instance sync_i1[1:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "00" on instance sync_i2[1:0].
@N: FX493 |Applying initial value "00" on instance sync_s1[1:0].
@N: FX493 |Applying initial value "00" on instance sync_s2[1:0].
@N: FX493 |Applying initial value "01" on instance pulso_ciclos_s1[4:3].
@N: FX493 |Applying initial value "01" on instance pulso_ciclos_s2[4:3].
@N: FX493 |Applying initial value "0" on instance servo_state_s1[0].
@N: FX493 |Applying initial value "0" on instance servo_state_s2[0].
@N: FX493 |Applying initial value "0" on instance q_i1.
@N: FX493 |Applying initial value "0" on instance q_i2.
@N: FX493 |Applying initial value "0" on instance q_d_i1.
@N: FX493 |Applying initial value "0" on instance q_d_i2.

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 255MB peak: 255MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 255MB peak: 255MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 255MB peak: 255MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 255MB peak: 255MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 256MB peak: 256MB)


mixed edge conversion for GCC is OFF

Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 257MB peak: 257MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 257MB peak: 257MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 257MB peak: 257MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=108 on top level netlist sistema_top 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 257MB peak: 258MB)



Clock Summary
******************

          Start               Requested     Requested     Clock        Clock          Clock
Level     Clock               Frequency     Period        Type         Group          Load 
-------------------------------------------------------------------------------------------
0 -       sistema_top|clk     200.0 MHz     5.000         inferred     (multiple)     90   
===========================================================================================



Clock Load Summary
***********************

                    Clock     Source        Clock Pin                   Non-clock Pin     Non-clock Pin
Clock               Load      Pin           Seq Example                 Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------
sistema_top|clk     90        clk(port)     u_portao.cnt_i1[16:0].C     -                 -            
=======================================================================================================

@W: MT529 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\estacionamento_top.sv":36:4:36:9|Found inferred clock sistema_top|clk which controls 90 sequential elements including u_estacionamento.vagas_livres[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 90 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       clk                 port                   90         u_portao.q_d_i2
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 258MB peak: 258MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 258MB peak: 258MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 258MB peak: 258MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 260MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 29 10:47:25 2025

###########################################################]
# Wed Oct 29 10:47:25 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: LAPTOP-H2PSHQ4O

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202309lat, Build 191R, Built Sep 17 2024 10:38:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 183MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 199MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 199MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 199MB peak: 199MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 201MB peak: 203MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 254MB peak: 254MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 257MB peak: 257MB)

@N: FX493 |Applying initial value "0" on instance sync_i1[0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance sync_i1[1].
@N: FX493 |Applying initial value "0" on instance sync_i2[0].
@N: FX493 |Applying initial value "0" on instance sync_i2[1].
@N: FX493 |Applying initial value "0" on instance sync_s1[0].
@N: FX493 |Applying initial value "0" on instance sync_s1[1].
@N: FX493 |Applying initial value "0" on instance sync_s2[0].
@N: FX493 |Applying initial value "0" on instance sync_s2[1].
@N: FX493 |Applying initial value "1" on instance pulso_ciclos_s1[3].
@N: FX493 |Applying initial value "0" on instance pulso_ciclos_s1[4].
@N: FX493 |Applying initial value "1" on instance pulso_ciclos_s2[3].
@N: FX493 |Applying initial value "0" on instance pulso_ciclos_s2[4].
@N: FX493 |Applying initial value "0" on instance servo_state_s1[0].
@N: FX493 |Applying initial value "0" on instance servo_state_s2[0].
@N: FX493 |Applying initial value "0" on instance q_d_i1.
@N: FX493 |Applying initial value "0" on instance q_d_i2.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 259MB peak: 259MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 260MB peak: 260MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.N_15 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.N_17 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.N_21 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.N_23 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.N_26 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.N_44 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.SERVO1_0 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.SERVO1_1 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.SERVO1_2 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.SERVO1_3 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.SERVO1_4 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.SERVO1_5 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.SERVO1_6 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.SERVO1_7 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.SERVO2_0 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.SERVO2_1 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.SERVO2_2 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.SERVO2_3 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.SERVO2_4 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.SERVO2_5 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.SERVO2_6 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.SERVO2_7 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.N_117 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.N_118 has multiple drivers .

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 260MB peak: 260MB)

@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net N_11 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net N_1541 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i1_axb_0 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i1_axb_1 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i1_axb_2 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i1_axb_3 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i1_axb_4 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i1_axb_5 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i1_axb_6 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i1_axb_7 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i1_axb_8 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i1_axb_9 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i1_axb_10 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i1_axb_11 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i1_axb_12 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i1_axb_13 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i1_axb_14 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i1_axb_15 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i1_axb_16 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i2_axb_0 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i2_axb_1 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i2_axb_2 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i2_axb_3 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i2_axb_4 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i2_axb_5 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i2_axb_6 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i2_axb_7 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i2_axb_8 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i2_axb_9 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i2_axb_10 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i2_axb_11 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i2_axb_12 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i2_axb_13 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i2_axb_14 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i2_axb_15 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un4_cnt_i2_axb_16 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_0 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_1 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_2 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_3 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_4 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_5 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_6 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_7 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_8 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_9 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_10 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_11 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_12 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_13 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_14 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_15 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_16 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_17 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net u_portao.un2_periodo_cnt_axb_18 has multiple drivers .

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 261MB peak: 261MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 261MB peak: 262MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 261MB peak: 262MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 261MB peak: 262MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 261MB peak: 262MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     1.79ns		  44 /        90

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 262MB peak: 262MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net N_2155 has multiple drivers .
@W: BN161 :"c:\users\raque\onedrive\documentos\embarcatech\projeto\fpga_vm\sistema_top.sv":5:7:5:17|Net N_2157 has multiple drivers .

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 262MB peak: 262MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 262MB peak: 263MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 262MB peak: 263MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 207MB peak: 263MB)

Writing Analyst data base C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\impl1\synwork\fpga_vm_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 262MB peak: 263MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\raque\OneDrive\Documentos\EmbarcaTECH\projeto\fpga_vm\impl1\fpga_vm_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 270MB peak: 270MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 270MB peak: 271MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 269MB peak: 271MB)

@W: MT420 |Found inferred clock sistema_top|clk with period 5.00ns. Please declare a user-defined clock on port clk.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Oct 29 10:47:28 2025
#


Top view:               sistema_top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.637

                    Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock      Frequency     Frequency     Period        Period        Slack     Type         Group     
-------------------------------------------------------------------------------------------------------------
sistema_top|clk     200.0 MHz     297.4 MHz     5.000         3.362         1.637     inferred     (multiple)
=============================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------
sistema_top|clk  sistema_top|clk  |  5.000       1.638  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: sistema_top|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                   Arrival          
Instance                    Reference           Type        Pin     Net                Time        Slack
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
u_portao.cnt_i1[1]          sistema_top|clk     FD1S3IX     Q       cnt_i1[1]          0.907       1.637
u_portao.cnt_i1[3]          sistema_top|clk     FD1S3IX     Q       cnt_i1[3]          0.907       1.637
u_portao.cnt_i2[1]          sistema_top|clk     FD1S3IX     Q       cnt_i2[1]          0.907       1.637
u_portao.cnt_i2[3]          sistema_top|clk     FD1S3IX     Q       cnt_i2[3]          0.907       1.637
u_portao.periodo_cnt[0]     sistema_top|clk     FD1S3AX     Q       SERVO1_axb_0       0.955       1.905
u_portao.cnt_i1[0]          sistema_top|clk     FD1S3IX     Q       cnt_i1[0]          0.955       1.966
u_portao.cnt_i2[0]          sistema_top|clk     FD1S3IX     Q       cnt_i2[0]          0.955       1.966
u_portao.periodo_cnt[3]     sistema_top|clk     FD1S3AX     Q       periodo_cnt[3]     0.985       1.998
u_portao.periodo_cnt[4]     sistema_top|clk     FD1S3AX     Q       periodo_cnt[4]     0.985       1.998
u_portao.periodo_cnt[1]     sistema_top|clk     FD1S3AX     Q       SERVO1_axb_1       0.907       2.014
========================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                           Required          
Instance                     Reference           Type        Pin     Net                        Time         Slack
                             Clock                                                                                
------------------------------------------------------------------------------------------------------------------
u_portao.q_i1                sistema_top|clk     FD1P3AX     SP      cnt_i114                   4.806        1.637
u_portao.q_i2                sistema_top|clk     FD1P3AX     SP      cnt_i214                   4.806        1.637
u_portao.periodo_cnt[17]     sistema_top|clk     FD1S3IX     D       periodo_cnt_3[17]          4.946        1.905
u_portao.periodo_cnt[18]     sistema_top|clk     FD1S3IX     D       periodo_cnt_3[18]          4.946        1.905
u_portao.cnt_i1[15]          sistema_top|clk     FD1S3IX     D       un4_cnt_i1_cry_15_0_S0     4.946        1.966
u_portao.cnt_i1[16]          sistema_top|clk     FD1S3IX     D       un4_cnt_i1_cry_15_0_S1     4.946        1.966
u_portao.cnt_i2[15]          sistema_top|clk     FD1S3IX     D       un4_cnt_i2_cry_15_0_S0     4.946        1.966
u_portao.cnt_i2[16]          sistema_top|clk     FD1S3IX     D       un4_cnt_i2_cry_15_0_S1     4.946        1.966
u_portao.periodo_cnt[15]     sistema_top|clk     FD1S3IX     D       periodo_cnt_3[15]          4.946        1.966
u_portao.periodo_cnt[16]     sistema_top|clk     FD1S3IX     D       periodo_cnt_3[16]          4.946        1.966
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.806

    - Propagation time:                      3.169
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.637

    Number of logic level(s):                4
    Starting point:                          u_portao.cnt_i1[1] / Q
    Ending point:                            u_portao.q_i1 / SP
    The start point is clocked by            sistema_top|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            sistema_top|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
u_portao.cnt_i1[1]           FD1S3IX      Q        Out     0.907     0.907 r     -         
cnt_i1[1]                    Net          -        -       -         -           2         
u_portao.un1_cnt_i1_8_0      ORCALUT4     A        In      0.000     0.907 r     -         
u_portao.un1_cnt_i1_8_0      ORCALUT4     Z        Out     0.606     1.513 r     -         
un1_cnt_i1_8_0               Net          -        -       -         -           1         
u_portao.un1_cnt_i1_8_12     ORCALUT4     D        In      0.000     1.513 r     -         
u_portao.un1_cnt_i1_8_12     ORCALUT4     Z        Out     0.606     2.119 r     -         
un1_cnt_i1_8_12              Net          -        -       -         -           1         
u_portao.un1_cnt_i1_8        ORCALUT4     D        In      0.000     2.119 r     -         
u_portao.un1_cnt_i1_8        ORCALUT4     Z        Out     0.660     2.779 r     -         
un1_cnt_i1_8                 Net          -        -       -         -           2         
u_portao.cnt_i114            ORCALUT4     C        In      0.000     2.779 r     -         
u_portao.cnt_i114            ORCALUT4     Z        Out     0.390     3.169 r     -         
cnt_i114                     Net          -        -       -         -           1         
u_portao.q_i1                FD1P3AX      SP       In      0.000     3.169 r     -         
===========================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 270MB peak: 271MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 270MB peak: 271MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_45f-6

Register bits: 90 of 43848 (0%)
PIC Latch:       0
I/O cells:       17


Details:
CCU2C:          46
FD1P3AX:        2
FD1S3AX:        34
FD1S3AY:        2
FD1S3IX:        41
GSR:            1
IB:             8
IFS1P3DX:       7
INV:            8
OB:             9
OFS1P3DX:       4
ORCALUT4:       36
PUR:            1
VHI:            3
VLO:            3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 271MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Oct 29 10:47:28 2025

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "ECP5U" -d LFE5U-45F -path "C:/Users/raque/OneDrive/Documentos/EmbarcaTECH/projeto/fpga_vm/impl1" -path "C:/Users/raque/OneDrive/Documentos/EmbarcaTECH/projeto/fpga_vm"   "C:/Users/raque/OneDrive/Documentos/EmbarcaTECH/projeto/fpga_vm/impl1/fpga_vm_impl1.edi" "fpga_vm_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to fpga_vm_impl1.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 12 MB


ngdbuild  -a "ECP5U" -d LFE5U-45F  -p "C:/lscc/diamond/3.14/ispfpga/sa5p00/data"  -p "C:/Users/raque/OneDrive/Documentos/EmbarcaTECH/projeto/fpga_vm/impl1" -p "C:/Users/raque/OneDrive/Documentos/EmbarcaTECH/projeto/fpga_vm"  "fpga_vm_impl1.ngo" "fpga_vm_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'fpga_vm_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    204 blocks expanded
Complete the first expansion.
Writing 'fpga_vm_impl1.ngd' ...
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 20 MB


map -a "ECP5U" -p LFE5U-45F -t CABGA381 -s 6 -oc Commercial   "fpga_vm_impl1.ngd" -o "fpga_vm_impl1_map.ncd" -pr "fpga_vm_impl1.prf" -mp "fpga_vm_impl1.mrp" -lpf "C:/Users/raque/OneDrive/Documentos/EmbarcaTECH/projeto/fpga_vm/impl1/fpga_vm_impl1_synplify.lpf" -lpf "C:/Users/raque/OneDrive/Documentos/EmbarcaTECH/projeto/fpga_vm/top.lpf"             
map:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: fpga_vm_impl1.ngd
   Picdevice="LFE5U-45F"

   Pictype="CABGA381"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-45FCABGA381, Performance used: 6.

Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.

    <postMsg mid="52101275" type="Warning" dynamic="3" navigation="0" arg0="PULLMODE" arg1="DOWN" arg2="seg1_pad[0]/IOBUF"  />
    <postMsg mid="52101275" type="Warning" dynamic="3" navigation="0" arg0="PULLMODE" arg1="DOWN" arg2="seg1_pad[6]/IOBUF"  />
    <postMsg mid="52101275" type="Warning" dynamic="3" navigation="0" arg0="PULLMODE" arg1="DOWN" arg2="seg1_pad[5]/IOBUF"  />
    <postMsg mid="52101275" type="Warning" dynamic="3" navigation="0" arg0="PULLMODE" arg1="DOWN" arg2="seg1_pad[4]/IOBUF"  />
    <postMsg mid="52101275" type="Warning" dynamic="3" navigation="0" arg0="PULLMODE" arg1="DOWN" arg2="seg1_pad[3]/IOBUF"  />
    <postMsg mid="52101275" type="Warning" dynamic="3" navigation="0" arg0="PULLMODE" arg1="DOWN" arg2="seg1_pad[2]/IOBUF"  />
    <postMsg mid="52101275" type="Warning" dynamic="3" navigation="0" arg0="PULLMODE" arg1="DOWN" arg2="seg1_pad[1]/IOBUF"  />
Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     90 out of 44457 (0%)
      PFU registers:           79 out of 43848 (0%)
      PIO registers:           11 out of   609 (2%)
   Number of SLICEs:        82 out of 21924 (0%)
      SLICEs as Logic/ROM:     82 out of 21924 (0%)
      SLICEs as RAM:            0 out of 16443 (0%)
      SLICEs as Carry:         46 out of 21924 (0%)
   Number of LUT4s:        132 out of 43848 (0%)
      Number used as logic LUTs:         40
      Number used as distributed RAM:     0
      Number used as ripple logic:       92
      Number used as shift registers:     0
   Number of PIO sites used: 17 out of 203 (8%)
   Number of block RAMs:  0 out of 108 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 144 (0 %)
   Number of Used DSP ALU Sites:  0 out of 72 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  1
     Net clk_c: 66 loads, 66 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  2
     Net u_portao/cnt_i114: 1 loads, 1 LSLICEs
     Net u_portao/cnt_i214: 1 loads, 1 LSLICEs
   Number of LSRs:  5
     Net u_portao/N_30_1_i: 5 loads, 5 LSLICEs
     Net u_portao/N_4_1_i: 5 loads, 5 LSLICEs
     Net u_portao/periodo_cnt11: 5 loads, 5 LSLICEs
     Net u_portao/cnt_i213_i: 6 loads, 6 LSLICEs
     Net u_portao/cnt_i113_i: 6 loads, 6 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net u_portao/cnt_i113_i: 6 loads
     Net u_portao/cnt_i213_i: 6 loads
     Net u_portao/N_30_1_i: 5 loads
     Net u_portao/N_4_1_i: 5 loads
     Net u_portao/periodo_cnt11: 5 loads
     Net u_portao/q_i1: 5 loads
     Net u_portao/q_i2: 5 loads
     Net u_portao/SERVO1_0: 4 loads
     Net u_portao/SERVO1_axb_18: 4 loads
     Net u_portao/SERVO2_0: 4 loads
 

   Number of warnings:  7
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 156 MB

Dumping design to file fpga_vm_impl1_map.ncd.

mpartrce -p "fpga_vm_impl1.p2t" -f "fpga_vm_impl1.p3t" -tf "fpga_vm_impl1.pt" "fpga_vm_impl1_map.ncd" "fpga_vm_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
    <postMsg mid="2030012" type="Warning" dynamic="0" navigation="0"  />
Running par. Please wait . . .

Lattice Place and Route Report for Design "fpga_vm_impl1_map.ncd"
Wed Oct 29 10:47:31 2025

PAR: Place And Route Diamond (64-bit) 3.14.0.75.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 fpga_vm_impl1_map.ncd fpga_vm_impl1.dir/5_1.ncd fpga_vm_impl1.prf
Preference file: fpga_vm_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file fpga_vm_impl1_map.ncd.
Design name: sistema_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application par from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      17/245           6% used
                     17/203           8% bonded
   IOLOGIC           11/245           4% used

   SLICE             82/21924        <1% used



Number of Signals: 231
Number of Connections: 454

Pin Constraint Summary:
   17 out of 17 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_c (driver: clk, clk/ce/sr load #: 66/0/0)


No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
.........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 36928.
Finished Placer Phase 1.  REAL time: 2 secs 

Starting Placer Phase 2.
.
Placer score =  35750
Finished Placer Phase 2.  REAL time: 2 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 1 out of 12 (8%)
  PLL        : 0 out of 4 (0%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:
  PRIMARY "clk_c" from comp "clk" on PIO site "P3 (PL68C)", CLK/CE/SR load = 28

  PRIMARY  : 1 out of 16 (6%)

Quadrant TR Clocks:
  PRIMARY "clk_c" from comp "clk" on PIO site "P3 (PL68C)", CLK/CE/SR load = 21

  PRIMARY  : 1 out of 16 (6%)

Quadrant BL Clocks:
  PRIMARY "clk_c" from comp "clk" on PIO site "P3 (PL68C)", CLK/CE/SR load = 13

  PRIMARY  : 1 out of 16 (6%)

Quadrant BR Clocks:
  PRIMARY "clk_c" from comp "clk" on PIO site "P3 (PL68C)", CLK/CE/SR load = 4

  PRIMARY  : 1 out of 16 (6%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   17 out of 245 (6.9%) PIO sites used.
   17 out of 203 (8.4%) bonded PIO sites used.
   Number of PIO comps: 17; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 0 / 27 (  0%) | -          | -          | -          |
| 1        | 1 / 33 (  3%) | 3.3V       | -          | -          |
| 2        | 3 / 32 (  9%) | 3.3V       | -          | -          |
| 3        | 3 / 33 (  9%) | 3.3V       | -          | -          |
| 6        | 1 / 33 (  3%) | 3.3V       | -          | -          |
| 7        | 9 / 32 ( 28%) | 3.3V       | -          | -          |
| 8        | 0 / 13 (  0%) | -          | -          | -          |
+----------+---------------+------------+------------+------------+

Total placer CPU time: 2 secs 

Dumping design to file fpga_vm_impl1.dir/5_1.ncd.

0 connections routed; 454 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 5 secs 

Start NBR router at 10:47:36 10/29/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 10:47:36 10/29/25

Start NBR section for initial routing at 10:47:36 10/29/25
Level 4, iteration 1
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 33.709ns/0.000ns; real time: 5 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 10:47:36 10/29/25
Level 4, iteration 1
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 33.709ns/0.000ns; real time: 6 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 33.709ns/0.000ns; real time: 6 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 10:47:37 10/29/25

Start NBR section for re-routing at 10:47:37 10/29/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 33.709ns/0.000ns; real time: 6 secs 

Start NBR section for post-routing at 10:47:37 10/29/25

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 33.709ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 5 secs 
Total REAL time: 6 secs 
Completely routed.
End of route.  454 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file fpga_vm_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 33.709
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.176
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 6 secs 
Total REAL time to completion: 6 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "fpga_vm_impl1.pt" -o "fpga_vm_impl1.twr" "fpga_vm_impl1.ncd" "fpga_vm_impl1.prf"
trce:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file fpga_vm_impl1.ncd.
Design name: sistema_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Wed Oct 29 10:47:39 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o fpga_vm_impl1.twr -gui fpga_vm_impl1.ncd fpga_vm_impl1.prf 
Design file:     fpga_vm_impl1.ncd
Preference file: fpga_vm_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 898 paths, 1 nets, and 375 connections (82.60% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Wed Oct 29 10:47:39 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o fpga_vm_impl1.twr -gui fpga_vm_impl1.ncd fpga_vm_impl1.prf 
Design file:     fpga_vm_impl1.ncd
Preference file: fpga_vm_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 898 paths, 1 nets, and 375 connections (82.60% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 217 MB


tmcheck -par "fpga_vm_impl1.par" 

bitgen -w "fpga_vm_impl1.ncd" -f "fpga_vm_impl1.t2b" -e -s "C:/Users/raque/OneDrive/Documentos/EmbarcaTECH/projeto/fpga_vm/fpga_vm.sec" -k "C:/Users/raque/OneDrive/Documentos/EmbarcaTECH/projeto/fpga_vm/fpga_vm.bek" "fpga_vm_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.14.0.75.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file fpga_vm_impl1.ncd.
Design name: sistema_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application Bitgen from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from fpga_vm_impl1.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sa5p00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.4**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "fpga_vm_impl1.bit".
Total CPU Time: 4 secs 
Total REAL Time: 5 secs 
Peak Memory Usage: 362 MB
