{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603073941576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603073941576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 23:19:01 2020 " "Processing started: Sun Oct 18 23:19:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603073941576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073941576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073941576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603073942136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603073942136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954554 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954556 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasoma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasoma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAsoma-comportamento " "Found design unit 1: ULAsoma-comportamento" {  } { { "ULAsoma.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/ULAsoma.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954558 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAsoma " "Found entity 1: ULAsoma" {  } { { "ULAsoma.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/ULAsoma.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-comportamento " "Found design unit 1: fetch-comportamento" {  } { { "fetch.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/fetch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954561 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954562 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto1-comportamento " "Found design unit 1: projeto1-comportamento" {  } { { "projeto1.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/projeto1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954565 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto1 " "Found entity 1: projeto1" {  } { { "projeto1.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/projeto1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/memoriaROM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954568 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-comportamento " "Found design unit 1: processador-comportamento" {  } { { "processador.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/processador.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954570 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquitetura.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arquitetura-comportamento " "Found design unit 1: arquitetura-comportamento" {  } { { "arquitetura.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/arquitetura.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954572 ""} { "Info" "ISGN_ENTITY_NAME" "1 arquitetura " "Found entity 1: arquitetura" {  } { { "arquitetura.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/arquitetura.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954574 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag-comportamento " "Found design unit 1: flag-comportamento" {  } { { "flag.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/flag.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954576 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag " "Found entity 1: flag" {  } { { "flag.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/flag.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-comportamento " "Found design unit 1: UC-comportamento" {  } { { "UC.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/UC.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954578 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/UC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954580 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-comportamento " "Found design unit 1: decodificador-comportamento" {  } { { "decodificador.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/decodificador.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954582 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-comportamento " "Found design unit 1: flipFlop-comportamento" {  } { { "flipFlop.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/flipFlop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954584 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/flipFlop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/memoriaRAM.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954586 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954586 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "codificadorEnderecos.vhd " "Can't analyze file -- file codificadorEnderecos.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603073954590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/conversorHex7Seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954592 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacedisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacedisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceDisplay-comportamento " "Found design unit 1: interfaceDisplay-comportamento" {  } { { "interfaceDisplay.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/interfaceDisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954594 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceDisplay " "Found entity 1: interfaceDisplay" {  } { { "interfaceDisplay.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/interfaceDisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacechave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacechave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceChave-comportamento " "Found design unit 1: interfaceChave-comportamento" {  } { { "interfaceChave.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/interfaceChave.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954596 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceChave " "Found entity 1: interfaceChave" {  } { { "interfaceChave.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/interfaceChave.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacebotao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacebotao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceBotao-comportamento " "Found design unit 1: interfaceBotao-comportamento" {  } { { "interfaceBotao.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/interfaceBotao.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954598 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceBotao " "Found entity 1: interfaceBotao" {  } { { "interfaceBotao.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/interfaceBotao.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/divisorGenerico_e_Interface.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954600 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/divisorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954602 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopGenerico-comportamento " "Found design unit 1: flipflopGenerico-comportamento" {  } { { "flipflopGenerico.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/flipflopGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954604 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopGenerico " "Found entity 1: flipflopGenerico" {  } { { "flipflopGenerico.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/flipflopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603073954604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954604 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto1 " "Elaborating entity \"projeto1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603073954678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:processador " "Elaborating entity \"processador\" for hierarchy \"processador:processador\"" {  } { { "projeto1.vhd" "processador" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/projeto1.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC processador:processador\|UC:UC " "Elaborating entity \"UC\" for hierarchy \"processador:processador\|UC:UC\"" {  } { { "processador.vhd" "UC" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/processador.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954723 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[0\] UC.vhd(71) " "Inferred latch for \"operacao\[0\]\" at UC.vhd(71)" {  } { { "UC.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/UC.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954724 "|processador|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[1\] UC.vhd(71) " "Inferred latch for \"operacao\[1\]\" at UC.vhd(71)" {  } { { "UC.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/UC.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954724 "|processador|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[2\] UC.vhd(71) " "Inferred latch for \"operacao\[2\]\" at UC.vhd(71)" {  } { { "UC.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/UC.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954724 "|processador|UC:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch processador:processador\|fetch:fetch " "Elaborating entity \"fetch\" for hierarchy \"processador:processador\|fetch:fetch\"" {  } { { "processador.vhd" "fetch" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/processador.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processador:processador\|fetch:fetch\|muxGenerico2x1:muxPC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processador:processador\|fetch:fetch\|muxGenerico2x1:muxPC\"" {  } { { "fetch.vhd" "muxPC" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/fetch.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante processador:processador\|fetch:fetch\|somaConstante:somPC " "Elaborating entity \"somaConstante\" for hierarchy \"processador:processador\|fetch:fetch\|somaConstante:somPC\"" {  } { { "fetch.vhd" "somPC" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/fetch.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processador:processador\|fetch:fetch\|registradorGenerico:registerPC " "Elaborating entity \"registradorGenerico\" for hierarchy \"processador:processador\|fetch:fetch\|registradorGenerico:registerPC\"" {  } { { "fetch.vhd" "registerPC" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/fetch.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM processador:processador\|fetch:fetch\|memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"processador:processador\|fetch:fetch\|memoriaROM:ROM\"" {  } { { "fetch.vhd" "ROM" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/fetch.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura processador:processador\|arquitetura:arquitetura " "Elaborating entity \"arquitetura\" for hierarchy \"processador:processador\|arquitetura:arquitetura\"" {  } { { "processador.vhd" "arquitetura" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/processador.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processador:processador\|arquitetura:arquitetura\|muxGenerico2x1:muxInstRAM " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processador:processador\|arquitetura:arquitetura\|muxGenerico2x1:muxInstRAM\"" {  } { { "arquitetura.vhd" "muxInstRAM" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/arquitetura.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem processador:processador\|arquitetura:arquitetura\|bancoRegistradoresArqRegMem:memReg " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"processador:processador\|arquitetura:arquitetura\|bancoRegistradoresArqRegMem:memReg\"" {  } { { "arquitetura.vhd" "memReg" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/arquitetura.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA processador:processador\|arquitetura:arquitetura\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"processador:processador\|arquitetura:arquitetura\|ULA:ULA\"" {  } { { "arquitetura.vhd" "ULA" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/arquitetura.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag processador:processador\|arquitetura:arquitetura\|flag:flag " "Elaborating entity \"flag\" for hierarchy \"processador:processador\|arquitetura:arquitetura\|flag:flag\"" {  } { { "arquitetura.vhd" "flag" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/arquitetura.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop processador:processador\|arquitetura:arquitetura\|flag:flag\|flipFlop:flipFlop " "Elaborating entity \"flipFlop\" for hierarchy \"processador:processador\|arquitetura:arquitetura\|flag:flag\|flipFlop:flipFlop\"" {  } { { "flag.vhd" "flipFlop" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/flag.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:de " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:de\"" {  } { { "projeto1.vhd" "de" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/projeto1.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954803 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enderecoBotao\[0\] decodificador.vhd(82) " "Inferred latch for \"enderecoBotao\[0\]\" at decodificador.vhd(82)" {  } { { "decodificador.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/decodificador.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954805 "|projeto1|decodificador:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enderecoBotao\[1\] decodificador.vhd(82) " "Inferred latch for \"enderecoBotao\[1\]\" at decodificador.vhd(82)" {  } { { "decodificador.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/decodificador.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954805 "|projeto1|decodificador:de"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceDisplay interfaceDisplay:display " "Elaborating entity \"interfaceDisplay\" for hierarchy \"interfaceDisplay:display\"" {  } { { "projeto1.vhd" "display" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/projeto1.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg interfaceDisplay:display\|conversorHex7Seg:display0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"interfaceDisplay:display\|conversorHex7Seg:display0\"" {  } { { "interfaceDisplay.vhd" "display0" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/interfaceDisplay.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954840 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[0\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[0\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954841 "|projeto1|interfaceDisplay:display|conversorHex7Seg:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[1\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[1\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954841 "|projeto1|interfaceDisplay:display|conversorHex7Seg:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[2\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[2\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954841 "|projeto1|interfaceDisplay:display|conversorHex7Seg:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[3\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[3\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954841 "|projeto1|interfaceDisplay:display|conversorHex7Seg:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[4\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[4\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954841 "|projeto1|interfaceDisplay:display|conversorHex7Seg:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[5\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[5\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954841 "|projeto1|interfaceDisplay:display|conversorHex7Seg:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[6\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[6\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073954841 "|projeto1|interfaceDisplay:display|conversorHex7Seg:display0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceChave interfaceChave:chaves " "Elaborating entity \"interfaceChave\" for hierarchy \"interfaceChave:chaves\"" {  } { { "projeto1.vhd" "chaves" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/projeto1.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceBotao interfaceBotao:botoes " "Elaborating entity \"interfaceBotao\" for hierarchy \"interfaceBotao:botoes\"" {  } { { "projeto1.vhd" "botoes" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/projeto1.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:baseTempo " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:baseTempo\"" {  } { { "projeto1.vhd" "baseTempo" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/projeto1.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/divisorGenerico_e_Interface.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopGenerico divisorGenerico_e_Interface:baseTempo\|flipflopGenerico:registraUmSegundo " "Elaborating entity \"flipflopGenerico\" for hierarchy \"divisorGenerico_e_Interface:baseTempo\|flipflopGenerico:registraUmSegundo\"" {  } { { "divisorGenerico_e_Interface.vhd" "registraUmSegundo" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/divisorGenerico_e_Interface.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073954856 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processador:processador\|arquitetura:arquitetura\|bancoRegistradoresArqRegMem:memReg\|registrador " "RAM logic \"processador:processador\|arquitetura:arquitetura\|bancoRegistradoresArqRegMem:memReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1603073955271 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603073955271 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "t_BT\[1\] GND " "Pin \"t_BT\[1\]\" is stuck at GND" {  } { { "projeto1.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/projeto1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603073956203 "|projeto1|t_BT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_BT\[2\] GND " "Pin \"t_BT\[2\]\" is stuck at GND" {  } { { "projeto1.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/projeto1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603073956203 "|projeto1|t_BT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_BT\[3\] GND " "Pin \"t_BT\[3\]\" is stuck at GND" {  } { { "projeto1.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/projeto1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603073956203 "|projeto1|t_BT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_BT\[4\] GND " "Pin \"t_BT\[4\]\" is stuck at GND" {  } { { "projeto1.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/projeto1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603073956203 "|projeto1|t_BT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_BT\[5\] GND " "Pin \"t_BT\[5\]\" is stuck at GND" {  } { { "projeto1.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/projeto1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603073956203 "|projeto1|t_BT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_BT\[6\] GND " "Pin \"t_BT\[6\]\" is stuck at GND" {  } { { "projeto1.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/projeto1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603073956203 "|projeto1|t_BT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_BT\[7\] GND " "Pin \"t_BT\[7\]\" is stuck at GND" {  } { { "projeto1.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Projeto relógio/projeto1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603073956203 "|projeto1|t_BT[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603073956203 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603073956300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603073957041 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603073957041 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "367 " "Implemented 367 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603073957162 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603073957162 ""} { "Info" "ICUT_CUT_TM_LCELLS" "285 " "Implemented 285 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603073957162 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603073957162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603073957212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 23:19:17 2020 " "Processing ended: Sun Oct 18 23:19:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603073957212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603073957212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603073957212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603073957212 ""}
