<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4236' ll='4238' type='unsigned int llvm::TargetLowering::combineRepeatedFPDivisors() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4232'>/// Indicate whether this target prefers to combine FDIVs with the same
  /// divisor. If the transform should never be done, return zero. If the
  /// transform should be done, return the minimum number of divisor uses
  /// that must exist.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='13693' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner25combineRepeatedFPDivisorsEPN4llvm6SDNodeE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16296' c='_ZNK4llvm21AArch64TargetLowering25combineRepeatedFPDivisorsEv'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.h' l='536' c='_ZNK4llvm19NVPTXTargetLowering25combineRepeatedFPDivisorsEv'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='12209' c='_ZNK4llvm17PPCTargetLowering25combineRepeatedFPDivisorsEv'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='22479' c='_ZNK4llvm17X86TargetLowering25combineRepeatedFPDivisorsEv'/>
