{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v " "Source file: D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1676547856627 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1676547856627 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v " "Source file: D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1676547856647 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1676547856647 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v " "Source file: D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1676547856667 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1676547856667 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676547858197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676547858197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 16 19:44:17 2023 " "Processing started: Thu Feb 16 19:44:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676547858197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676547858197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Module -c Top_Module " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Module -c Top_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676547858197 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676547858627 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "seg7 Top_Module.v(114) " "Verilog Module Declaration warning at Top_Module.v(114): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"seg7\"" {  } { { "Top_Module.v" "" { Text "D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v" 114 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676547858687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 4 4 " "Found 4 design units, including 4 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Module " "Found entity 1: Top_Module" {  } { { "Top_Module.v" "" { Text "D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676547858687 ""} { "Info" "ISGN_ENTITY_NAME" "2 freq_divider " "Found entity 2: freq_divider" {  } { { "Top_Module.v" "" { Text "D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676547858687 ""} { "Info" "ISGN_ENTITY_NAME" "3 up_counter " "Found entity 3: up_counter" {  } { { "Top_Module.v" "" { Text "D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676547858687 ""} { "Info" "ISGN_ENTITY_NAME" "4 seg7 " "Found entity 4: seg7" {  } { { "Top_Module.v" "" { Text "D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676547858687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676547858687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Module " "Elaborating entity \"Top_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676547858727 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "sel_out Top_Module.v(28) " "Verilog HDL Port Connection error at Top_Module.v(28): output or inout port \"sel_out\" must be connected to a structural net expression" {  } { { "Top_Module.v" "" { Text "D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v" 28 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1676547858727 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "dig_out Top_Module.v(29) " "Verilog HDL Port Connection error at Top_Module.v(29): output or inout port \"dig_out\" must be connected to a structural net expression" {  } { { "Top_Module.v" "" { Text "D:/vic/Project/Verilog_Project/Counter7seg/Top_Module.v" 29 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1676547858727 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1676547858727 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676547858797 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 16 19:44:18 2023 " "Processing ended: Thu Feb 16 19:44:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676547858797 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676547858797 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676547858797 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676547858797 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676547859385 ""}
