Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec 28 01:08:27 2025
| Host         : LAPTOP-DHS056N6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file image_rotator_design_wrapper_timing_summary_routed.rpt -pb image_rotator_design_wrapper_timing_summary_routed.pb -rpx image_rotator_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : image_rotator_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.739    -4658.420                   2610                44595        0.018        0.000                      0                44595        3.750        0.000                       0                 10105  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -6.739    -4658.420                   2610                44491        0.018        0.000                      0                44491        3.750        0.000                       0                 10105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.253        0.000                      0                  104        1.272        0.000                      0                  104  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2610  Failing Endpoints,  Worst Slack       -6.739ns,  Total Violation    -4658.420ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.739ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.643ns  (logic 7.832ns (47.059%)  route 8.811ns (52.941%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.666     2.960    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X41Y40         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.419     3.379 r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/Q
                         net (fo=6, routed)           0.611     3.990    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg_n_0_[4]
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.296     4.286 r  image_rotator_design_i/axi_image_rotator_0/inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     4.286    image_rotator_design_i/axi_image_rotator_0/inst/i__carry__0_i_4__0_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.818 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.818    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__0_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.152 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.836     5.989    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr21_out[9]
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.303     6.292 r  image_rotator_design_i/axi_image_rotator_0/inst/_i_8/O
                         net (fo=1, routed)           0.604     6.895    image_rotator_design_i/axi_image_rotator_0/inst_n_18
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    10.736 r  image_rotator_design_i/axi_image_rotator_0/inst//P[0]
                         net (fo=2, routed)           0.931    11.667    image_rotator_design_i/axi_image_rotator_0/inst/P[0]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.124    11.791 r  image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_3/O
                         net (fo=2, routed)           0.301    12.092    image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_3_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.216 r  image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_6/O
                         net (fo=1, routed)           0.000    12.216    image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_6_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.856 r  image_rotator_design_i/axi_image_rotator_0/inst/_inferred__9/i___50_carry/O[3]
                         net (fo=2048, routed)        2.396    15.251    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_3520_3583_0_2/ADDRC3
    SLICE_X36Y57         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.306    15.557 r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_3520_3583_0_2/RAMC/O
                         net (fo=1, routed)           1.509    17.066    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_3520_3583_0_2_n_2
    SLICE_X25Y49         LUT6 (Prop_lut6_I0_O)        0.124    17.190 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[2]_i_71/O
                         net (fo=1, routed)           0.000    17.190    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[2]_i_71_n_0
    SLICE_X25Y49         MUXF7 (Prop_muxf7_I1_O)      0.245    17.435 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]_i_30/O
                         net (fo=1, routed)           0.000    17.435    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]_i_30_n_0
    SLICE_X25Y49         MUXF8 (Prop_muxf8_I0_O)      0.104    17.539 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]_i_10/O
                         net (fo=1, routed)           0.937    18.476    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]_i_10_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I0_O)        0.316    18.792 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[2]_i_3/O
                         net (fo=1, routed)           0.687    19.479    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg0[2]
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.603 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[2]_i_1/O
                         net (fo=1, routed)           0.000    19.603    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg[2]
    SLICE_X23Y44         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.578    12.757    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X23Y44         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]/C
                         clock pessimism              0.230    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X23Y44         FDCE (Setup_fdce_C_D)        0.031    12.864    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                         -19.603    
  -------------------------------------------------------------------
                         slack                                 -6.739    

Slack (VIOLATED) :        -6.715ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.524ns  (logic 7.730ns (46.781%)  route 8.794ns (53.219%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.666     2.960    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X41Y40         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.419     3.379 r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/Q
                         net (fo=6, routed)           0.611     3.990    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg_n_0_[4]
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.296     4.286 r  image_rotator_design_i/axi_image_rotator_0/inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     4.286    image_rotator_design_i/axi_image_rotator_0/inst/i__carry__0_i_4__0_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.818 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.818    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__0_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.152 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.836     5.989    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr21_out[9]
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.303     6.292 r  image_rotator_design_i/axi_image_rotator_0/inst/_i_8/O
                         net (fo=1, routed)           0.604     6.895    image_rotator_design_i/axi_image_rotator_0/inst_n_18
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    10.736 r  image_rotator_design_i/axi_image_rotator_0/inst//P[0]
                         net (fo=2, routed)           0.931    11.667    image_rotator_design_i/axi_image_rotator_0/inst/P[0]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.124    11.791 r  image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_3/O
                         net (fo=2, routed)           0.301    12.092    image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_3_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.216 r  image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_6/O
                         net (fo=1, routed)           0.000    12.216    image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_6_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.796 r  image_rotator_design_i/axi_image_rotator_0/inst/_inferred__9/i___50_carry/O[2]
                         net (fo=2048, routed)        2.484    15.279    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_4032_4095_3_5/ADDRB2
    SLICE_X58Y40         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.302    15.581 r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_4032_4095_3_5/RAMB/O
                         net (fo=1, routed)           1.746    17.327    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_4032_4095_3_5_n_1
    SLICE_X35Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[4]_i_105/O
                         net (fo=1, routed)           0.000    17.451    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[4]_i_105_n_0
    SLICE_X35Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    17.668 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]_i_47/O
                         net (fo=1, routed)           0.000    17.668    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]_i_47_n_0
    SLICE_X35Y36         MUXF8 (Prop_muxf8_I1_O)      0.094    17.762 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]_i_18/O
                         net (fo=1, routed)           0.645    18.407    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]_i_18_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.316    18.723 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[4]_i_5/O
                         net (fo=1, routed)           0.636    19.360    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[4]_i_5_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.124    19.484 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[4]_i_1/O
                         net (fo=1, routed)           0.000    19.484    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg[4]
    SLICE_X33Y28         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.483    12.663    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X33Y28         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]/C
                         clock pessimism              0.230    12.892    
                         clock uncertainty           -0.154    12.738    
    SLICE_X33Y28         FDCE (Setup_fdce_C_D)        0.031    12.769    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -19.484    
  -------------------------------------------------------------------
                         slack                                 -6.715    

Slack (VIOLATED) :        -6.672ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.564ns  (logic 7.794ns (47.054%)  route 8.770ns (52.946%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.666     2.960    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X41Y40         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.419     3.379 r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/Q
                         net (fo=6, routed)           0.611     3.990    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg_n_0_[4]
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.296     4.286 r  image_rotator_design_i/axi_image_rotator_0/inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     4.286    image_rotator_design_i/axi_image_rotator_0/inst/i__carry__0_i_4__0_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.818 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.818    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__0_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.152 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.836     5.989    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr21_out[9]
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.303     6.292 r  image_rotator_design_i/axi_image_rotator_0/inst/_i_8/O
                         net (fo=1, routed)           0.604     6.895    image_rotator_design_i/axi_image_rotator_0/inst_n_18
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    10.736 r  image_rotator_design_i/axi_image_rotator_0/inst//P[0]
                         net (fo=2, routed)           0.931    11.667    image_rotator_design_i/axi_image_rotator_0/inst/P[0]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.124    11.791 r  image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_3/O
                         net (fo=2, routed)           0.301    12.092    image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_3_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.216 r  image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_6/O
                         net (fo=1, routed)           0.000    12.216    image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_6_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.856 r  image_rotator_design_i/axi_image_rotator_0/inst/_inferred__9/i___50_carry/O[3]
                         net (fo=2048, routed)        2.172    15.027    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_2816_2879_6_6/DPRA3
    SLICE_X0Y26          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.306    15.333 r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_2816_2879_6_6/DP/O
                         net (fo=1, routed)           1.451    16.784    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_2816_2879_6_6_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.124    16.908 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[6]_i_77/O
                         net (fo=1, routed)           0.000    16.908    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[6]_i_77_n_0
    SLICE_X11Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    17.125 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[6]_i_33/O
                         net (fo=1, routed)           0.000    17.125    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[6]_i_33_n_0
    SLICE_X11Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    17.219 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[6]_i_11/O
                         net (fo=1, routed)           1.209    18.428    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[6]_i_11_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I1_O)        0.316    18.744 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[6]_i_3/O
                         net (fo=1, routed)           0.656    19.400    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg0[6]
    SLICE_X21Y19         LUT6 (Prop_lut6_I1_O)        0.124    19.524 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[6]_i_1/O
                         net (fo=1, routed)           0.000    19.524    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg[6]
    SLICE_X21Y19         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.568    12.747    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X21Y19         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[6]/C
                         clock pessimism              0.230    12.977    
                         clock uncertainty           -0.154    12.823    
    SLICE_X21Y19         FDCE (Setup_fdce_C_D)        0.029    12.852    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -19.524    
  -------------------------------------------------------------------
                         slack                                 -6.672    

Slack (VIOLATED) :        -6.658ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.555ns  (logic 7.768ns (46.922%)  route 8.787ns (53.077%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.666     2.960    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X41Y40         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.419     3.379 r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/Q
                         net (fo=6, routed)           0.611     3.990    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg_n_0_[4]
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.296     4.286 r  image_rotator_design_i/axi_image_rotator_0/inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     4.286    image_rotator_design_i/axi_image_rotator_0/inst/i__carry__0_i_4__0_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.818 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.818    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__0_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.152 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.836     5.989    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr21_out[9]
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.303     6.292 r  image_rotator_design_i/axi_image_rotator_0/inst/_i_8/O
                         net (fo=1, routed)           0.604     6.895    image_rotator_design_i/axi_image_rotator_0/inst_n_18
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    10.736 r  image_rotator_design_i/axi_image_rotator_0/inst//P[0]
                         net (fo=2, routed)           0.931    11.667    image_rotator_design_i/axi_image_rotator_0/inst/P[0]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.124    11.791 r  image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_3/O
                         net (fo=2, routed)           0.301    12.092    image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_3_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.216 r  image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_6/O
                         net (fo=1, routed)           0.000    12.216    image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_6_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.796 r  image_rotator_design_i/axi_image_rotator_0/inst/_inferred__9/i___50_carry/O[2]
                         net (fo=2048, routed)        2.501    15.297    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_1408_1471_0_2/ADDRA2
    SLICE_X34Y63         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.302    15.599 r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_1408_1471_0_2/RAMA/O
                         net (fo=1, routed)           1.768    17.367    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_1408_1471_0_2_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I1_O)        0.124    17.491 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[0]_i_111/O
                         net (fo=1, routed)           0.000    17.491    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[0]_i_111_n_0
    SLICE_X29Y42         MUXF7 (Prop_muxf7_I1_O)      0.245    17.736 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]_i_50/O
                         net (fo=1, routed)           0.000    17.736    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]_i_50_n_0
    SLICE_X29Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    17.840 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]_i_20/O
                         net (fo=1, routed)           0.648    18.489    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]_i_20_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I3_O)        0.316    18.805 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[0]_i_5/O
                         net (fo=1, routed)           0.586    19.391    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[0]_i_5_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I5_O)        0.124    19.515 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[0]_i_1/O
                         net (fo=1, routed)           0.000    19.515    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg[0]
    SLICE_X25Y42         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.571    12.750    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X25Y42         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]/C
                         clock pessimism              0.230    12.980    
                         clock uncertainty           -0.154    12.826    
    SLICE_X25Y42         FDCE (Setup_fdce_C_D)        0.031    12.857    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                         -19.515    
  -------------------------------------------------------------------
                         slack                                 -6.658    

Slack (VIOLATED) :        -6.611ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.507ns  (logic 7.794ns (47.217%)  route 8.713ns (52.783%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.666     2.960    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X41Y40         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.419     3.379 r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/Q
                         net (fo=6, routed)           0.611     3.990    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg_n_0_[4]
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.296     4.286 r  image_rotator_design_i/axi_image_rotator_0/inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     4.286    image_rotator_design_i/axi_image_rotator_0/inst/i__carry__0_i_4__0_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.818 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.818    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__0_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.152 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.836     5.989    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr21_out[9]
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.303     6.292 r  image_rotator_design_i/axi_image_rotator_0/inst/_i_8/O
                         net (fo=1, routed)           0.604     6.895    image_rotator_design_i/axi_image_rotator_0/inst_n_18
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    10.736 r  image_rotator_design_i/axi_image_rotator_0/inst//P[0]
                         net (fo=2, routed)           0.931    11.667    image_rotator_design_i/axi_image_rotator_0/inst/P[0]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.124    11.791 r  image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_3/O
                         net (fo=2, routed)           0.301    12.092    image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_3_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.216 r  image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_6/O
                         net (fo=1, routed)           0.000    12.216    image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_6_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.856 r  image_rotator_design_i/axi_image_rotator_0/inst/_inferred__9/i___50_carry/O[3]
                         net (fo=2048, routed)        2.365    15.221    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_768_831_7_7/DPRA3
    SLICE_X58Y36         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.306    15.527 r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_768_831_7_7/DP/O
                         net (fo=1, routed)           1.217    16.744    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_768_831_7_7_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.868 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[7]_i_118/O
                         net (fo=1, routed)           0.000    16.868    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[7]_i_118_n_0
    SLICE_X43Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    17.085 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[7]_i_54/O
                         net (fo=1, routed)           0.000    17.085    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[7]_i_54_n_0
    SLICE_X43Y36         MUXF8 (Prop_muxf8_I1_O)      0.094    17.179 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[7]_i_22/O
                         net (fo=1, routed)           1.396    18.575    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[7]_i_22_n_0
    SLICE_X17Y19         LUT6 (Prop_lut6_I5_O)        0.316    18.891 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[7]_i_6/O
                         net (fo=1, routed)           0.452    19.343    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[7]_i_6_n_0
    SLICE_X17Y18         LUT6 (Prop_lut6_I5_O)        0.124    19.467 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[7]_i_2/O
                         net (fo=1, routed)           0.000    19.467    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg[7]
    SLICE_X17Y18         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.570    12.750    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X17Y18         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[7]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X17Y18         FDCE (Setup_fdce_C_D)        0.031    12.856    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                 -6.611    

Slack (VIOLATED) :        -6.608ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.419ns  (logic 7.924ns (48.261%)  route 8.495ns (51.739%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.666     2.960    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X41Y40         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.419     3.379 r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/Q
                         net (fo=6, routed)           0.611     3.990    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg_n_0_[4]
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.296     4.286 r  image_rotator_design_i/axi_image_rotator_0/inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     4.286    image_rotator_design_i/axi_image_rotator_0/inst/i__carry__0_i_4__0_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.818 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.818    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__0_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.152 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.836     5.989    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr21_out[9]
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.303     6.292 r  image_rotator_design_i/axi_image_rotator_0/inst/_i_8/O
                         net (fo=1, routed)           0.604     6.895    image_rotator_design_i/axi_image_rotator_0/inst_n_18
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      3.841    10.736 r  image_rotator_design_i/axi_image_rotator_0/inst//P[2]
                         net (fo=2, routed)           0.860    11.597    image_rotator_design_i/axi_image_rotator_0/inst/P[2]
    SLICE_X29Y30         LUT6 (Prop_lut6_I0_O)        0.124    11.721 r  image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_1/O
                         net (fo=2, routed)           0.575    12.296    image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_1_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.420 r  image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_4/O
                         net (fo=1, routed)           0.000    12.420    image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_4_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.821 r  image_rotator_design_i/axi_image_rotator_0/inst/_inferred__9/i___50_carry/CO[3]
                         net (fo=1, routed)           0.000    12.821    image_rotator_design_i/axi_image_rotator_0/inst/_inferred__9/i___50_carry_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.155 r  image_rotator_design_i/axi_image_rotator_0/inst/_inferred__9/i___50_carry__0/O[1]
                         net (fo=2048, routed)        1.843    14.998    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_320_383_3_5/ADDRA5
    SLICE_X46Y17         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    15.301 r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_320_383_3_5/RAMA/O
                         net (fo=1, routed)           1.431    16.732    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_320_383_3_5_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I3_O)        0.124    16.856 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[3]_i_67/O
                         net (fo=1, routed)           0.000    16.856    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[3]_i_67_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    17.101 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    17.101    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[3]_i_28_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    17.205 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[3]_i_9/O
                         net (fo=1, routed)           1.067    18.272    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[3]_i_9_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.316    18.588 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[3]_i_2/O
                         net (fo=1, routed)           0.667    19.255    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[3]_i_2_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.379 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[3]_i_1/O
                         net (fo=1, routed)           0.000    19.379    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg[3]
    SLICE_X35Y30         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.485    12.665    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X35Y30         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[3]/C
                         clock pessimism              0.230    12.894    
                         clock uncertainty           -0.154    12.740    
    SLICE_X35Y30         FDCE (Setup_fdce_C_D)        0.031    12.771    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -19.379    
  -------------------------------------------------------------------
                         slack                                 -6.608    

Slack (VIOLATED) :        -6.562ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.373ns  (logic 7.829ns (47.818%)  route 8.544ns (52.182%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.663     2.957    image_rotator_design_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y36         FDRE                                         r  image_rotator_design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  image_rotator_design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=8, routed)           0.593     4.006    image_rotator_design_i/axi_image_rotator_0/inst/img_height[1]
    SLICE_X43Y37         LUT2 (Prop_lut2_I0_O)        0.124     4.130 r  image_rotator_design_i/axi_image_rotator_0/inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     4.130    image_rotator_design_i/axi_image_rotator_0/inst/i__carry_i_3__2_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.680 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.680    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.794 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.794    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__0_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.128 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.836     5.964    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr21_out[9]
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.303     6.267 r  image_rotator_design_i/axi_image_rotator_0/inst/_i_8/O
                         net (fo=1, routed)           0.604     6.871    image_rotator_design_i/axi_image_rotator_0/inst_n_18
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    10.712 r  image_rotator_design_i/axi_image_rotator_0/inst//P[0]
                         net (fo=2, routed)           0.931    11.643    image_rotator_design_i/axi_image_rotator_0/inst/P[0]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.124    11.767 r  image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_3/O
                         net (fo=2, routed)           0.301    12.067    image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_3_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.191 r  image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_6/O
                         net (fo=1, routed)           0.000    12.191    image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_6_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.831 r  image_rotator_design_i/axi_image_rotator_0/inst/_inferred__9/i___50_carry/O[3]
                         net (fo=2048, routed)        2.305    15.136    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_1344_1407_3_5/ADDRC3
    SLICE_X58Y20         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.306    15.442 r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_1344_1407_3_5/RAMC/O
                         net (fo=1, routed)           1.182    16.625    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank0_reg_1344_1407_3_5_n_2
    SLICE_X39Y16         LUT6 (Prop_lut6_I3_O)        0.124    16.749 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[5]_i_79/O
                         net (fo=1, routed)           0.000    16.749    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[5]_i_79_n_0
    SLICE_X39Y16         MUXF7 (Prop_muxf7_I1_O)      0.245    16.994 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]_i_34/O
                         net (fo=1, routed)           0.000    16.994    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]_i_34_n_0
    SLICE_X39Y16         MUXF8 (Prop_muxf8_I0_O)      0.104    17.098 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]_i_12/O
                         net (fo=1, routed)           1.232    18.330    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]_i_12_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I3_O)        0.316    18.646 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[5]_i_3/O
                         net (fo=1, routed)           0.560    19.206    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg0[5]
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124    19.330 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[5]_i_1/O
                         net (fo=1, routed)           0.000    19.330    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg[5]
    SLICE_X41Y29         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.484    12.663    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X41Y29         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]/C
                         clock pessimism              0.230    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X41Y29         FDCE (Setup_fdce_C_D)        0.029    12.768    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                         -19.330    
  -------------------------------------------------------------------
                         slack                                 -6.562    

Slack (VIOLATED) :        -6.497ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.394ns  (logic 7.725ns (47.120%)  route 8.669ns (52.880%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.666     2.960    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X41Y40         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.419     3.379 r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[4]/Q
                         net (fo=6, routed)           0.611     3.990    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg_n_0_[4]
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.296     4.286 r  image_rotator_design_i/axi_image_rotator_0/inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     4.286    image_rotator_design_i/axi_image_rotator_0/inst/i__carry__0_i_4__0_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.818 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.818    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__0_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.152 r  image_rotator_design_i/axi_image_rotator_0/inst/calc_addr2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.836     5.989    image_rotator_design_i/axi_image_rotator_0/inst/calc_addr21_out[9]
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.303     6.292 r  image_rotator_design_i/axi_image_rotator_0/inst/_i_8/O
                         net (fo=1, routed)           0.604     6.895    image_rotator_design_i/axi_image_rotator_0/inst_n_18
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    10.736 r  image_rotator_design_i/axi_image_rotator_0/inst//P[0]
                         net (fo=2, routed)           0.931    11.667    image_rotator_design_i/axi_image_rotator_0/inst/P[0]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.124    11.791 r  image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_3/O
                         net (fo=2, routed)           0.301    12.092    image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_3_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.216 r  image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_6/O
                         net (fo=1, routed)           0.000    12.216    image_rotator_design_i/axi_image_rotator_0/inst/i___50_carry_i_6_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.796 r  image_rotator_design_i/axi_image_rotator_0/inst/_inferred__9/i___50_carry/O[2]
                         net (fo=2048, routed)        2.392    15.188    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_1536_1599_0_2/ADDRB2
    SLICE_X58Y31         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.302    15.490 r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_1536_1599_0_2/RAMB/O
                         net (fo=1, routed)           1.406    16.897    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_1536_1599_0_2_n_1
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124    17.021 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[1]_i_64/O
                         net (fo=1, routed)           0.000    17.021    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[1]_i_64_n_0
    SLICE_X33Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    17.233 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]_i_27/O
                         net (fo=1, routed)           0.000    17.233    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]_i_27_n_0
    SLICE_X33Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    17.327 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]_i_8/O
                         net (fo=1, routed)           0.797    18.124    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]_i_8_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.316    18.440 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[1]_i_2/O
                         net (fo=1, routed)           0.790    19.230    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[1]_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.354 r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata[1]_i_1/O
                         net (fo=1, routed)           0.000    19.354    image_rotator_design_i/axi_image_rotator_0/inst/read_data_reg[1]
    SLICE_X31Y43         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.571    12.750    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X31Y43         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]/C
                         clock pessimism              0.230    12.980    
                         clock uncertainty           -0.154    12.826    
    SLICE_X31Y43         FDCE (Setup_fdce_C_D)        0.031    12.857    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                         -19.354    
  -------------------------------------------------------------------
                         slack                                 -6.497    

Slack (VIOLATED) :        -5.273ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_1344_1407_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.941ns  (logic 0.456ns (3.052%)  route 14.485ns (96.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.652     2.946    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X52Y12         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[4]/Q
                         net (fo=4098, routed)       14.485    17.887    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_1344_1407_0_2/ADDRD4
    SLICE_X20Y45         RAMD64E                                      r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_1344_1407_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.579    12.759    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_1344_1407_0_2/WCLK
    SLICE_X20Y45         RAMD64E                                      r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_1344_1407_0_2/RAMA/CLK
                         clock pessimism              0.129    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X20Y45         RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.119    12.614    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_1344_1407_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -17.887    
  -------------------------------------------------------------------
                         slack                                 -5.273    

Slack (VIOLATED) :        -5.273ns  (required time - arrival time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_1344_1407_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.941ns  (logic 0.456ns (3.052%)  route 14.485ns (96.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.652     2.946    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X52Y12         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[4]/Q
                         net (fo=4098, routed)       14.485    17.887    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_1344_1407_0_2/ADDRD4
    SLICE_X20Y45         RAMD64E                                      r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_1344_1407_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.579    12.759    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_1344_1407_0_2/WCLK
    SLICE_X20Y45         RAMD64E                                      r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_1344_1407_0_2/RAMB/CLK
                         clock pessimism              0.129    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X20Y45         RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.119    12.614    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_1344_1407_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -17.887    
  -------------------------------------------------------------------
                         slack                                 -5.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][131]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.700%)  route 0.212ns (62.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.554     0.890    image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y59         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][131]/Q
                         net (fo=1, routed)           0.212     1.229    image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIC1
    SLICE_X50Y57         RAMD32                                       r  image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.819     1.185    image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X50Y57         RAMD32                                       r  image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/CLK
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.211    image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][95]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.141%)  route 0.217ns (62.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.553     0.889    image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y60         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][95]/Q
                         net (fo=1, routed)           0.217     1.233    image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIC1
    SLICE_X50Y58         RAMD32                                       r  image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.819     1.185    image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X50Y58         RAMD32                                       r  image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/CLK
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.211    image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 image_rotator_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.297%)  route 0.238ns (61.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.559     0.895    image_rotator_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X32Y99         FDRE                                         r  image_rotator_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  image_rotator_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.238     1.281    image_rotator_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[29]
    SLICE_X33Y100        FDRE                                         r  image_rotator_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.912     1.278    image_rotator_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  image_rotator_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.013     1.256    image_rotator_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 image_rotator_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][119]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.948%)  route 0.209ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.551     0.887    image_rotator_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y59         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  image_rotator_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[119]/Q
                         net (fo=1, routed)           0.209     1.260    image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[118]
    SLICE_X49Y56         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.824     1.190    image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y56         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][119]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.078     1.233    image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][119]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 image_rotator_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][117]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.305%)  route 0.206ns (55.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.551     0.887    image_rotator_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y59         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  image_rotator_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[117]/Q
                         net (fo=1, routed)           0.206     1.257    image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[116]
    SLICE_X49Y56         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.824     1.190    image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y56         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][117]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.071     1.226    image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][117]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[2050]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.536%)  route 0.205ns (52.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.548     0.884    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y65         FDRE                                         r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[1]/Q
                         net (fo=2, routed)           0.205     1.230    image_rotator_design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/D[34]
    SLICE_X49Y65         LUT3 (Prop_lut3_I1_O)        0.045     1.275 r  image_rotator_design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i[2050]_i_1/O
                         net (fo=1, routed)           0.000     1.275    image_rotator_design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i[2050]_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[2050]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.818     1.184    image_rotator_design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X49Y65         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[2050]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.092     1.241    image_rotator_design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[2050]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 image_rotator_design_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.554     0.890    image_rotator_design_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y65         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  image_rotator_design_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.056     1.086    image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X34Y65         RAMD32                                       r  image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.819     1.185    image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X34Y65         RAMD32                                       r  image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.282     0.903    
    SLICE_X34Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.050    image_rotator_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (45.983%)  route 0.218ns (54.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.579     0.915    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X60Y53         FDRE                                         r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=2, routed)           0.218     1.274    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[11]
    SLICE_X61Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.319 r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.319    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_mux_out[11]
    SLICE_X61Y49         FDRE                                         r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.854     1.220    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X61Y49         FDRE                                         r  image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.092     1.282    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 image_rotator_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][116]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.540%)  route 0.151ns (50.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.551     0.887    image_rotator_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y59         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  image_rotator_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[116]/Q
                         net (fo=1, routed)           0.151     1.185    image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[115]
    SLICE_X49Y59         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.823     1.189    image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y59         FDRE                                         r  image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][116]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)        -0.007     1.147    image_rotator_design_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][116]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_704_767_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.842%)  route 0.222ns (61.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.556     0.892    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X43Y17         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[0]_rep__0/Q
                         net (fo=503, routed)         0.222     1.255    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_704_767_7_7/A0
    SLICE_X42Y17         RAMD64E                                      r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_704_767_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.821     1.187    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_704_767_7_7/WCLK
    SLICE_X42Y17         RAMD64E                                      r  image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_704_767_7_7/DP/CLK
                         clock pessimism             -0.282     0.905    
    SLICE_X42Y17         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.215    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_704_767_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8     image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8     image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10    image_rotator_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y78    image_rotator_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y78    image_rotator_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y80    image_rotator_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y76    image_rotator_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y75    image_rotator_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[11]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y69    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_320_383_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y69    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_320_383_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y69    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_320_383_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y69    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_320_383_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y29    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_2048_2111_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y29    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_2048_2111_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y29    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_2048_2111_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y29    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_2048_2111_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y13    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_3264_3327_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y13    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_3264_3327_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y10    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_192_255_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y10    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank1_reg_192_255_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X18Y10    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_3136_3199_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X18Y10    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_3136_3199_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y55    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_3200_3263_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y55    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank2_reg_3200_3263_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X22Y45    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_64_127_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X22Y45    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_64_127_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X22Y45    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_64_127_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X22Y45    image_rotator_design_i/axi_image_rotator_0/inst/bram_bank3_reg_64_127_3_5/RAMD/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[9]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 0.642ns (8.007%)  route 7.376ns (91.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.069     5.533    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.657 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         5.307    10.964    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X52Y6          FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[9]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.482    12.661    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X52Y6          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[9]_rep/C
                         clock pessimism              0.115    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X52Y6          FDCE (Recov_fdce_C_CLR)     -0.405    12.217    image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[9]_rep
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 0.642ns (8.011%)  route 7.372ns (91.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.069     5.533    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.657 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         5.302    10.960    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X53Y6          FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.482    12.661    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X53Y6          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[16]/C
                         clock pessimism              0.115    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X53Y6          FDCE (Recov_fdce_C_CLR)     -0.405    12.217    image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[16]
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 0.642ns (8.011%)  route 7.372ns (91.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.069     5.533    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.657 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         5.302    10.960    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X53Y6          FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.482    12.661    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X53Y6          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[17]/C
                         clock pessimism              0.115    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X53Y6          FDCE (Recov_fdce_C_CLR)     -0.405    12.217    image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[17]
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 0.642ns (8.011%)  route 7.372ns (91.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.069     5.533    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.657 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         5.302    10.960    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X53Y6          FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.482    12.661    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X53Y6          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[18]/C
                         clock pessimism              0.115    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X53Y6          FDCE (Recov_fdce_C_CLR)     -0.405    12.217    image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[18]
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 0.642ns (8.011%)  route 7.372ns (91.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.069     5.533    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.657 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         5.302    10.960    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X53Y6          FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.482    12.661    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X53Y6          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[19]/C
                         clock pessimism              0.115    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X53Y6          FDCE (Recov_fdce_C_CLR)     -0.405    12.217    image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[19]
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 0.642ns (8.011%)  route 7.372ns (91.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.069     5.533    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.657 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         5.302    10.960    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X53Y6          FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.482    12.661    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X53Y6          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[20]/C
                         clock pessimism              0.115    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X53Y6          FDCE (Recov_fdce_C_CLR)     -0.405    12.217    image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[20]
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 0.642ns (8.011%)  route 7.372ns (91.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.069     5.533    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.657 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         5.302    10.960    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X53Y6          FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.482    12.661    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X53Y6          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[21]/C
                         clock pessimism              0.115    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X53Y6          FDCE (Recov_fdce_C_CLR)     -0.405    12.217    image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[21]
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.928ns  (logic 0.642ns (8.098%)  route 7.286ns (91.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.069     5.533    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.657 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         5.217    10.874    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X52Y7          FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.481    12.660    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X52Y7          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[8]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X52Y7          FDCE (Recov_fdce_C_CLR)     -0.405    12.216    image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 0.642ns (8.102%)  route 7.282ns (91.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.069     5.533    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.657 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         5.212    10.870    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X53Y7          FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.481    12.660    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X53Y7          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[22]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X53Y7          FDCE (Recov_fdce_C_CLR)     -0.405    12.216    image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[22]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 0.642ns (8.102%)  route 7.282ns (91.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.652     2.946    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          2.069     5.533    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.657 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         5.212    10.870    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X53Y7          FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       1.481    12.660    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X53Y7          FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[23]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X53Y7          FDCE (Recov_fdce_C_CLR)     -0.405    12.216    image_rotator_design_i/axi_image_rotator_0/inst/wr_ptr_reg[23]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  1.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.272ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.209ns (14.518%)  route 1.231ns (85.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.558     0.894    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.832     1.890    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         0.398     2.333    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X51Y32         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.817     1.183    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X51Y32         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.030     1.153    
    SLICE_X51Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.061    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.209ns (14.270%)  route 1.256ns (85.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.558     0.894    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.832     1.890    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         0.423     2.358    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X40Y31         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.820     1.186    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X40Y31         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[0]/C
                         clock pessimism             -0.030     1.156    
    SLICE_X40Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.209ns (14.270%)  route 1.256ns (85.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.558     0.894    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.832     1.890    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         0.423     2.358    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X40Y31         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.820     1.186    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X40Y31         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[4]/C
                         clock pessimism             -0.030     1.156    
    SLICE_X40Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    image_rotator_design_i/axi_image_rotator_0/inst/in_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.297ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tlast_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.209ns (14.004%)  route 1.283ns (85.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.558     0.894    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.832     1.890    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         0.451     2.386    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X55Y36         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tlast_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.845     1.211    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X55Y36         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tlast_reg/C
                         clock pessimism             -0.030     1.181    
    SLICE_X55Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.089    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tlast_reg
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.297ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tvalid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.209ns (14.004%)  route 1.283ns (85.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.558     0.894    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.832     1.890    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         0.451     2.386    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X55Y36         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.845     1.211    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X55Y36         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tvalid_reg/C
                         clock pessimism             -0.030     1.181    
    SLICE_X55Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.089    image_rotator_design_i/axi_image_rotator_0/inst/m_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.297ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.209ns (14.004%)  route 1.283ns (85.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.558     0.894    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.832     1.890    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         0.451     2.386    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X55Y36         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.845     1.211    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X55Y36         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/state_reg[0]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X55Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.089    image_rotator_design_i/axi_image_rotator_0/inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.449ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.209ns (12.868%)  route 1.415ns (87.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.558     0.894    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.832     1.890    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         0.583     2.518    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X44Y37         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.825     1.191    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X44Y37         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X44Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.209ns (12.868%)  route 1.415ns (87.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.558     0.894    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.832     1.890    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         0.583     2.518    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X44Y37         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.825     1.191    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X44Y37         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[12]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X44Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.209ns (12.868%)  route 1.415ns (87.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.558     0.894    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.832     1.890    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         0.583     2.518    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X44Y37         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.825     1.191    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X44Y37         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[13]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X44Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (arrival time - required time)
  Source:                 image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.209ns (12.868%)  route 1.415ns (87.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.558     0.894    image_rotator_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y93         FDRE                                         r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  image_rotator_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.832     1.890    image_rotator_design_i/axi_image_rotator_0/inst/aresetn
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.935 f  image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2/O
                         net (fo=104, routed)         0.583     2.518    image_rotator_design_i/axi_image_rotator_0/inst/s_axis_tready_i_2_n_0
    SLICE_X44Y37         FDCE                                         f  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  image_rotator_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    image_rotator_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  image_rotator_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10106, routed)       0.825     1.191    image_rotator_design_i/axi_image_rotator_0/inst/aclk
    SLICE_X44Y37         FDCE                                         r  image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X44Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    image_rotator_design_i/axi_image_rotator_0/inst/in_y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  1.449    





