// Seed: 2061040845
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8, id_9, id_10, id_11;
  wire id_12 = id_8;
endmodule
module module_1 (
    output uwire id_0,
    output tri   id_1,
    output tri1  id_2,
    input  tri   id_3,
    input  wor   id_4
);
  id_6(
      .id_0(1), .id_1(id_1)
  );
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
  wire id_8;
  id_9(
      .id_0(id_2 ? 1 : ""), .id_1(1), .id_2(1), .id_3(1'b0)
  );
  wire id_10;
endmodule
