{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443871642381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443871642382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 03 19:27:22 2015 " "Processing started: Sat Oct 03 19:27:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443871642382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443871642382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEST_FIFO -c TEST_FIFO " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEST_FIFO -c TEST_FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443871642382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1443871642889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file test_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_fifo " "Found entity 1: test_fifo" {  } { { "test_fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/test_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443871642984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443871642984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443871642989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443871642989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_counter.v 2 2 " "Found 2 design units, including 2 entities, in source file fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_counter " "Found entity 1: fifo_counter" {  } { { "fifo_counter.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/fifo_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443871642996 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_counter_d " "Found entity 2: fifo_counter_d" {  } { { "fifo_counter.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/fifo_counter.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443871642996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443871642996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_fifo_d.v 1 1 " "Found 1 design units, including 1 entities, in source file test_fifo_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_fifo_d " "Found entity 1: test_fifo_d" {  } { { "test_fifo_d.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/test_fifo_d.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443871643003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443871643003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_run fifo_counter.v(7) " "Verilog HDL Implicit Net warning at fifo_counter.v(7): created implicit net for \"clk_run\"" {  } { { "fifo_counter.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/fifo_counter.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443871643004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wclk_out fifo_counter.v(8) " "Verilog HDL Implicit Net warning at fifo_counter.v(8): created implicit net for \"wclk_out\"" {  } { { "fifo_counter.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/fifo_counter.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443871643004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rclk_out fifo_counter.v(9) " "Verilog HDL Implicit Net warning at fifo_counter.v(9): created implicit net for \"rclk_out\"" {  } { { "fifo_counter.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/fifo_counter.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443871643005 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_run fifo_counter.v(49) " "Verilog HDL Implicit Net warning at fifo_counter.v(49): created implicit net for \"clk_run\"" {  } { { "fifo_counter.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/fifo_counter.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443871643005 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fifo_counter.v(19) " "Verilog HDL Instantiation warning at fifo_counter.v(19): instance has no name" {  } { { "fifo_counter.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/fifo_counter.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1443871643006 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fifo_counter.v(59) " "Verilog HDL Instantiation warning at fifo_counter.v(59): instance has no name" {  } { { "fifo_counter.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/fifo_counter.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1443871643007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_fifo_d " "Elaborating entity \"test_fifo_d\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443871643145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"dcfifo:dcfifo_component\"" {  } { { "test_fifo_d.v" "dcfifo_component" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/test_fifo_d.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"dcfifo:dcfifo_component\"" {  } { { "test_fifo_d.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/test_fifo_d.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443871643312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dcfifo:dcfifo_component " "Instantiated megafunction \"dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643313 ""}  } { { "test_fifo_d.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/test_fifo_d.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443871643313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5ag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5ag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5ag1 " "Found entity 1: dcfifo_5ag1" {  } { { "db/dcfifo_5ag1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dcfifo_5ag1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443871643436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443871643436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5ag1 dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated " "Elaborating entity \"dcfifo_5ag1\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_qgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_qgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_qgb " "Found entity 1: a_gray2bin_qgb" {  } { { "db/a_gray2bin_qgb.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/a_gray2bin_qgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443871643455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443871643455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_qgb dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|a_gray2bin_qgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_qgb\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|a_gray2bin_qgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_5ag1.tdf" "wrptr_g_gray2bin" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dcfifo_5ag1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nn6 " "Found entity 1: a_graycounter_nn6" {  } { { "db/a_graycounter_nn6.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/a_graycounter_nn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443871643587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443871643587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nn6 dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|a_graycounter_nn6:rdptr_g1p " "Elaborating entity \"a_graycounter_nn6\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|a_graycounter_nn6:rdptr_g1p\"" {  } { { "db/dcfifo_5ag1.tdf" "rdptr_g1p" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dcfifo_5ag1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_j5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_j5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_j5c " "Found entity 1: a_graycounter_j5c" {  } { { "db/a_graycounter_j5c.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/a_graycounter_j5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443871643704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443871643704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_j5c dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|a_graycounter_j5c:wrptr_g1p " "Elaborating entity \"a_graycounter_j5c\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|a_graycounter_j5c:wrptr_g1p\"" {  } { { "db/dcfifo_5ag1.tdf" "wrptr_g1p" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dcfifo_5ag1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2t01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2t01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2t01 " "Found entity 1: altsyncram_2t01" {  } { { "db/altsyncram_2t01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/altsyncram_2t01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443871643839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443871643839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2t01 dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|altsyncram_2t01:fifo_ram " "Elaborating entity \"altsyncram_2t01\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|altsyncram_2t01:fifo_ram\"" {  } { { "db/dcfifo_5ag1.tdf" "fifo_ram" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dcfifo_5ag1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_16d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_16d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_16d " "Found entity 1: alt_synch_pipe_16d" {  } { { "db/alt_synch_pipe_16d.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/alt_synch_pipe_16d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443871643859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443871643859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_16d dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|alt_synch_pipe_16d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_16d\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|alt_synch_pipe_16d:rs_dgwp\"" {  } { { "db/dcfifo_5ag1.tdf" "rs_dgwp" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dcfifo_5ag1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443871643879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443871643879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|alt_synch_pipe_16d:rs_dgwp\|dffpipe_0v8:dffpipe12 " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|alt_synch_pipe_16d:rs_dgwp\|dffpipe_0v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_16d.tdf" "dffpipe12" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/alt_synch_pipe_16d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_tu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_tu8 " "Found entity 1: dffpipe_tu8" {  } { { "db/dffpipe_tu8.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dffpipe_tu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443871643899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443871643899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_tu8 dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|dffpipe_tu8:ws_brp " "Elaborating entity \"dffpipe_tu8\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|dffpipe_tu8:ws_brp\"" {  } { { "db/dcfifo_5ag1.tdf" "ws_brp" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dcfifo_5ag1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_26d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_26d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_26d " "Found entity 1: alt_synch_pipe_26d" {  } { { "db/alt_synch_pipe_26d.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/alt_synch_pipe_26d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443871643923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443871643923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_26d dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|alt_synch_pipe_26d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_26d\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|alt_synch_pipe_26d:ws_dgrp\"" {  } { { "db/dcfifo_5ag1.tdf" "ws_dgrp" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dcfifo_5ag1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443871643944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443871643944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|alt_synch_pipe_26d:ws_dgrp\|dffpipe_1v8:dffpipe16 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|alt_synch_pipe_26d:ws_dgrp\|dffpipe_1v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_26d.tdf" "dffpipe16" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/alt_synch_pipe_26d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871643947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443871644066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443871644066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|cmpr_b66:rdempty_eq_comp " "Elaborating entity \"cmpr_b66\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|cmpr_b66:rdempty_eq_comp\"" {  } { { "db/dcfifo_5ag1.tdf" "rdempty_eq_comp" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dcfifo_5ag1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443871644068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1443871645316 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1443871645565 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1443871645876 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443871645876 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1443871646005 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1443871646005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1443871646005 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1443871646005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1443871646005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443871646070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 03 19:27:26 2015 " "Processing ended: Sat Oct 03 19:27:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443871646070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443871646070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443871646070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443871646070 ""}
