Analysis & Synthesis report for DE0_NANO
Sat Mar 12 16:50:30 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|c_state
 11. State Machine - |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state
 12. State Machine - |DE0_NANO|MySPI:MySPI_instance|SPI_state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated
 20. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p
 21. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p
 22. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram
 23. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp
 24. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp
 25. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 26. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14
 27. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr
 28. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 29. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19
 30. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated
 31. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p
 32. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p
 33. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram
 34. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp
 35. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp
 36. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 37. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14
 38. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr
 39. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 40. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19
 41. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated
 42. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p
 43. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p
 44. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram
 45. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr
 46. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp
 47. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12
 48. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr
 49. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp
 50. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp
 51. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp
 52. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17
 53. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated
 54. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p
 55. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p
 56. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram
 57. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr
 58. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp
 59. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12
 60. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr
 61. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp
 62. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp
 63. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp
 64. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17
 65. Source assignments for mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated
 66. Source assignments for mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated
 67. Source assignments for i2c_touch_config:i2c_touch_config_inst
 68. Source assignments for sld_signaltap:auto_signaltap_0
 69. Parameter Settings for User Entity Instance: Top-level Entity: |DE0_NANO
 70. Parameter Settings for User Entity Instance: MySPI:MySPI_instance
 71. Parameter Settings for User Entity Instance: MTL_PLL:MTL_PLL_inst|altpll:altpll_component
 72. Parameter Settings for User Entity Instance: RAM_PLL:RAM_PLL_inst|altpll:altpll_component
 73. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst
 74. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|control_interface:u_control_interface
 75. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|command:u_command
 76. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path
 77. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 78. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 79. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 80. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 81. Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst
 82. Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component
 83. Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component
 84. Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance
 85. Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst
 86. Parameter Settings for User Entity Instance: i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller
 87. Parameter Settings for User Entity Instance: i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 88. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 89. Parameter Settings for Inferred Entity Instance: mapController:mapController_inst|lpm_divide:Mod0
 90. Parameter Settings for Inferred Entity Instance: mapController:mapController_inst|lpm_mult:Mult0
 91. Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div0
 92. Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div1
 93. Parameter Settings for Inferred Entity Instance: i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0
 94. Parameter Settings for Inferred Entity Instance: i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0
 95. Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod0
 96. Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod1
 97. Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0
 98. Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|lpm_mult:Mult0
 99. Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult1
100. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
101. altpll Parameter Settings by Entity Instance
102. altsyncram Parameter Settings by Entity Instance
103. lpm_mult Parameter Settings by Entity Instance
104. Port Connectivity Checks: "i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller"
105. Port Connectivity Checks: "i2c_touch_config:i2c_touch_config_inst"
106. Port Connectivity Checks: "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance"
107. Port Connectivity Checks: "mapController:mapController_inst"
108. Port Connectivity Checks: "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo"
109. Port Connectivity Checks: "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo"
110. Port Connectivity Checks: "sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"
111. Port Connectivity Checks: "sdram_control:sdram_control_inst|control_interface:u_control_interface"
112. Port Connectivity Checks: "sdram_control:sdram_control_inst"
113. Port Connectivity Checks: "MySPI:MySPI_instance"
114. SignalTap II Logic Analyzer Settings
115. Post-Synthesis Netlist Statistics for Top Partition
116. Elapsed Time Per Partition
117. Connections to In-System Debugging Instance "auto_signaltap_0"
118. Analysis & Synthesis Messages
119. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 12 16:50:29 2016      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; DE0_NANO                                   ;
; Top-level Entity Name              ; DE0_NANO                                   ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 3,999                                      ;
;     Total combinational functions  ; 3,079                                      ;
;     Dedicated logic registers      ; 1,958                                      ;
; Total registers                    ; 1958                                       ;
; Total pins                         ; 148                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 164,352                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 2                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO           ; DE0_NANO           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_test_bench.v            ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_test_bench.v            ; MTL_SOPC    ;
; sdram_control/Sdram_WR_FIFO.v                                      ; yes             ; User Wizard-Generated File                   ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v                                      ;             ;
; sdram_control/Sdram_RD_FIFO.v                                      ; yes             ; User Wizard-Generated File                   ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v                                      ;             ;
; sdram_control/sdram_params.h                                       ; yes             ; User Unspecified File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_params.h                                       ;             ;
; sdram_control/sdram_control.v                                      ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v                                      ;             ;
; sdram_control/sdr_data_path.v                                      ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdr_data_path.v                                      ;             ;
; sdram_control/control_interface.v                                  ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/control_interface.v                                  ;             ;
; sdram_control/command.v                                            ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/command.v                                            ;             ;
; i2c_touch_config.v                                                 ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v                                                 ;             ;
; DE0_NANO.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv                                                        ;             ;
; MTL_PLL.v                                                          ; yes             ; User Wizard-Generated File                   ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_PLL.v                                                          ;             ;
; MySPI.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MySPI.sv                                                           ;             ;
; RAM_PLL.v                                                          ; yes             ; User Wizard-Generated File                   ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/RAM_PLL.v                                                          ;             ;
; mtl_controller.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv                                                  ;             ;
; mapController.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapController.sv                                                   ;             ;
; mapAddresses.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv                                                    ;             ;
; tile0ROM.v                                                         ; yes             ; User Wizard-Generated File                   ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v                                                         ;             ;
; tile1.hex                                                          ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile1.hex                                                          ;             ;
; tile2.hex                                                          ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.hex                                                          ;             ;
; tile2.v                                                            ; yes             ; User Wizard-Generated File                   ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v                                                            ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                                                               ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                           ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                                                          ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                        ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                        ;             ;
; db/mtl_pll_altpll.v                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mtl_pll_altpll.v                                                ;             ;
; db/ram_pll_altpll.v                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ram_pll_altpll.v                                                ;             ;
; dcfifo_mixed_widths.tdf                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                                  ;             ;
; db/dcfifo_pej1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf                                                 ;             ;
; db/a_gray2bin_ugb.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_gray2bin_ugb.tdf                                              ;             ;
; db/a_graycounter_s57.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_graycounter_s57.tdf                                           ;             ;
; db/a_graycounter_pjc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_graycounter_pjc.tdf                                           ;             ;
; db/altsyncram_rj31.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf                                             ;             ;
; db/dffpipe_oe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_oe9.tdf                                                 ;             ;
; db/dffpipe_gd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_gd9.tdf                                                 ;             ;
; db/alt_synch_pipe_ikd.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_synch_pipe_ikd.tdf                                          ;             ;
; db/dffpipe_hd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_hd9.tdf                                                 ;             ;
; db/dffpipe_3dc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_3dc.tdf                                                 ;             ;
; db/alt_synch_pipe_jkd.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_synch_pipe_jkd.tdf                                          ;             ;
; db/dffpipe_id9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_id9.tdf                                                 ;             ;
; db/cmpr_f66.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cmpr_f66.tdf                                                    ;             ;
; db/cntr_54e.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_54e.tdf                                                    ;             ;
; db/dcfifo_hgj1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf                                                 ;             ;
; db/a_gray2bin_7ib.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_gray2bin_7ib.tdf                                              ;             ;
; db/a_graycounter_677.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_graycounter_677.tdf                                           ;             ;
; db/a_graycounter_1lc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_graycounter_1lc.tdf                                           ;             ;
; db/altsyncram_dm31.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf                                             ;             ;
; db/alt_synch_pipe_rld.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_synch_pipe_rld.tdf                                          ;             ;
; db/dffpipe_qe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_qe9.tdf                                                 ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_pe9.tdf                                                 ;             ;
; db/dffpipe_re9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_re9.tdf                                                 ;             ;
; db/alt_synch_pipe_sld.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_synch_pipe_sld.tdf                                          ;             ;
; db/dffpipe_se9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_se9.tdf                                                 ;             ;
; db/cmpr_o76.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cmpr_o76.tdf                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                             ;             ;
; db/altsyncram_kr91.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_kr91.tdf                                             ;             ;
; db/altsyncram_lr91.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_lr91.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffeea.inc                                                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                   ;             ;
; db/altsyncram_gu14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_gu14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf                                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/others/maxplus2/memmodes.inc                                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_hdffe.inc                                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.inc                                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/muxlut.inc                                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                             ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/declut.inc                                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                                          ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc                                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                  ;             ;
; db/cntr_hgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_hgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                              ; altera_sld  ;
; db/ip/sld7325694e/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                         ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                           ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc                                                          ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                      ;             ;
; db/lpm_divide_1bm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/lpm_divide_1bm.tdf                                              ;             ;
; db/sign_div_unsign_mlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/sign_div_unsign_mlh.tdf                                         ;             ;
; db/alt_u_div_07f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_u_div_07f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_8pc.tdf                                                 ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                             ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                                                             ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf                                                             ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/csa_add.inc                                                              ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.inc                                                             ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/muleabz.inc                                                              ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_lfrg.inc                                                             ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_boothc.inc                                                           ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                                         ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                       ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc                                                              ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf                                                             ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                          ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/addcore.inc                                                              ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/look_add.inc                                                             ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                  ;             ;
; db/add_sub_kgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_kgh.tdf                                                 ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.tdf                                                             ;             ;
; db/lpm_divide_2jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/lpm_divide_2jm.tdf                                              ;             ;
; db/sign_div_unsign_qlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/sign_div_unsign_qlh.tdf                                         ;             ;
; db/alt_u_div_87f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_u_div_87f.tdf                                               ;             ;
; db/lpm_divide_3jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/lpm_divide_3jm.tdf                                              ;             ;
; db/sign_div_unsign_rlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/sign_div_unsign_rlh.tdf                                         ;             ;
; db/alt_u_div_a7f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_u_div_a7f.tdf                                               ;             ;
; db/add_sub_bfh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_bfh.tdf                                                 ;             ;
; db/add_sub_mgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_mgh.tdf                                                 ;             ;
; db/lpm_divide_5bm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/lpm_divide_5bm.tdf                                              ;             ;
; db/add_sub_jgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_jgh.tdf                                                 ;             ;
; db/add_sub_ngh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_ngh.tdf                                                 ;             ;
; db/add_sub_rgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_rgh.tdf                                                 ;             ;
; db/add_sub_ogh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_ogh.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 3,999          ;
;                                             ;                ;
; Total combinational functions               ; 3079           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1157           ;
;     -- 3 input functions                    ; 755            ;
;     -- <=2 input functions                  ; 1167           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2288           ;
;     -- arithmetic mode                      ; 791            ;
;                                             ;                ;
; Total registers                             ; 1958           ;
;     -- Dedicated logic registers            ; 1958           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 148            ;
; Total memory bits                           ; 164352         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 718            ;
; Total fan-out                               ; 17601          ;
; Average fan-out                             ; 3.18           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_NANO                                                                                               ; 3079 (154)        ; 1958 (96)    ; 164352      ; 0            ; 0       ; 0         ; 148  ; 0            ; |DE0_NANO                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |MTL_PLL:MTL_PLL_inst|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_PLL:MTL_PLL_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_PLL:MTL_PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; work         ;
;          |MTL_PLL_altpll:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;    |MySPI:MySPI_instance|                                                                               ; 96 (96)           ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MySPI:MySPI_instance                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |RAM_PLL:RAM_PLL_inst|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|RAM_PLL:RAM_PLL_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|RAM_PLL:RAM_PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; work         ;
;          |RAM_PLL_altpll:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|RAM_PLL:RAM_PLL_inst|altpll:altpll_component|RAM_PLL_altpll:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;    |choose_draw_action:choose_draw_action_inst|                                                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|choose_draw_action:choose_draw_action_inst                                                                                                                                                                                                                                                                                           ; work         ;
;    |gestureMapping:theGestureMapping|                                                                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|gestureMapping:theGestureMapping                                                                                                                                                                                                                                                                                                     ; work         ;
;    |hold_buffer:hold_buffer_tchrdy|                                                                     ; 92 (92)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|hold_buffer:hold_buffer_tchrdy                                                                                                                                                                                                                                                                                                       ; work         ;
;    |i2c_touch_config:i2c_touch_config_inst|                                                             ; 415 (131)         ; 388 (316)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst                                                                                                                                                                                                                                                                                               ; work         ;
;       |i2c_master_byte_ctrl:byte_controller|                                                            ; 143 (46)          ; 72 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                          ; work         ;
;          |i2c_master_bit_ctrl:bit_controller|                                                           ; 97 (97)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                                                                                 ; 117 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_3jm:auto_generated|                                                                ; 117 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0|lpm_divide_3jm:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_rlh:divider|                                                               ; 117 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_a7f:divider|                                                                  ; 117 (117)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                ; work         ;
;          |multcore:mult_core|                                                                           ; 24 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                             ; work         ;
;             |mpar_add:padder|                                                                           ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                             ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                        ; work         ;
;                   |add_sub_bfh:auto_generated|                                                          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                                                                                             ; work         ;
;    |lpm_mult:Mult0|                                                                                     ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |multcore:mult_core|                                                                              ; 21 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                    ; work         ;
;          |mpar_add:padder|                                                                              ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                    ; work         ;
;             |lpm_add_sub:adder[0]|                                                                      ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                               ; work         ;
;                |add_sub_ogh:auto_generated|                                                             ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated                                                                                                                                                                                                                                    ; work         ;
;    |mapController:mapController_inst|                                                                   ; 127 (25)          ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst                                                                                                                                                                                                                                                                                                     ; work         ;
;       |lpm_divide:Mod0|                                                                                 ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst|lpm_divide:Mod0                                                                                                                                                                                                                                                                                     ; work         ;
;          |lpm_divide_1bm:auto_generated|                                                                ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst|lpm_divide:Mod0|lpm_divide_1bm:auto_generated                                                                                                                                                                                                                                                       ; work         ;
;             |sign_div_unsign_mlh:divider|                                                               ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                           ; work         ;
;                |alt_u_div_07f:divider|                                                                  ; 88 (88)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                                                                                                                                                                                     ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                      ; work         ;
;          |multcore:mult_core|                                                                           ; 14 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                   ; work         ;
;             |mpar_add:padder|                                                                           ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                   ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                              ; work         ;
;                   |add_sub_kgh:auto_generated|                                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                                                                                                                                                                   ; work         ;
;    |mtl_controller:mtl_controller_inst|                                                                 ; 759 (189)         ; 76 (75)      ; 120000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst                                                                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                    ; work         ;
;          |multcore:mult_core|                                                                           ; 7 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                 ; work         ;
;             |mpar_add:padder|                                                                           ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                 ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                            ; work         ;
;                   |add_sub_ngh:auto_generated|                                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                                                                                 ; work         ;
;       |mapAddresses:mapAddressesInstance|                                                               ; 562 (23)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance                                                                                                                                                                                                                                                                 ; work         ;
;          |lpm_mult:Mult0|                                                                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0                                                                                                                                                                                                                                                  ; work         ;
;             |multcore:mult_core|                                                                        ; 14 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                               ; work         ;
;                |mpar_add:padder|                                                                        ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                          ; work         ;
;                      |add_sub_jgh:auto_generated|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                                                                                                                                                               ; work         ;
;          |lpm_mult:Mult1|                                                                               ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult1                                                                                                                                                                                                                                                  ; work         ;
;             |multcore:mult_core|                                                                        ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                               ; work         ;
;                |mpar_add:padder|                                                                        ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                          ; work         ;
;                      |add_sub_ngh:auto_generated|                                                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                                               ; work         ;
;          |mapPixels:mapPixelsInst|                                                                      ; 522 (30)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst                                                                                                                                                                                                                                         ; work         ;
;             |lpm_divide:Div0|                                                                           ; 121 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div0                                                                                                                                                                                                                         ; work         ;
;                |lpm_divide_2jm:auto_generated|                                                          ; 121 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div0|lpm_divide_2jm:auto_generated                                                                                                                                                                                           ; work         ;
;                   |sign_div_unsign_qlh:divider|                                                         ; 121 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                               ; work         ;
;                      |alt_u_div_87f:divider|                                                            ; 121 (121)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                         ; work         ;
;             |lpm_divide:Div1|                                                                           ; 119 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div1                                                                                                                                                                                                                         ; work         ;
;                |lpm_divide_2jm:auto_generated|                                                          ; 119 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div1|lpm_divide_2jm:auto_generated                                                                                                                                                                                           ; work         ;
;                   |sign_div_unsign_qlh:divider|                                                         ; 119 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                               ; work         ;
;                      |alt_u_div_87f:divider|                                                            ; 119 (119)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                         ; work         ;
;             |lpm_divide:Mod0|                                                                           ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod0                                                                                                                                                                                                                         ; work         ;
;                |lpm_divide_5bm:auto_generated|                                                          ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated                                                                                                                                                                                           ; work         ;
;                   |sign_div_unsign_qlh:divider|                                                         ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                               ; work         ;
;                      |alt_u_div_87f:divider|                                                            ; 127 (127)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                         ; work         ;
;             |lpm_divide:Mod1|                                                                           ; 125 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod1                                                                                                                                                                                                                         ; work         ;
;                |lpm_divide_5bm:auto_generated|                                                          ; 125 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated                                                                                                                                                                                           ; work         ;
;                   |sign_div_unsign_qlh:divider|                                                         ; 125 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                               ; work         ;
;                      |alt_u_div_87f:divider|                                                            ; 125 (125)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                         ; work         ;
;       |tile0ROM:tile0ROM_inst|                                                                          ; 0 (0)             ; 0 (0)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst                                                                                                                                                                                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_kr91:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated                                                                                                                                                                                                             ; work         ;
;       |tile2:tile2_inst|                                                                                ; 1 (0)             ; 1 (0)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile2:tile2_inst                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 1 (0)             ; 1 (0)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_lr91:auto_generated|                                                            ; 1 (1)             ; 1 (1)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated                                                                                                                                                                                                                   ; work         ;
;    |reset_delay:reset_delay_inst|                                                                       ; 31 (31)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|reset_delay:reset_delay_inst                                                                                                                                                                                                                                                                                                         ; work         ;
;    |sdram_control:sdram_control_inst|                                                                   ; 705 (404)         ; 505 (154)    ; 41024       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst                                                                                                                                                                                                                                                                                                     ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                                                                      ; 97 (0)            ; 129 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                                                                                                          ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                            ; 97 (0)            ; 129 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                        ; work         ;
;             |dcfifo_hgj1:auto_generated|                                                                ; 97 (14)           ; 129 (34)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated                                                                                                                                                                                             ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                             ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                             ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                            ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                 ; work         ;
;                |a_graycounter_677:rdptr_g1p|                                                            ; 30 (30)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                 ; work         ;
;                |alt_synch_pipe_rld:rs_dgwp|                                                             ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp                                                                                                                                                                  ; work         ;
;                   |dffpipe_qe9:dffpipe12|                                                               ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12                                                                                                                                            ; work         ;
;                |alt_synch_pipe_sld:ws_dgrp|                                                             ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp                                                                                                                                                                  ; work         ;
;                   |dffpipe_se9:dffpipe17|                                                               ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17                                                                                                                                            ; work         ;
;                |altsyncram_dm31:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram                                                                                                                                                                    ; work         ;
;                |cmpr_o76:rdempty_eq_comp|                                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                    ; work         ;
;                |cmpr_o76:wrfull_eq_comp|                                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                     ; work         ;
;                |cntr_54e:cntr_b|                                                                        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b                                                                                                                                                                             ; work         ;
;                |dffpipe_3dc:rdaclr|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                          ; work         ;
;                |dffpipe_3dc:wraclr|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                          ; work         ;
;                |dffpipe_pe9:ws_brp|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                          ; work         ;
;                |dffpipe_re9:ws_bwp|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp                                                                                                                                                                          ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                                                                     ; 79 (0)            ; 110 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                                                                                         ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                            ; 79 (0)            ; 110 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                       ; work         ;
;             |dcfifo_pej1:auto_generated|                                                                ; 79 (16)           ; 110 (28)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated                                                                                                                                                                                            ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                                                                                                            ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                                                                                                                                                            ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                                                                                                ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p                                                                                                                                                                ; work         ;
;                |alt_synch_pipe_ikd:rs_dgwp|                                                             ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                                                                                                                                                                 ; work         ;
;                   |dffpipe_hd9:dffpipe14|                                                               ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14                                                                                                                                           ; work         ;
;                |alt_synch_pipe_jkd:ws_dgrp|                                                             ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                                                                                                                                                                 ; work         ;
;                   |dffpipe_id9:dffpipe19|                                                               ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19                                                                                                                                           ; work         ;
;                |altsyncram_rj31:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram                                                                                                                                                                   ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                                                                   ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                                                                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                                                                    ; work         ;
;                |cntr_54e:cntr_b|                                                                        ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b                                                                                                                                                                            ; work         ;
;                |dffpipe_3dc:wraclr|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                         ; work         ;
;                |dffpipe_gd9:rs_bwp|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp                                                                                                                                                                         ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                         ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                                                                     ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                                                                                                                                         ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                            ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                       ; work         ;
;             |dcfifo_pej1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated                                                                                                                                                                                            ; work         ;
;                |altsyncram_rj31:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram                                                                                                                                                                   ; work         ;
;       |command:u_command|                                                                               ; 61 (61)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command                                                                                                                                                                                                                                                                                   ; work         ;
;       |control_interface:u_control_interface|                                                           ; 64 (64)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface                                                                                                                                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|     ; 118 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                         ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                          ; 118 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                               ; 117 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                         ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                           ; 117 (78)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                            ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                             ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                    ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                           ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                  ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 376 (2)           ; 584 (52)     ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 374 (0)           ; 532 (0)      ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 374 (88)          ; 532 (178)    ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_ssc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_gu14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gu14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 62 (1)            ; 146 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 52 (0)            ; 130 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 78 (78)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 52 (0)            ; 52 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 9 (9)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 87 (8)            ; 73 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_hgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_i6j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 26 (26)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |touch_buffer:touch_buffer_east|                                                                     ; 88 (88)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|touch_buffer:touch_buffer_east                                                                                                                                                                                                                                                                                                       ; work         ;
;    |touch_buffer:touch_buffer_west|                                                                     ; 85 (85)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|touch_buffer:touch_buffer_west                                                                                                                                                                                                                                                                                                       ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; ROM              ; 2500         ; 24           ; --           ; --           ; 60000 ; tile1.hex ;
; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; ROM              ; 2500         ; 24           ; --           ; --           ; 60000 ; tile2.hex ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 1024         ; 32           ; 32768 ; None      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192  ; None      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192  ; None      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gu14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 26           ; 128          ; 26           ; 3328  ; None      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                        ; IP Include File               ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|MTL_PLL:MTL_PLL_inst                                                                                                                                                                         ; MTL_PLL.v                     ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|RAM_PLL:RAM_PLL_inst                                                                                                                                                                         ; RAM_PLL.v                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                 ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                               ;
; Altera ; ROM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst                                                                                                                                    ; tile0ROM.v                    ;
; Altera ; ROM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile2:tile2_inst                                                                                                                                          ; tile2.v                       ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                  ; sdram_control/Sdram_RD_FIFO.v ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                  ; sdram_control/Sdram_RD_FIFO.v ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                 ; sdram_control/Sdram_WR_FIFO.v ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                 ; sdram_control/Sdram_WR_FIFO.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|c_state                                                                                           ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; c_state.1001 ; c_state.1000 ; c_state.0111 ; c_state.0110 ; c_state.0101 ; c_state.0100 ; c_state.0011 ; c_state.0010 ; c_state.0001 ; c_state.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; c_state.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; c_state.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; c_state.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; c_state.0011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; c_state.0100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; c_state.0101 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.0110 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.0111 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.1000 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.1001 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state                 ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|MySPI:MySPI_instance|SPI_state                                                                                                                                                                           ;
+---------------------+-----------------+---------------------+---------------------+---------------------+------------------+---------------------+---------------------+---------------------+------------------+------------------+
; Name                ; SPI_state.S_End ; SPI_state.S_Data_11 ; SPI_state.S_Data_01 ; SPI_state.S_Data_00 ; SPI_state.S_Data ; SPI_state.S_Addr_11 ; SPI_state.S_Addr_01 ; SPI_state.S_Addr_00 ; SPI_state.S_Addr ; SPI_state.S_Wait ;
+---------------------+-----------------+---------------------+---------------------+---------------------+------------------+---------------------+---------------------+---------------------+------------------+------------------+
; SPI_state.S_Wait    ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 0                ;
; SPI_state.S_Addr    ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 1                ; 1                ;
; SPI_state.S_Addr_00 ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 1                   ; 0                ; 1                ;
; SPI_state.S_Addr_01 ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 1                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Addr_11 ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 1                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data    ; 0               ; 0                   ; 0                   ; 0                   ; 1                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data_00 ; 0               ; 0                   ; 0                   ; 1                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data_01 ; 0               ; 0                   ; 1                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data_11 ; 0               ; 1                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_End     ; 1               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
+---------------------+-----------------+---------------------+---------------------+---------------------+------------------+---------------------+---------------------+---------------------+------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                       ;
+--------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; i2c_touch_config:i2c_touch_config_inst|read_data[1][7] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][6] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][5] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][4] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][3] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][2] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][1] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][0] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[3][3] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[3][2] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[3][1] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[3][0] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[4][7] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[4][6] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[4][5] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[4][4] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[4][3] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[4][2] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[4][1] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[4][0] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[6][4] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[6][3] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[6][2] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[6][1] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[6][0] ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0000    ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0001    ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0010    ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0011    ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0100    ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0101    ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0110    ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0111    ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.1000    ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.1001    ; yes                                                              ; yes                                        ;
+--------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                            ; Reason for Removal                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Status[2,3]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[18,20..23]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[11..13,15]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[0..2,4,9]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|rWR2_MAX_ADDR[0..23]                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|rRD2_MAX_ADDR[0..23]                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                              ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                              ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                              ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                              ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                              ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                              ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                              ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                              ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                              ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]     ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                              ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                             ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0..10]                                                  ; Stuck at GND due to stuck port clock                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0..10] ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0..10] ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[10]                                  ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                   ; Stuck at VCC due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                   ; Stuck at VCC due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                   ; Stuck at GND due to stuck port clock                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                   ; Stuck at GND due to stuck port clock                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                          ; Stuck at VCC due to stuck port preset                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                          ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                          ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                          ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                          ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                          ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                          ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                          ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                          ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                          ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                         ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                             ; Stuck at VCC due to stuck port preset                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0..2]                  ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8]    ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0..8]                                          ; Stuck at GND due to stuck port clock                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0..8]                                                  ; Stuck at GND due to stuck port clock                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                  ; Stuck at GND due to stuck port clock                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                  ; Stuck at GND due to stuck port clock                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0..8] ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0..8] ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[8]                                  ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                         ; Stuck at VCC due to stuck port preset                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                         ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                         ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                         ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                         ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                         ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                         ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                         ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                         ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                            ; Stuck at VCC due to stuck port preset                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0..2]                ; Stuck at GND due to stuck port clear                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0..9]                                ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0..7]                               ; Stuck at GND due to stuck port data_in                                                                                                      ;
; i2c_touch_config:i2c_touch_config_inst|txr[1..3,7]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[9..11]                               ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[9..11]                               ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[8..10]                               ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                  ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[8]                                  ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                  ; Lost fanout                                                                                                                                 ;
; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|rden_a_store                                                                    ; Merged with mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|rden_a_store ;
; sdram_control:sdram_control_inst|rWR2_ADDR[0..22]                                                                                                                                                        ; Merged with sdram_control:sdram_control_inst|rWR2_ADDR[23]                                                                                  ;
; sdram_control:sdram_control_inst|rRD2_ADDR[0..22]                                                                                                                                                        ; Merged with sdram_control:sdram_control_inst|rRD2_ADDR[23]                                                                                  ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[3,5..8,10,14,16,17]                                                                                                                                       ; Merged with sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]                                                                              ;
; sdram_control:sdram_control_inst|mLENGTH[0,2..6]                                                                                                                                                         ; Merged with sdram_control:sdram_control_inst|mLENGTH[8]                                                                                     ;
; sdram_control:sdram_control_inst|command:u_command|CKE                                                                                                                                                   ; Merged with sdram_control:sdram_control_inst|command:u_command|CS_N                                                                         ;
; i2c_touch_config:i2c_touch_config_inst|txr[5,6]                                                                                                                                                          ; Merged with i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                   ;
; sdram_control:sdram_control_inst|rWR1_ADDR[0]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|rWR2_ADDR[23]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|rRD2_ADDR[23]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|mLENGTH[8]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                      ;
; max_read_addr[0,1]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                      ;
; base_read_addr[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[0,1]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|WR_MASK[1]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0..11]                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                              ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0]                                   ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0..8]                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                             ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                                  ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1..8]                                ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1..8]                               ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                       ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                       ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                       ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                       ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                       ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                       ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                       ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                       ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                       ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                       ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                       ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                       ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                       ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7,8]                     ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8..10]                   ; Stuck at GND due to stuck port clock_enable                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                       ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                             ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                       ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                       ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                       ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                            ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                      ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                      ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|mRD                                                                                                                                                                     ; Merged with sdram_control:sdram_control_inst|RD_MASK[0]                                                                                     ;
; sdram_control:sdram_control_inst|rRD1_ADDR[0]                                                                                                                                                            ; Merged with sdram_control:sdram_control_inst|rRD1_ADDR[1]                                                                                   ;
; sdram_control:sdram_control_inst|WR_MASK[0]                                                                                                                                                              ; Merged with sdram_control:sdram_control_inst|mWR                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                       ; Stuck at VCC due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                      ; Stuck at VCC due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|rRD1_ADDR[1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|mADDR[0]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                      ;
; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                      ;
; i2c_touch_config:i2c_touch_config_inst|c_state~14                                                                                                                                                        ; Lost fanout                                                                                                                                 ;
; i2c_touch_config:i2c_touch_config_inst|c_state~15                                                                                                                                                        ; Lost fanout                                                                                                                                 ;
; i2c_touch_config:i2c_touch_config_inst|c_state~16                                                                                                                                                        ; Lost fanout                                                                                                                                 ;
; i2c_touch_config:i2c_touch_config_inst|c_state~17                                                                                                                                                        ; Lost fanout                                                                                                                                 ;
; MySPI:MySPI_instance|SPI_state~2                                                                                                                                                                         ; Lost fanout                                                                                                                                 ;
; MySPI:MySPI_instance|SPI_state~3                                                                                                                                                                         ; Lost fanout                                                                                                                                 ;
; MySPI:MySPI_instance|SPI_state~4                                                                                                                                                                         ; Lost fanout                                                                                                                                 ;
; MySPI:MySPI_instance|SPI_state~5                                                                                                                                                                         ; Lost fanout                                                                                                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0]                                   ; Lost fanout                                                                                                                                 ;
; i2c_touch_config:i2c_touch_config_inst|cnt[7..9]                                                                                                                                                         ; Lost fanout                                                                                                                                 ;
; Total Number of Removed Registers = 419                                                                                                                                                                  ;                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8], ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8], ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[8],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[4],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10], ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10], ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[10],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[9],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[8],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[11],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[10],                               ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[9],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|mLENGTH[8],                                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|WR_MASK[1],                                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|RD_MASK[1],                                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10],                                                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0],                                                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8,                          ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1,                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2,                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0,                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|mADDR[0],                                                                                                                                                             ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[0]                                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; Stuck at VCC                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0],                                ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1],                                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8],                    ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10],                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                     ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0],                                ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9,                       ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6,                          ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2],                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1],                  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                   ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                               ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0],                               ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8,                      ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9,                         ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2],                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1],                ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7], ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7], ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1,                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2,                   ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                    ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7],  ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9],  ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8],  ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5], ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5], ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10], ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                           ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6],  ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5],  ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4],  ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3],  ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2],  ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1],  ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0],  ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6], ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6]  ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4], ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3], ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2], ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1], ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0], ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0]  ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1],  ;
;                                                                                                                                                                                                       ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                            ;
; base_read_addr[1]                                                                                                                                                                                     ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_ADDR[1],                                                                                                                                                         ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0]                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8]  ;
; sdram_control:sdram_control_inst|rWR2_MAX_ADDR[23]                                                                                                                                                    ; Stuck at GND                   ; sdram_control:sdram_control_inst|rWR2_ADDR[23]                                                                                                                                                         ;
;                                                                                                                                                                                                       ; due to stuck port clock_enable ;                                                                                                                                                                                                        ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[23]                                                                                                                                                    ; Stuck at GND                   ; sdram_control:sdram_control_inst|rWR1_ADDR[0]                                                                                                                                                          ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                        ;
; sdram_control:sdram_control_inst|rRD2_MAX_ADDR[23]                                                                                                                                                    ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD2_ADDR[23]                                                                                                                                                         ;
;                                                                                                                                                                                                       ; due to stuck port clock_enable ;                                                                                                                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5]  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6]  ;
; max_read_addr[0]                                                                                                                                                                                      ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[0]                                                                                                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                        ;
; max_read_addr[1]                                                                                                                                                                                      ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[1]                                                                                                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                        ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7]  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1958  ;
; Number of registers using Synchronous Clear  ; 137   ;
; Number of registers using Synchronous Load   ; 115   ;
; Number of registers using Asynchronous Clear ; 888   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1115  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                                                                                   ; 1       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                   ; 4       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                                                                                                    ; 3       ;
; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                                                                           ; 6       ;
; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                                                                           ; 5       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                                                                                                                      ; 4       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                   ; 3       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                                                                                                      ; 5       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                                                                                                                      ; 1       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                          ; 7       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                                                                                                      ; 1       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                             ; 4       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                         ; 6       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                                                            ; 4       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                                                      ; 1       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                                                                       ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                            ; 1       ;
; Total number of inverted registers = 27                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|Blue[0]                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|SPI_counter[0]                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|mLENGTH[1]                                                                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|mADDR[14]                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|Config[3]                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13] ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|max_read_addr[20]                                                                                                          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE0_NANO|max_read_addr[7]                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|base_read_addr[12]                                                                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[21]                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|counter_dly[2]                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|Led70[6]                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[3]                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_NANO|hold_buffer:hold_buffer_tchrdy|count[4]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_NANO|touch_buffer:touch_buffer_west|count[23]                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_NANO|touch_buffer:touch_buffer_east|count[22]                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|Red[6]                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|Green[6]                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|CMD[1]                                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|ImgNum[4]                                                                                             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|ST[1]                                                                                     ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; Yes        ; |DE0_NANO|mtl_controller:mtl_controller_inst|read_red[0]                                                                             ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                         ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|draw_type[5]                                                                                          ;
; 130:1              ; 2 bits    ; 172 LEs       ; 8 LEs                ; 164 LEs                ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|SPI_data[2]                                                                                           ;
; 130:1              ; 4 bits    ; 344 LEs       ; 20 LEs               ; 324 LEs                ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|SPI_data[1]                                                                                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[6]                                                                              ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[7]                                                                              ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |DE0_NANO|current_img[1]                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|mtl_controller:mtl_controller_inst|address[0]                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|mtl_controller:mtl_controller_inst|address[6]                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|Selector25                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                        ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                        ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for i2c_touch_config:i2c_touch_config_inst  ;
+------------------------------+-------+------+------------------+
; Assignment                   ; Value ; From ; To               ;
+------------------------------+-------+------+------------------+
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0000     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0000     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0001     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0001     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0010     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0010     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0011     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0011     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0100     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0100     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0101     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0101     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0110     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0110     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0111     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0111     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.1000     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.1000     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.1001     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.1001     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sta              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sta              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sto              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sto              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rd               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rd               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wr               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wr               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ack              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ack              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_n            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_n            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; done             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; done             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i2c_al           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i2c_al           ;
+------------------------------+-------+------+------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE0_NANO ;
+----------------+-------------------------+-------------------------------+
; Parameter Name ; Value                   ; Type                          ;
+----------------+-------------------------+-------------------------------+
; WR_LENGTH      ; 000000010               ; Unsigned Binary               ;
; RD_LENGTH      ; 010000000               ; Unsigned Binary               ;
; RANGE_ADDR_IMG ; 00010111011100000000000 ; Unsigned Binary               ;
+----------------+-------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MySPI:MySPI_instance ;
+----------------+---------+----------------------------------------+
; Parameter Name ; Value   ; Type                                   ;
+----------------+---------+----------------------------------------+
; A_Config       ; 0000000 ; Unsigned Binary                        ;
; A_Status       ; 0000001 ; Unsigned Binary                        ;
; A_Led70        ; 0000010 ; Unsigned Binary                        ;
; A_Red          ; 0000011 ; Unsigned Binary                        ;
; A_Green        ; 0000100 ; Unsigned Binary                        ;
; A_Blue         ; 0000101 ; Unsigned Binary                        ;
; A_ImgNum       ; 0000110 ; Unsigned Binary                        ;
; A_reg_gesture  ; 0000111 ; Unsigned Binary                        ;
; A_reg_xpos     ; 0001000 ; Unsigned Binary                        ;
; A_reg_ypos     ; 0001001 ; Unsigned Binary                        ;
; A_draw_type    ; 0001010 ; Unsigned Binary                        ;
+----------------+---------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_PLL:MTL_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MTL_PLL ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 33                        ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 33                        ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 50                        ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 50                        ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 10101                     ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; MTL_PLL_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_PLL:RAM_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=RAM_PLL ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -3000                     ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; RAM_PLL_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                       ;
; REF_PER        ; 1024  ; Signed Integer                                       ;
; SC_CL          ; 3     ; Signed Integer                                       ;
; SC_RCD         ; 3     ; Signed Integer                                       ;
; SC_RRD         ; 7     ; Signed Integer                                       ;
; SC_PM          ; 1     ; Signed Integer                                       ;
; SC_BL          ; 1     ; Signed Integer                                       ;
; SDR_BL         ; 111   ; Unsigned Binary                                      ;
; SDR_BT         ; 0     ; Unsigned Binary                                      ;
; SDR_CL         ; 011   ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|control_interface:u_control_interface ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|command:u_command ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                         ;
; REF_PER        ; 1024  ; Signed Integer                                                         ;
; SC_CL          ; 3     ; Signed Integer                                                         ;
; SC_RCD         ; 3     ; Signed Integer                                                         ;
; SC_RRD         ; 7     ; Signed Integer                                                         ;
; SC_PM          ; 1     ; Signed Integer                                                         ;
; SC_BL          ; 1     ; Signed Integer                                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                                        ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                                 ;
+----------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                                              ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                                              ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                                              ;
; LPM_NUMWORDS                           ; 256         ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                                              ;
; LPM_WIDTH                              ; 32          ; Signed Integer                                                                                       ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                                       ;
; LPM_WIDTHU                             ; 8           ; Signed Integer                                                                                       ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                                       ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                       ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                                              ;
; USE_EAB                                ; ON          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH                       ; ON          ; Untyped                                                                                              ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                       ;
; CBXI_PARAMETER                         ; dcfifo_pej1 ; Untyped                                                                                              ;
+----------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                                 ;
+----------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                                              ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                                              ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                                              ;
; LPM_NUMWORDS                           ; 256         ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                                              ;
; LPM_WIDTH                              ; 32          ; Signed Integer                                                                                       ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                                       ;
; LPM_WIDTHU                             ; 8           ; Signed Integer                                                                                       ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                                       ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                       ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                                              ;
; USE_EAB                                ; ON          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH                       ; ON          ; Untyped                                                                                              ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                       ;
; CBXI_PARAMETER                         ; dcfifo_pej1 ; Untyped                                                                                              ;
+----------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                                ;
+----------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                                             ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                                             ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                                             ;
; LPM_NUMWORDS                           ; 2048        ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                                             ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                                      ;
; LPM_WIDTH_R                            ; 32          ; Signed Integer                                                                                      ;
; LPM_WIDTHU                             ; 11          ; Signed Integer                                                                                      ;
; LPM_WIDTHU_R                           ; 10          ; Signed Integer                                                                                      ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                      ;
; READ_ACLR_SYNCH                        ; ON          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                                             ;
; USE_EAB                                ; ON          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH                       ; ON          ; Untyped                                                                                             ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                      ;
; CBXI_PARAMETER                         ; dcfifo_hgj1 ; Untyped                                                                                             ;
+----------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                                ;
+----------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                                             ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                                             ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                                             ;
; LPM_NUMWORDS                           ; 2048        ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                                             ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                                      ;
; LPM_WIDTH_R                            ; 32          ; Signed Integer                                                                                      ;
; LPM_WIDTHU                             ; 11          ; Signed Integer                                                                                      ;
; LPM_WIDTHU_R                           ; 10          ; Signed Integer                                                                                      ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                      ;
; READ_ACLR_SYNCH                        ; ON          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                                             ;
; USE_EAB                                ; ON          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH                       ; ON          ; Untyped                                                                                             ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                      ;
; CBXI_PARAMETER                         ; dcfifo_hgj1 ; Untyped                                                                                             ;
+----------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst ;
+------------------------+-------+------------------------------------------------+
; Parameter Name         ; Value ; Type                                           ;
+------------------------+-------+------------------------------------------------+
; H_LINE                 ; 1056  ; Signed Integer                                 ;
; V_LINE                 ; 525   ; Signed Integer                                 ;
; Horizontal_Blank       ; 46    ; Signed Integer                                 ;
; Horizontal_Front_Porch ; 210   ; Signed Integer                                 ;
; Vertical_Blank         ; 23    ; Signed Integer                                 ;
; Vertical_Front_Porch   ; 22    ; Signed Integer                                 ;
+------------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 2500                 ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; tile1.hex            ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_kr91      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 2500                 ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tile2.hex            ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_lr91      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Horizontal_Blank ; 46    ; Signed Integer                                                                         ;
; Vertical_Blank   ; 23    ; Signed Integer                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                           ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Horizontal_Blank ; 46    ; Signed Integer                                                                                                 ;
; Vertical_Blank   ; 23    ; Signed Integer                                                                                                 ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                 ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                 ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                 ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                 ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                 ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                   ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------+
; idle           ; 00000000000000000 ; Unsigned Binary                                                                                                        ;
; start_a        ; 00000000000000001 ; Unsigned Binary                                                                                                        ;
; start_b        ; 00000000000000010 ; Unsigned Binary                                                                                                        ;
; start_c        ; 00000000000000100 ; Unsigned Binary                                                                                                        ;
; start_d        ; 00000000000001000 ; Unsigned Binary                                                                                                        ;
; start_e        ; 00000000000010000 ; Unsigned Binary                                                                                                        ;
; stop_a         ; 00000000000100000 ; Unsigned Binary                                                                                                        ;
; stop_b         ; 00000000001000000 ; Unsigned Binary                                                                                                        ;
; stop_c         ; 00000000010000000 ; Unsigned Binary                                                                                                        ;
; stop_d         ; 00000000100000000 ; Unsigned Binary                                                                                                        ;
; rd_a           ; 00000001000000000 ; Unsigned Binary                                                                                                        ;
; rd_b           ; 00000010000000000 ; Unsigned Binary                                                                                                        ;
; rd_c           ; 00000100000000000 ; Unsigned Binary                                                                                                        ;
; rd_d           ; 00001000000000000 ; Unsigned Binary                                                                                                        ;
; wr_a           ; 00010000000000000 ; Unsigned Binary                                                                                                        ;
; wr_b           ; 00100000000000000 ; Unsigned Binary                                                                                                        ;
; wr_c           ; 01000000000000000 ; Unsigned Binary                                                                                                        ;
; wr_d           ; 10000000000000000 ; Unsigned Binary                                                                                                        ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                        ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 26                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 26                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 99                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 26                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mapController:mapController_inst|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                 ;
; LPM_WIDTHD             ; 6              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mapController:mapController_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 7            ; Untyped                          ;
; LPM_WIDTHB                                     ; 6            ; Untyped                          ;
; LPM_WIDTHP                                     ; 13           ; Untyped                          ;
; LPM_WIDTHR                                     ; 13           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 6            ; Untyped                                                              ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                                              ;
; LPM_WIDTHP                                     ; 12           ; Untyped                                                              ;
; LPM_WIDTHR                                     ; 12           ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                              ;
+------------------------------------------------+--------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------+
; Parameter Name                                 ; Value        ; Type                               ;
+------------------------------------------------+--------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 12           ; Untyped                            ;
; LPM_WIDTHB                                     ; 10           ; Untyped                            ;
; LPM_WIDTHP                                     ; 22           ; Untyped                            ;
; LPM_WIDTHR                                     ; 22           ; Untyped                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                            ;
; LATENCY                                        ; 0            ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                            ;
; USE_EAB                                        ; OFF          ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                            ;
+------------------------------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                              ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                              ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                              ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                              ;
+------------------------------------------------+--------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 25           ; Untyped             ;
; LPM_WIDTHR                                     ; 25           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 2                                            ;
; Entity Instance               ; MTL_PLL:MTL_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
; Entity Instance               ; RAM_PLL:RAM_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                         ;
; Entity Instance                           ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 24                                                                                        ;
;     -- NUMWORDS_A                         ; 2500                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 24                                                                                        ;
;     -- NUMWORDS_A                         ; 2500                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                              ;
+---------------------------------------+-------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                               ;
+---------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances            ; 6                                                                                   ;
; Entity Instance                       ; mapController:mapController_inst|lpm_mult:Mult0                                     ;
;     -- LPM_WIDTHA                     ; 7                                                                                   ;
;     -- LPM_WIDTHB                     ; 6                                                                                   ;
;     -- LPM_WIDTHP                     ; 13                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0                               ;
;     -- LPM_WIDTHA                     ; 12                                                                                  ;
;     -- LPM_WIDTHB                     ; 5                                                                                   ;
;     -- LPM_WIDTHP                     ; 17                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                                                                                   ;
;     -- LPM_WIDTHB                     ; 6                                                                                   ;
;     -- LPM_WIDTHP                     ; 12                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; mtl_controller:mtl_controller_inst|lpm_mult:Mult0                                   ;
;     -- LPM_WIDTHA                     ; 12                                                                                  ;
;     -- LPM_WIDTHB                     ; 10                                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 12                                                                                  ;
;     -- LPM_WIDTHB                     ; 10                                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; lpm_mult:Mult0                                                                      ;
;     -- LPM_WIDTHA                     ; 5                                                                                   ;
;     -- LPM_WIDTHB                     ; 20                                                                                  ;
;     -- LPM_WIDTHP                     ; 25                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
+---------------------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller"                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; rst            ; Input  ; Info     ; Stuck at GND                                                                        ;
; ena            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk_cnt[4..3]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk_cnt[15..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_cnt[2..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ack_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2c_busy       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_touch_config:i2c_touch_config_inst"                                                                                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; oREG_X2          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y2          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_X3          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y3          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_X4          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y4          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_X5          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y5          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_TOUCH_COUNT ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "oREG_TOUCH_COUNT[3..2]" have no fanouts ;
; oREG_TOUCH_COUNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance"                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; mapAddress[18..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mapController:mapController_inst"                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; test[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; test[7]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo"                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[10..9]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo"                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[10..9]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst|control_interface:u_control_interface"                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst"                                                                                                                        ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[31..24] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; WR1_LENGTH[8..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; WR1_LENGTH[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; WR1_LENGTH[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; RD1_LENGTH[6..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; RD1_LENGTH[8]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; RD1_LENGTH[7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; WR2_DATA         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; WR2              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; WR2_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; WR2_MAX_ADDR     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; WR2_LENGTH       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; WR2_LOAD         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; WR2_CLK          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RD2_DATA         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RD2              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RD2_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RD2_MAX_ADDR     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RD2_LENGTH       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RD2_LOAD         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RD2_CLK          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MySPI:MySPI_instance"                                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Config[7..2]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Led70          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_gesture[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 26                  ; 26               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 148                         ;
; cycloneiii_ff         ; 1284                        ;
;     CLR               ; 310                         ;
;     CLR SCLR          ; 18                          ;
;     CLR SLD           ; 32                          ;
;     ENA               ; 456                         ;
;     ENA CLR           ; 272                         ;
;     ENA CLR SCLR      ; 16                          ;
;     ENA SCLR          ; 13                          ;
;     ENA SLD           ; 13                          ;
;     SCLR              ; 42                          ;
;     SLD               ; 7                           ;
;     plain             ; 105                         ;
; cycloneiii_io_obuf    ; 66                          ;
; cycloneiii_lcell_comb ; 2583                        ;
;     arith             ; 717                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 421                         ;
;         3 data inputs ; 289                         ;
;     normal            ; 1866                        ;
;         0 data inputs ; 53                          ;
;         1 data inputs ; 67                          ;
;         2 data inputs ; 486                         ;
;         3 data inputs ; 327                         ;
;         4 data inputs ; 933                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 26.60                       ;
; Average LUT depth     ; 8.72                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                 ;
+------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_33               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Trigger                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Trigger                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; map_base_read_addr[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; newFrame               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; newFrame               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sat Mar 12 16:49:23 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO
Warning (125092): Tcl Script File sdram_control/Sdram_RD_RAM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/mtl_sopc.v
    Info (12023): Found entity 1: MTL_SOPC
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_irq_mapper.sv
    Info (12023): Found entity 1: MTL_SOPC_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0.v
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_avalon_st_adapter_005
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_rsp_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only
Info (12021): Found 5 design units, including 5 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_router_007_default_decode
    Info (12023): Found entity 2: MTL_SOPC_mm_interconnect_0_router_007
Info (12021): Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: MTL_SOPC_mm_interconnect_0_router_003
Info (12021): Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: MTL_SOPC_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: MTL_SOPC_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: MTL_SOPC_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_timer.v
    Info (12023): Found entity 1: MTL_SOPC_TIMER
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_testled.v
    Info (12023): Found entity 1: MTL_SOPC_TESTLED
Info (12021): Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_sdram.v
    Info (12023): Found entity 1: MTL_SOPC_SDRAM_input_efifo_module
    Info (12023): Found entity 2: MTL_SOPC_SDRAM
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_key.v
    Info (12023): Found entity 1: MTL_SOPC_KEY
Info (12021): Found 5 design units, including 5 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_jtag_uart.v
    Info (12023): Found entity 1: MTL_SOPC_JTAG_UART_sim_scfifo_w
    Info (12023): Found entity 2: MTL_SOPC_JTAG_UART_scfifo_w
    Info (12023): Found entity 3: MTL_SOPC_JTAG_UART_sim_scfifo_r
    Info (12023): Found entity 4: MTL_SOPC_JTAG_UART_scfifo_r
    Info (12023): Found entity 5: MTL_SOPC_JTAG_UART
Info (12021): Found 27 design units, including 27 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu.v
    Info (12023): Found entity 1: MTL_SOPC_CPU_ic_data_module
    Info (12023): Found entity 2: MTL_SOPC_CPU_ic_tag_module
    Info (12023): Found entity 3: MTL_SOPC_CPU_bht_module
    Info (12023): Found entity 4: MTL_SOPC_CPU_register_bank_a_module
    Info (12023): Found entity 5: MTL_SOPC_CPU_register_bank_b_module
    Info (12023): Found entity 6: MTL_SOPC_CPU_dc_tag_module
    Info (12023): Found entity 7: MTL_SOPC_CPU_dc_data_module
    Info (12023): Found entity 8: MTL_SOPC_CPU_dc_victim_module
    Info (12023): Found entity 9: MTL_SOPC_CPU_nios2_oci_debug
    Info (12023): Found entity 10: MTL_SOPC_CPU_ociram_sp_ram_module
    Info (12023): Found entity 11: MTL_SOPC_CPU_nios2_ocimem
    Info (12023): Found entity 12: MTL_SOPC_CPU_nios2_avalon_reg
    Info (12023): Found entity 13: MTL_SOPC_CPU_nios2_oci_break
    Info (12023): Found entity 14: MTL_SOPC_CPU_nios2_oci_xbrk
    Info (12023): Found entity 15: MTL_SOPC_CPU_nios2_oci_dbrk
    Info (12023): Found entity 16: MTL_SOPC_CPU_nios2_oci_itrace
    Info (12023): Found entity 17: MTL_SOPC_CPU_nios2_oci_td_mode
    Info (12023): Found entity 18: MTL_SOPC_CPU_nios2_oci_dtrace
    Info (12023): Found entity 19: MTL_SOPC_CPU_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 20: MTL_SOPC_CPU_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 21: MTL_SOPC_CPU_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 22: MTL_SOPC_CPU_nios2_oci_fifo
    Info (12023): Found entity 23: MTL_SOPC_CPU_nios2_oci_pib
    Info (12023): Found entity 24: MTL_SOPC_CPU_nios2_oci_im
    Info (12023): Found entity 25: MTL_SOPC_CPU_nios2_performance_monitors
    Info (12023): Found entity 26: MTL_SOPC_CPU_nios2_oci
    Info (12023): Found entity 27: MTL_SOPC_CPU
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: MTL_SOPC_CPU_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: MTL_SOPC_CPU_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: MTL_SOPC_CPU_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_mult_cell.v
    Info (12023): Found entity 1: MTL_SOPC_CPU_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_oci_test_bench.v
    Info (12023): Found entity 1: MTL_SOPC_CPU_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_test_bench.v
    Info (12023): Found entity 1: MTL_SOPC_CPU_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Warning (12019): Can't analyze file -- file sdram_control/Sdram_RD_RAM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Warning (10229): Verilog HDL Expression warning at sdram_control.v(322): truncated literal to match 16 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: sdram_control
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 3 design units, including 3 entities, in source file i2c_touch_config.v
    Info (12023): Found entity 1: i2c_touch_config
    Info (12023): Found entity 2: i2c_master_byte_ctrl
    Info (12023): Found entity 3: i2c_master_bit_ctrl
Info (12021): Found 6 design units, including 6 entities, in source file de0_nano.sv
    Info (12023): Found entity 1: DE0_NANO
    Info (12023): Found entity 2: touch_buffer
    Info (12023): Found entity 3: reset_delay
    Info (12023): Found entity 4: gestureMapping
    Info (12023): Found entity 5: hold_buffer
    Info (12023): Found entity 6: choose_draw_action
Info (12021): Found 1 design units, including 1 entities, in source file mtl_pll.v
    Info (12023): Found entity 1: MTL_PLL
Info (12021): Found 1 design units, including 1 entities, in source file myspi.sv
    Info (12023): Found entity 1: MySPI
Info (12021): Found 1 design units, including 1 entities, in source file ram_pll.v
    Info (12023): Found entity 1: RAM_PLL
Info (12021): Found 1 design units, including 1 entities, in source file mtl_controller.sv
    Info (12023): Found entity 1: mtl_controller
Info (12021): Found 1 design units, including 1 entities, in source file loading_rom.v
    Info (12023): Found entity 1: Loading_ROM
Info (12021): Found 1 design units, including 1 entities, in source file mapcontroller.sv
    Info (12023): Found entity 1: mapController
Info (12021): Found 3 design units, including 3 entities, in source file mapaddresses.sv
    Info (12023): Found entity 1: mapAddresses
    Info (12023): Found entity 2: mapPixels
    Info (12023): Found entity 3: mapTiles
Info (12021): Found 1 design units, including 1 entities, in source file testrom.v
    Info (12023): Found entity 1: testROM
Info (12021): Found 1 design units, including 1 entities, in source file tile0rom.v
    Info (12023): Found entity 1: tile0ROM
Info (12021): Found 1 design units, including 1 entities, in source file rampll.v
    Info (12023): Found entity 1: rampll
Info (12021): Found 1 design units, including 1 entities, in source file tile2.v
    Info (12023): Found entity 1: tile2
Warning (10037): Verilog HDL or VHDL warning at MTL_SOPC_CPU.v(2120): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at MTL_SOPC_CPU.v(2122): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at MTL_SOPC_CPU.v(2278): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at MTL_SOPC_CPU.v(3102): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at MTL_SOPC_SDRAM.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at MTL_SOPC_SDRAM.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at MTL_SOPC_SDRAM.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at MTL_SOPC_SDRAM.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "DE0_NANO" for the top level hierarchy
Warning (10034): Output port "LED[3..0]" at DE0_NANO.sv(104) has no driver
Warning (10034): Output port "EPCS_ASDO" at DE0_NANO.sv(125) has no driver
Warning (10034): Output port "EPCS_DCLK" at DE0_NANO.sv(127) has no driver
Warning (10034): Output port "EPCS_NCSO" at DE0_NANO.sv(128) has no driver
Warning (10034): Output port "G_SENSOR_CS_N" at DE0_NANO.sv(131) has no driver
Warning (10034): Output port "I2C_SCLK" at DE0_NANO.sv(133) has no driver
Warning (10034): Output port "ADC_CS_N" at DE0_NANO.sv(137) has no driver
Warning (10034): Output port "ADC_SADDR" at DE0_NANO.sv(138) has no driver
Warning (10034): Output port "ADC_SCLK" at DE0_NANO.sv(139) has no driver
Info (12128): Elaborating entity "hold_buffer" for hierarchy "hold_buffer:hold_buffer_tchrdy"
Info (12128): Elaborating entity "gestureMapping" for hierarchy "gestureMapping:theGestureMapping"
Info (12128): Elaborating entity "MySPI" for hierarchy "MySPI:MySPI_instance"
Info (12128): Elaborating entity "MTL_PLL" for hierarchy "MTL_PLL:MTL_PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "MTL_PLL:MTL_PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "MTL_PLL:MTL_PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "MTL_PLL:MTL_PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "33"
    Info (12134): Parameter "clk1_phase_shift" = "10101"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MTL_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mtl_pll_altpll.v
    Info (12023): Found entity 1: MTL_PLL_altpll
Info (12128): Elaborating entity "MTL_PLL_altpll" for hierarchy "MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated"
Info (12128): Elaborating entity "RAM_PLL" for hierarchy "RAM_PLL:RAM_PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "RAM_PLL:RAM_PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "RAM_PLL:RAM_PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "RAM_PLL:RAM_PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=RAM_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ram_pll_altpll.v
    Info (12023): Found entity 1: RAM_PLL_altpll
Info (12128): Elaborating entity "RAM_PLL_altpll" for hierarchy "RAM_PLL:RAM_PLL_inst|altpll:altpll_component|RAM_PLL_altpll:auto_generated"
Info (12128): Elaborating entity "reset_delay" for hierarchy "reset_delay:reset_delay_inst"
Info (12128): Elaborating entity "choose_draw_action" for hierarchy "choose_draw_action:choose_draw_action_inst"
Info (12128): Elaborating entity "sdram_control" for hierarchy "sdram_control:sdram_control_inst"
Warning (10230): Verilog HDL assignment warning at sdram_control.v(342): truncated value with size 4 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at sdram_control.v(390): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "control_interface" for hierarchy "sdram_control:sdram_control_inst|control_interface:u_control_interface"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "sdram_control:sdram_control_inst|command:u_command"
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_pej1.tdf
    Info (12023): Found entity 1: dcfifo_pej1
Info (12128): Elaborating entity "dcfifo_pej1" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf
    Info (12023): Found entity 1: altsyncram_rj31
Info (12128): Elaborating entity "altsyncram_rj31" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ikd
Info (12128): Elaborating entity "alt_synch_pipe_ikd" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_jkd
Info (12128): Elaborating entity "alt_synch_pipe_jkd" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e
Info (12128): Elaborating entity "cntr_54e" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "lpm_widthu_r" = "10"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_hgj1.tdf
    Info (12023): Found entity 1: dcfifo_hgj1
Info (12128): Elaborating entity "dcfifo_hgj1" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dm31.tdf
    Info (12023): Found entity 1: altsyncram_dm31
Info (12128): Elaborating entity "altsyncram_dm31" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sld
Info (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cmpr_o76:rdempty_eq_comp"
Info (12128): Elaborating entity "mapController" for hierarchy "mapController:mapController_inst"
Warning (10036): Verilog HDL or VHDL warning at mapController.sv(18): object "row_tile_cnt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mapController.sv(19): object "line_tile_cnt" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at mapController.sv(23): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mapController.sv(28): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at mapController.sv(29): truncated value with size 32 to match size of target (24)
Info (12128): Elaborating entity "mtl_controller" for hierarchy "mtl_controller:mtl_controller_inst"
Warning (10230): Verilog HDL assignment warning at mtl_controller.sv(142): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at mtl_controller.sv(143): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at mtl_controller.sv(209): truncated value with size 32 to match size of target (19)
Info (12128): Elaborating entity "tile0ROM" for hierarchy "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tile1.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2500"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kr91.tdf
    Info (12023): Found entity 1: altsyncram_kr91
Info (12128): Elaborating entity "altsyncram_kr91" for hierarchy "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated"
Info (12128): Elaborating entity "tile2" for hierarchy "mtl_controller:mtl_controller_inst|tile2:tile2_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tile2.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2500"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lr91.tdf
    Info (12023): Found entity 1: altsyncram_lr91
Info (12128): Elaborating entity "altsyncram_lr91" for hierarchy "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated"
Info (12128): Elaborating entity "mapAddresses" for hierarchy "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance"
Warning (10230): Verilog HDL assignment warning at mapAddresses.sv(26): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at mapAddresses.sv(30): truncated value with size 32 to match size of target (19)
Info (12128): Elaborating entity "mapPixels" for hierarchy "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst"
Warning (10230): Verilog HDL assignment warning at mapAddresses.sv(48): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at mapAddresses.sv(49): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at mapAddresses.sv(50): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mapAddresses.sv(51): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "mapTiles" for hierarchy "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapTiles:mapTilesInst"
Info (12128): Elaborating entity "i2c_touch_config" for hierarchy "i2c_touch_config:i2c_touch_config_inst"
Warning (10036): Verilog HDL or VHDL warning at i2c_touch_config.v(79): object "iack" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(162): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(184): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(205): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(232): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(241): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(271): truncated value with size 32 to match size of target (10)
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_touch_config.v(142): ignoring full_case attribute on case statement with explicit default case item
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(343): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(344): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(345): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(346): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(347): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(348): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(349): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(350): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(351): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(352): truncated value with size 32 to match size of target (9)
Warning (10030): Net "data_reg" at i2c_touch_config.v(129) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller"
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"
Info (10264): Verilog HDL Case Statement information at i2c_touch_config.v(880): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "touch_buffer" for hierarchy "touch_buffer:touch_buffer_west"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gu14.tdf
    Info (12023): Found entity 1: altsyncram_gu14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.03.12.16:50:05 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]"
Info (278001): Inferred 12 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mapController:mapController_inst|Mod0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mapController:mapController_inst|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "i2c_touch_config:i2c_touch_config_inst|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i2c_touch_config:i2c_touch_config_inst|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|Mod1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mtl_controller:mtl_controller_inst|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
Info (12130): Elaborated megafunction instantiation "mapController:mapController_inst|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "mapController:mapController_inst|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf
    Info (12023): Found entity 1: lpm_divide_1bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "mapController:mapController_inst|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "mapController:mapController_inst|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "mapController:mapController_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "mapController:mapController_inst|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "mapController:mapController_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "mapController:mapController_inst|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "mapController:mapController_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "mapController:mapController_inst|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh
Info (12131): Elaborated megafunction instantiation "mapController:mapController_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "mapController:mapController_inst|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f
Info (12130): Elaborated megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "18"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f
Info (12130): Elaborated megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh
Info (12131): Elaborated megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh
Info (12131): Elaborated megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf
    Info (12023): Found entity 1: lpm_divide_5bm
Info (12130): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "mtl_controller:mtl_controller_inst|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf
    Info (12023): Found entity 1: add_sub_rgh
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0"
Warning (12189): OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design
    Warning (12191): Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature
        Warning (12192): "Nios II Processor (6AF7_00A2)" does not support the OpenCore Plus Hardware Evaluation feature
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[5]" and its non-tri-state driver.
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "i2c_touch_config:i2c_touch_config_inst|scl_pad_i" to the node "i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL" into a wire
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[9]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[9]~1"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[10]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[10]~5"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[10]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[10]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[10]~1"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[2]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[2]~9"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[2]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[2]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[2]~5"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[11]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[11]~13"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[11]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[11]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[10]~1"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[3]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[3]~17"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[12]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[12]~21"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[4]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[4]~25"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[4]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[4]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[2]~5"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[13]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[13]~29"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[13]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[13]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[10]~1"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[5]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[5]~33"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[5]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[5]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[2]~5"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[14]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[14]~37"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[6]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[6]~41"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[6]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[6]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[2]~5"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[15]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[15]~45"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[7]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[7]~49"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[7]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[7]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[2]~5"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[16]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[16]~53"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[16]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[16]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[10]~1"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[8]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[8]~57"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[8]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[8]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[2]~5"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[17]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[17]~61"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[18]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[18]~65"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[19]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[19]~69"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[20]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[20]~73"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[21]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[21]~77"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[22]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[22]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[22]~81"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[23]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[23]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[23]~85"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23]~1"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[22]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[22]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[22]~5"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[21]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[21]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[21]~9"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[20]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[20]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[20]~13"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[19]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[19]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[19]~17"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[18]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[18]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[18]~21"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[17]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[17]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[17]~25"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[16]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[16]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[16]~29"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[15]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[15]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[15]~33"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[14]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[14]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[14]~37"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]~41"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[12]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[12]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[12]~45"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[11]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[11]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[11]~49"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[10]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[10]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[10]~53"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[9]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[9]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[9]~57"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[8]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[8]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[8]~61"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[7]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[7]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[7]~65"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[6]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[6]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[6]~69"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[5]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[5]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[5]~73"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[4]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[4]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[4]~77"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[3]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[3]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[3]~81"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[2]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[2]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[2]~85"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]~1"
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_2[4]~synth"
    Warning (13010): Node "GPIO_2[5]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "LED[6]" is stuck at GND
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ADC_CS_N" is stuck at GND
    Warning (13410): Pin "ADC_SADDR" is stuck at GND
    Warning (13410): Pin "ADC_SCLK" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 75 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 7 MSB VCC or GND address nodes from RAM block "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "mapController:mapController_inst|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[0]~14"
    Info (17048): Logic cell "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_29_result_int[0]~14"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|done"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|i2c_al"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|sto"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|rd"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|wr"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|sta"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|ack"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[0]"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[4]"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[2]"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[7]"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[6]"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[5]"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[1]"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[3]"
Warning (20013): Ignored assignments for entity "MTL_SOPC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone IV E\}" -entity MTL_SOPC -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone IV E" -entity MTL_SOPC -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity MTL_SOPC -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity MTL_SOPC -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME MTL_SOPC HAS_SOPCINFO 1 GENERATION_ID 1457654579" -entity MTL_SOPC -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_CPU" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity MTL_SOPC_CPU -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_CPU -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_CPU -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_JTAG_UART" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity MTL_SOPC_JTAG_UART -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_JTAG_UART -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_JTAG_UART -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_KEY" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity MTL_SOPC_KEY -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_KEY -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_KEY -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_SDRAM" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity MTL_SOPC_SDRAM -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_SDRAM -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_SDRAM -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_TESTLED" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity MTL_SOPC_TESTLED -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_TESTLED -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_TESTLED -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_TIMER" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity MTL_SOPC_TIMER -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_TIMER -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_TIMER -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity MTL_SOPC_irq_mapper -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_irq_mapper -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_irq_mapper -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity MTL_SOPC_mm_interconnect_0 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_avalon_st_adapter_005" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter_005 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter_005 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter_005 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_cmd_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity MTL_SOPC_mm_interconnect_0_cmd_demux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_cmd_demux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_cmd_demux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity MTL_SOPC_mm_interconnect_0_cmd_demux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_cmd_demux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_cmd_demux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_cmd_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity MTL_SOPC_mm_interconnect_0_cmd_mux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_cmd_mux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_cmd_mux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity MTL_SOPC_mm_interconnect_0_cmd_mux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_cmd_mux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_cmd_mux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity MTL_SOPC_mm_interconnect_0_router -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_router -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_router -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_router_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity MTL_SOPC_mm_interconnect_0_router_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_router_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_router_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity MTL_SOPC_mm_interconnect_0_router_002 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_router_002 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_router_002 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_router_003" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity MTL_SOPC_mm_interconnect_0_router_003 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_router_003 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_router_003 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_router_007" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity MTL_SOPC_mm_interconnect_0_router_007 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_router_007 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_router_007 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_rsp_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity MTL_SOPC_mm_interconnect_0_rsp_demux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_rsp_demux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_rsp_demux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity MTL_SOPC_mm_interconnect_0_rsp_demux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_rsp_demux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_rsp_demux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_rsp_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity MTL_SOPC_mm_interconnect_0_rsp_mux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_rsp_mux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_rsp_mux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity MTL_SOPC_mm_interconnect_0_rsp_mux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_rsp_mux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_rsp_mux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_avalon_sc_fifo -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_burst_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_burst_adapter -entity altera_merlin_burst_adapter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_burst_adapter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_burst_adapter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_master_agent -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_master_translator -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_agent -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_translator -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_traffic_limiter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_width_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_width_adapter -entity altera_merlin_width_adapter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_width_adapter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_width_adapter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_reset_controller -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Info (144001): Generated suppressed messages file D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 32 of its 85 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 53 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "EPCS_DATA0"
    Warning (15610): No output dependent on input pin "G_SENSOR_INT"
    Warning (15610): No output dependent on input pin "ADC_SDAT"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]"
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]"
Info (21057): Implemented 4323 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 68 output pins
    Info (21060): Implemented 65 bidirectional pins
    Info (21061): Implemented 4046 logic cells
    Info (21064): Implemented 122 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 379 warnings
    Info: Peak virtual memory: 829 megabytes
    Info: Processing ended: Sat Mar 12 16:50:30 2016
    Info: Elapsed time: 00:01:07
    Info: Total CPU time (on all processors): 00:01:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.map.smsg.


