// Seed: 3975053822
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  assign module_1.id_6 = 0;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd47
) (
    output wand id_0,
    input tri id_1,
    output supply1 id_2,
    input wire id_3,
    input tri1 id_4,
    output tri0 id_5,
    input supply0 _id_6,
    input tri id_7,
    output wire id_8,
    output wor id_9,
    output tri1 id_10,
    output supply1 id_11
);
  logic [~  id_6 : 1] id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
