0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sim_1/new/tb_alu.v,1749921898,verilog,,,,tb_alu,,,,,,,,
E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sim_1/new/tb_register.v,1749920183,verilog,,,,tb_register,,,,,,,,
E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/alu.v,1749922927,verilog,,E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/cla4.v,,alu,,,,,,,,
E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/cla4.v,1749922914,verilog,,E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/cll4.v,,cla4,,,,,,,,
E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/cll4.v,1749921250,verilog,,E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/gpfa.v,,cll4,,,,,,,,
E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/gpfa.v,1749921245,verilog,,E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sim_1/new/tb_alu.v,,gpfa,,,,,,,,
E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/register.v,1749917527,verilog,,E:/Dev/dev-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sim_1/new/tb_register.v,,register,,,,,,,,
