vendor_name = ModelSim
source_file = 1, C:/Users/JuHan/Desktop/Korea_Univ_2020_2/COSE222/Term Project/RV32I_System/Decoder/Addr_Decoder.v
source_file = 1, C:/Users/JuHan/Desktop/Korea_Univ_2020_2/COSE222/Term Project/RV32I_System/Altera_Mem_Dual_Port/ram2port_inst_data.v
source_file = 1, C:/Users/JuHan/Desktop/Korea_Univ_2020_2/COSE222/Term Project/RV32I_System/Altera_PLL/ALTPLL_clkgen.v
source_file = 1, C:/Users/JuHan/Desktop/Korea_Univ_2020_2/COSE222/Term Project/RV32I_System/RV32I_System.v
source_file = 1, C:/Users/JuHan/Desktop/Korea_Univ_2020_2/COSE222/Term Project/RV32I_System/GPIO/GPIO.v
source_file = 1, C:/Users/JuHan/Desktop/Korea_Univ_2020_2/COSE222/Term Project/RV32I_System/RV32I_CPU/rv32i_cpu.v
source_file = 1, C:/Users/JuHan/Desktop/Korea_Univ_2020_2/COSE222/Term Project/RV32I_System/RV32I_CPU/basic_modules.v
source_file = 1, C:/Users/JuHan/Desktop/Korea_Univ_2020_2/COSE222/Term Project/RV32I_System/Timer/TimerCounter.v
source_file = 1, C:/Users/JuHan/Desktop/Korea_Univ_2020_2/COSE222/Term Project/RV32I_System_Syn/db/RV32I_System.cbx.xml
source_file = 1, /users/juhan/desktop/korea_univ_2020_2/cose222/term project/rv32i_system/rv32i_system.v
source_file = 1, /users/juhan/desktop/korea_univ_2020_2/cose222/term project/rv32i_system/altera_pll/altpll_clkgen.v
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/JuHan/Desktop/Korea_Univ_2020_2/COSE222/Term Project/RV32I_System_Syn/db/altpll_clkgen_altpll.v
source_file = 1, /users/juhan/desktop/korea_univ_2020_2/cose222/term project/rv32i_system/rv32i_cpu/rv32i_cpu.v
source_file = 1, /users/juhan/desktop/korea_univ_2020_2/cose222/term project/rv32i_system/rv32i_cpu/basic_modules.v
source_file = 1, /users/juhan/desktop/korea_univ_2020_2/cose222/term project/rv32i_system/altera_mem_dual_port/ram2port_inst_data.v
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/JuHan/Desktop/Korea_Univ_2020_2/COSE222/Term Project/RV32I_System_Syn/db/altsyncram_5ul2.tdf
source_file = 1, C:/Users/JuHan/Desktop/Korea_Univ_2020_2/COSE222/Term Project/RV32I_System_Syn/insts_data.mif
source_file = 1, /users/juhan/desktop/korea_univ_2020_2/cose222/term project/rv32i_system/decoder/addr_decoder.v
source_file = 1, /users/juhan/desktop/korea_univ_2020_2/cose222/term project/rv32i_system/timer/timercounter.v
source_file = 1, /users/juhan/desktop/korea_univ_2020_2/cose222/term project/rv32i_system/gpio/gpio.v
design_name = RV32I_System
instance = comp, \HEX3_D[0]~output\, HEX3_D[0]~output, RV32I_System, 1
instance = comp, \HEX3_D[1]~output\, HEX3_D[1]~output, RV32I_System, 1
instance = comp, \HEX3_D[2]~output\, HEX3_D[2]~output, RV32I_System, 1
instance = comp, \HEX3_D[3]~output\, HEX3_D[3]~output, RV32I_System, 1
instance = comp, \HEX3_D[4]~output\, HEX3_D[4]~output, RV32I_System, 1
instance = comp, \HEX3_D[5]~output\, HEX3_D[5]~output, RV32I_System, 1
instance = comp, \HEX3_D[6]~output\, HEX3_D[6]~output, RV32I_System, 1
instance = comp, \HEX2_D[0]~output\, HEX2_D[0]~output, RV32I_System, 1
instance = comp, \HEX2_D[1]~output\, HEX2_D[1]~output, RV32I_System, 1
instance = comp, \HEX2_D[2]~output\, HEX2_D[2]~output, RV32I_System, 1
instance = comp, \HEX2_D[3]~output\, HEX2_D[3]~output, RV32I_System, 1
instance = comp, \HEX2_D[4]~output\, HEX2_D[4]~output, RV32I_System, 1
instance = comp, \HEX2_D[5]~output\, HEX2_D[5]~output, RV32I_System, 1
instance = comp, \HEX2_D[6]~output\, HEX2_D[6]~output, RV32I_System, 1
instance = comp, \HEX1_D[0]~output\, HEX1_D[0]~output, RV32I_System, 1
instance = comp, \HEX1_D[1]~output\, HEX1_D[1]~output, RV32I_System, 1
instance = comp, \HEX1_D[2]~output\, HEX1_D[2]~output, RV32I_System, 1
instance = comp, \HEX1_D[3]~output\, HEX1_D[3]~output, RV32I_System, 1
instance = comp, \HEX1_D[4]~output\, HEX1_D[4]~output, RV32I_System, 1
instance = comp, \HEX1_D[5]~output\, HEX1_D[5]~output, RV32I_System, 1
instance = comp, \HEX1_D[6]~output\, HEX1_D[6]~output, RV32I_System, 1
instance = comp, \HEX0_D[0]~output\, HEX0_D[0]~output, RV32I_System, 1
instance = comp, \HEX0_D[1]~output\, HEX0_D[1]~output, RV32I_System, 1
instance = comp, \HEX0_D[2]~output\, HEX0_D[2]~output, RV32I_System, 1
instance = comp, \HEX0_D[3]~output\, HEX0_D[3]~output, RV32I_System, 1
instance = comp, \HEX0_D[4]~output\, HEX0_D[4]~output, RV32I_System, 1
instance = comp, \HEX0_D[5]~output\, HEX0_D[5]~output, RV32I_System, 1
instance = comp, \HEX0_D[6]~output\, HEX0_D[6]~output, RV32I_System, 1
instance = comp, \LEDG[0]~output\, LEDG[0]~output, RV32I_System, 1
instance = comp, \LEDG[1]~output\, LEDG[1]~output, RV32I_System, 1
instance = comp, \LEDG[2]~output\, LEDG[2]~output, RV32I_System, 1
instance = comp, \LEDG[3]~output\, LEDG[3]~output, RV32I_System, 1
instance = comp, \LEDG[4]~output\, LEDG[4]~output, RV32I_System, 1
instance = comp, \LEDG[5]~output\, LEDG[5]~output, RV32I_System, 1
instance = comp, \LEDG[6]~output\, LEDG[6]~output, RV32I_System, 1
instance = comp, \LEDG[7]~output\, LEDG[7]~output, RV32I_System, 1
instance = comp, \LEDG[8]~output\, LEDG[8]~output, RV32I_System, 1
instance = comp, \LEDG[9]~output\, LEDG[9]~output, RV32I_System, 1
instance = comp, \SW[9]~input\, SW[9]~input, RV32I_System, 1
instance = comp, \SW[8]~input\, SW[8]~input, RV32I_System, 1
instance = comp, \SW[7]~input\, SW[7]~input, RV32I_System, 1
instance = comp, \SW[6]~input\, SW[6]~input, RV32I_System, 1
instance = comp, \SW[5]~input\, SW[5]~input, RV32I_System, 1
instance = comp, \SW[4]~input\, SW[4]~input, RV32I_System, 1
instance = comp, \SW[3]~input\, SW[3]~input, RV32I_System, 1
instance = comp, \SW[2]~input\, SW[2]~input, RV32I_System, 1
instance = comp, \SW[1]~input\, SW[1]~input, RV32I_System, 1
instance = comp, \SW[0]~input\, SW[0]~input, RV32I_System, 1
instance = comp, \BUTTON[2]~input\, BUTTON[2]~input, RV32I_System, 1
instance = comp, \BUTTON[1]~input\, BUTTON[1]~input, RV32I_System, 1
instance = comp, \BUTTON[0]~input\, BUTTON[0]~input, RV32I_System, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, RV32I_System, 1
