INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddpuf_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sim_2/new/td_ddpuf_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ddpuf_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
