\doxysubsubsubsection{ADC conversion data alignment}
\hypertarget{group___a_d_c___h_a_l___e_c___d_a_t_a___a_l_i_g_n}{}\label{group___a_d_c___h_a_l___e_c___d_a_t_a___a_l_i_g_n}\index{ADC conversion data alignment@{ADC conversion data alignment}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___d_a_t_a___a_l_i_g_n_gafed5c0d327ad6d2cc0960f7943beb265}{ADC\+\_\+\+DATAALIGN\+\_\+\+RIGHT}}~(LL\+\_\+\+ADC\+\_\+\+DATA\+\_\+\+ALIGN\+\_\+\+RIGHT)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___d_a_t_a___a_l_i_g_n_ga8afeead661c1ffbc27a5405a254d60ba}{ADC\+\_\+\+DATAALIGN\+\_\+\+LEFT}}~(LL\+\_\+\+ADC\+\_\+\+DATA\+\_\+\+ALIGN\+\_\+\+LEFT)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Description détaillée}


\doxysubsubsubsubsection{Documentation des macros}
\Hypertarget{group___a_d_c___h_a_l___e_c___d_a_t_a___a_l_i_g_n_ga8afeead661c1ffbc27a5405a254d60ba}\index{ADC conversion data alignment@{ADC conversion data alignment}!ADC\_DATAALIGN\_LEFT@{ADC\_DATAALIGN\_LEFT}}
\index{ADC\_DATAALIGN\_LEFT@{ADC\_DATAALIGN\_LEFT}!ADC conversion data alignment@{ADC conversion data alignment}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_DATAALIGN\_LEFT}{ADC\_DATAALIGN\_LEFT}}
{\footnotesize\ttfamily \label{group___a_d_c___h_a_l___e_c___d_a_t_a___a_l_i_g_n_ga8afeead661c1ffbc27a5405a254d60ba} 
\#define ADC\+\_\+\+DATAALIGN\+\_\+\+LEFT~(LL\+\_\+\+ADC\+\_\+\+DATA\+\_\+\+ALIGN\+\_\+\+LEFT)}

ADC conversion data alignment\+: left aligned (alignment on data register MSB bit 15) \Hypertarget{group___a_d_c___h_a_l___e_c___d_a_t_a___a_l_i_g_n_gafed5c0d327ad6d2cc0960f7943beb265}\index{ADC conversion data alignment@{ADC conversion data alignment}!ADC\_DATAALIGN\_RIGHT@{ADC\_DATAALIGN\_RIGHT}}
\index{ADC\_DATAALIGN\_RIGHT@{ADC\_DATAALIGN\_RIGHT}!ADC conversion data alignment@{ADC conversion data alignment}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_DATAALIGN\_RIGHT}{ADC\_DATAALIGN\_RIGHT}}
{\footnotesize\ttfamily \label{group___a_d_c___h_a_l___e_c___d_a_t_a___a_l_i_g_n_gafed5c0d327ad6d2cc0960f7943beb265} 
\#define ADC\+\_\+\+DATAALIGN\+\_\+\+RIGHT~(LL\+\_\+\+ADC\+\_\+\+DATA\+\_\+\+ALIGN\+\_\+\+RIGHT)}

ADC conversion data alignment\+: right aligned (alignment on data register LSB bit 0) 