&spi0 {
	status = "okay";
};

//#define fmc_spi spi0

/ {
	clocks {

	};
};

&spi0 {
	clk0_ad9523: ad9523-1@0 {
		#address-cells = <1>;
		#size-cells = <0>;
		#clock-cells = <1>;
		compatible = "ad9523-1";
		reg = <0>;
		spi-cpol;
		spi-cpha;

		adi,ref-mode = <2>;
		adi,osc-in-feedback-enable = <1>;
		adi,refa-r-div = <200>;
		adi,refb-r-div = <200>;
		adi,pll1-feedback-div = <50>;
		adi,pll1-charge-pump-current-nA = <50000>;
		adi,zero-delay-mode-internal-enable = <1>;

		spi-max-frequency = <1000000>;
		clock-output-names = "ad9523-1_out0", "ad9523-1_out1", "ad9523-1_out2", "ad9523-1_out3", "ad9523-1_out4", "ad9523-1_out5","ad9523-1_out6", "ad9523-1_out7", "ad9523-1_out8", "ad9523-1_out9", "ad9523-1_out10", "ad9523-1_out11","ad9523-1_out12", "ad9523-1_out13";
		adi,vcxo-freq = <30720000>;//VCXO频率

		adi,pll2-charge-pump-current-nA = <889000>;//间隔为3.5uA，0~FF满程900uA，当前取FE=889uA
		adi,pll2-ndiv-a-cnt = <0>;//P=4
		adi,pll2-ndiv-b-cnt = <30>;//N2=P*b+a=120

		adi,pll2-r2-div = <1>;//R分频为1
		adi,pll2-vco-diff-m1 = <6>;//M分频为6，VCO频率为30.72*120/6=614.4

		adi,rpole2 = <225>;
		adi,rzero = <0>;
		adi,cpole1 = <0>;//参考版本0XF5读取为C0

		ad9523_0_c2:channel@2 {
			reg = <2>;
			adi,extended-name = "Extclkout";
			adi,driver-mode = <3>;
			adi,divider-phase = <0>;
			adi,channel-divider = <5>;
//			adi,output-enable;
		};
		ad9523_0_c3:channel@3 {
			reg = <3>;
			adi,extended-name = "GTREFCLK1";
			adi,driver-mode = <3>;
			adi,divider-phase = <0>;
			adi,channel-divider = <5>;
//			adi,output-enable;
		};

		ad9523_0_c4:channel@4 {
			reg = <4>;
			adi,extended-name = "GTREFCLK0";
			adi,driver-mode = <3>;
			adi,divider-phase = <0>;
			adi,channel-divider = <5>;
//			adi,output-enable;
		};

		ad9523_0_c5:channel@5 {
			reg = <5>;
			adi,extended-name = "AD937X_CLK";
			adi,driver-mode = <3>;
			adi,divider-phase = <0>;
			adi,channel-divider = <5>;
//			adi,output-enable;
		};

		ad9523_0_c10:channel@10 {
			reg = <10>;
			adi,extended-name = "FPGA_CLK";
			adi,driver-mode = <3>;
			adi,divider-phase = <0>;
			adi,channel-divider = <5>;
//			adi,output-enable;
		};
	};

	trx0_ad9371: ad9371-phy@1 {
		#address-cells = <1>;
		#size-cells = <0>;
		#clock-cells = <1>;
		compatible = "ad9371";

		/* SPI Setup */
		reg = <1>;
		spi-max-frequency = <1000000>;

		/* Clocks */
		clocks = <&clk0_ad9523 5>, <&clk0_ad9523 5>, <&clk0_ad9523 5>, <&clk0_ad9523 5>, <&clk0_ad9523 5>;
		clock-names = "jesd_rx_clk", "jesd_tx_clk", "jesd_rx_os_clk", "dev_clk", "fmc_clk";
		clock-output-names = "rx_sampl_clk", "rx_os_sampl_clk", "tx_sampl_clk";

		adi,clocks-clk-pll-vco-freq_khz = <12288000>;
		adi,clocks-device-clock_khz = <122880>;
		adi,clocks-clk-pll-hs-div = <4>;
		adi,clocks-clk-pll-vco-div = <2>;

		adi,jesd204-obs-framer-over-sample = <0>;

		adi,rx-profile-adc-div = <1>;
		adi,rx-profile-rx-fir-decimation = <2>;
		adi,rx-profile-rx-dec5-decimation = <5>;
		adi,rx-profile-en-high-rej-dec5 = <1>;
		adi,rx-profile-rhb1-decimation = <2>;
		adi,rx-profile-iq-rate_khz = <76800>;
		adi,rx-profile-rf-bandwidth_hz = <60000000>;
		adi,rx-profile-rx-bbf-3db-corner_khz = <60000>;

		adi,obs-profile-adc-div = <1>;
		adi,obs-profile-rx-fir-decimation = <2>;
		adi,obs-profile-rx-dec5-decimation = <5>;
		adi,obs-profile-en-high-rej-dec5 = <1>;
		adi,obs-profile-rhb1-decimation = <1>;
		adi,obs-profile-iq-rate_khz = <153600>;
		adi,obs-profile-rf-bandwidth_hz = <120000000>;
		adi,obs-profile-rx-bbf-3db-corner_khz = <60000>;

		adi,tx-profile-dac-div = <2.5>;
		adi,tx-profile-tx-fir-interpolation = <1>;
		adi,tx-profile-thb1-interpolation = <2>;
		adi,tx-profile-thb2-interpolation = <2>;
		adi,tx-profile-tx-input-hb-interpolation = <1>;
		adi,tx-profile-iq-rate_khz = <153600>;
		adi,tx-profile-primary-sig-bandwidth_hz = <50000000>;
		adi,tx-profile-rf-bandwidth_hz = <120000000>;
		adi,tx-profile-tx-dac-3db-corner_khz = <120000>;
		adi,tx-profile-tx-bbf-3db-corner_khz = <60000>;
	};

};

&trx0_ad9371 {

	compatible = "ad9375";

	adi,dpd-damping = <5>;
	adi,dpd-num-weights = <1>;
	adi,dpd-model-version = <2>;
	adi,dpd-high-power-model-update = <1>;
	adi,dpd-model-prior-weight = <20>;
	adi,dpd-robust-modeling = <0>;
	adi,dpd-samples = <512>;
	adi,dpd-outlier-threshold = <4096>;
	adi,dpd-additional-delay-offset = <0>;
	adi,dpd-path-delay-pn-seq-level = <255>;
	adi,dpd-weights0-real = <64>;
	adi,dpd-weights0-imag = <0>;
	adi,dpd-weights1-real = <0>;
	adi,dpd-weights1-imag = <0>;
	adi,dpd-weights2-real = <0>;
	adi,dpd-weights2-imag = <0>;

	adi,clgc-tx1-desired-gain = <(-2000)>;
	adi,clgc-tx2-desired-gain = <(-2000)>;
	adi,clgc-tx1-atten-limit = <0>;
	adi,clgc-tx2-atten-limit = <0>;
	adi,clgc-tx1-control-ratio = <75>;
	adi,clgc-tx2-control-ratio = <75>;
	adi,clgc-allow-tx1-atten-updates = <1>;
	adi,clgc-allow-tx2-atten-updates = <1>;
	adi,clgc-additional-delay-offset = <0>;
	adi,clgc-path-delay-pn-seq-level = <255>;
	adi,clgc-tx1-rel-threshold = <600>;
	adi,clgc-tx2-rel-threshold = <600>;
	adi,clgc-tx1-rel-threshold-en = <0>;
	adi,clgc-tx2-rel-threshold-en = <0>;

	adi,vswr-additional-delay-offset = <0>;
	adi,vswr-path-delay-pn-seq-level = <255>;
	adi,vswr-tx1-vswr-switch-gpio3p3-pin = <0>;
	adi,vswr-tx2-vswr-switch-gpio3p3-pin = <1>;
	adi,vswr-tx1-vswr-switch-polarity = <0>;
	adi,vswr-tx2-vswr-switch-polarity = <0>;
	adi,vswr-tx1-vswr-switch-delay_us = <50>;
	adi,vswr-tx2-vswr-switch-delay_us = <50>;
};
