// Seed: 3427547771
module module_0 (
    input wire id_0,
    input uwire id_1,
    input wand id_2,
    output uwire id_3,
    input tri1 id_4,
    input wand id_5,
    output supply1 id_6,
    input uwire id_7
);
  assign id_6 = -1'b0;
  logic id_9;
  wire ['d0 : 1] id_10, id_11;
endmodule
module module_1 #(
    parameter id_2 = 32'd75,
    parameter id_4 = 32'd63
) (
    output logic id_0,
    input wand id_1,
    input wor _id_2,
    input tri id_3,
    input supply0 _id_4,
    input tri1 id_5,
    input wire id_6,
    input wire id_7,
    output wor id_8,
    input uwire id_9,
    output supply0 id_10,
    output supply0 id_11,
    input supply0 id_12,
    input wor id_13,
    input tri id_14,
    input wor id_15,
    input supply0 id_16
);
  uwire id_18[-1 : 1];
  ;
  always id_0 <= -1'b0;
  logic id_19;
  ;
  wire id_20;
  assign id_18 = 1;
  assign id_10 = id_5;
  wire [1 : id_2] id_21, id_22;
  logic ["" : -1] id_23;
  generate
    logic [7:0][id_4 : 1 'h0] id_24;
    parameter id_25 = 1 || 1;
    assign id_18 = -1;
    assign id_19 = id_7 >= id_19;
  endgenerate
  assign id_22 = id_22;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_13,
      id_10,
      id_3,
      id_12,
      id_10,
      id_7
  );
  assign modCall_1.id_2 = 0;
  wire id_26;
  always_ff id_24 <= 1'b0;
  wire id_27;
endmodule
