Reading timing models for corner max_ff_n40C_5v50…
Reading cell library for the 'max_ff_n40C_5v50' corner at '/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading top-level netlist at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/51-openroad-fillinsertion/pll_top.nl.v'…
Linking design 'pll_top' from netlist…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 4.8
[INFO] Setting input delay to: 4.8
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
Reading top-level design parasitics for the 'max_ff_n40C_5v50' corner at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/53-openroad-rcx/max/pll_top.max.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112645    0.002028    0.576556 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003771    0.067466    0.408439    0.984995 v _2328_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[0] (net)
                      0.067466    0.000040    0.985035 v _1775_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002847    0.066282    0.155548    1.140583 v _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.066282    0.000028    1.140611 v _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.140611   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112647    0.002203    0.576730 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.826730   clock uncertainty
                                  0.000000    0.826730   clock reconvergence pessimism
                                  0.072434    0.899164   library hold time
                                              0.899164   data required time
---------------------------------------------------------------------------------------------
                                              0.899164   data required time
                                             -1.140611   data arrival time
---------------------------------------------------------------------------------------------
                                              0.241446   slack (MET)


Startpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105292    0.001187    0.571147 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003794    0.067588    0.407108    0.978255 v _2342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[0] (net)
                      0.067588    0.000041    0.978296 v _1797_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002860    0.066355    0.155651    1.133947 v _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.066355    0.000028    1.133975 v _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.133975   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105291    0.001116    0.571076 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821076   clock uncertainty
                                  0.000000    0.821076   clock reconvergence pessimism
                                  0.070885    0.891961   library hold time
                                              0.891961   data required time
---------------------------------------------------------------------------------------------
                                              0.891961   data required time
                                             -1.133975   data arrival time
---------------------------------------------------------------------------------------------
                                              0.242014   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105291    0.001038    0.570998 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011317    0.156559    0.493869    1.064867 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.156559    0.000144    1.065011 ^ _1207_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003816    0.086038    0.070557    1.135568 v _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.086038    0.000041    1.135608 v _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.135608   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105290    0.001013    0.570973 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820973   clock uncertainty
                                  0.000000    0.820973   clock reconvergence pessimism
                                  0.065797    0.886770   library hold time
                                              0.886770   data required time
---------------------------------------------------------------------------------------------
                                              0.886770   data required time
                                             -1.135608   data arrival time
---------------------------------------------------------------------------------------------
                                              0.248838   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105291    0.001116    0.571076 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012745    0.118203    0.450134    1.021210 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.118203    0.000167    1.021377 v _1798_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003196    0.068544    0.172125    1.193502 v _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.068544    0.000032    1.193534 v _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.193534   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105289    0.000698    0.570658 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820658   clock uncertainty
                                  0.000000    0.820658   clock reconvergence pessimism
                                  0.070318    0.890976   library hold time
                                              0.890976   data required time
---------------------------------------------------------------------------------------------
                                              0.890976   data required time
                                             -1.193534   data arrival time
---------------------------------------------------------------------------------------------
                                              0.302558   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112633    0.000739    0.575266 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010268    0.145879    0.488957    1.064223 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.145879    0.000075    1.064298 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011116    0.143352    0.114188    1.178486 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.143352    0.000201    1.178686 v _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.178686   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807    0.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208427    0.571098 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107265    0.000351    0.571448 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821448   clock uncertainty
                                  0.000000    0.821448   clock reconvergence pessimism
                                  0.049228    0.870677   library hold time
                                              0.870677   data required time
---------------------------------------------------------------------------------------------
                                              0.870677   data required time
                                             -1.178686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308010   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112642    0.001844    0.576372 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015296    0.132526    0.462734    1.039106 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.132526    0.000394    1.039500 v _1794_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005106    0.107459    0.099548    1.139048 ^ _1794_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0166_ (net)
                      0.107459    0.000094    1.139143 ^ _1795_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003257    0.072656    0.066088    1.205231 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.072656    0.000034    1.205265 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.205265   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112633    0.000739    0.575266 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.825266   clock uncertainty
                                  0.000000    0.825266   clock reconvergence pessimism
                                  0.070777    0.896043   library hold time
                                              0.896043   data required time
---------------------------------------------------------------------------------------------
                                              0.896043   data required time
                                             -1.205265   data arrival time
---------------------------------------------------------------------------------------------
                                              0.309222   slack (MET)


Startpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005541    0.362405 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216900    0.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120683    0.001256    0.580560 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011195    0.109424    0.446322    1.026882 v _2345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[9] (net)
                      0.109424    0.000255    1.027138 v _1806_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006203    0.113885    0.100845    1.127983 ^ _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.113885    0.000073    1.128056 ^ _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002856    0.101814    0.082818    1.210874 v _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.101814    0.000028    1.210902 v _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.210902   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005541    0.362405 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216900    0.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120683    0.001256    0.580560 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.830560   clock uncertainty
                                  0.000000    0.830560   clock reconvergence pessimism
                                  0.064761    0.895321   library hold time
                                              0.895321   data required time
---------------------------------------------------------------------------------------------
                                              0.895321   data required time
                                             -1.210902   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315581   slack (MET)


Startpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112634    0.000951    0.575478 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012507    0.116853    0.450530    1.026008 v _2375_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[4] (net)
                      0.116853    0.000214    1.026222 v _1144_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.010201    0.140933    0.113858    1.140079 ^ _1144_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0561_ (net)
                      0.140933    0.000094    1.140173 ^ _2029_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004503    0.092712    0.076649    1.216823 v _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.092712    0.000093    1.216915 v _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.216915   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112634    0.000951    0.575478 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.825478   clock uncertainty
                                  0.000000    0.825478   clock reconvergence pessimism
                                  0.065570    0.891048   library hold time
                                              0.891048   data required time
---------------------------------------------------------------------------------------------
                                              0.891048   data required time
                                             -1.216915   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325867   slack (MET)


Startpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112647    0.002203    0.576730 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004542    0.071741    0.412467    0.989197 v _2329_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[1] (net)
                      0.071741    0.000044    0.989241 v _1151_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.015400    0.191772    0.134568    1.123810 ^ _1151_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0568_ (net)
                      0.191772    0.000117    1.123926 ^ _1776_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003240    0.109159    0.086956    1.210882 v _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.109159    0.000058    1.210940 v _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.210940   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105289    0.000727    0.570687 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820687   clock uncertainty
                                  0.000000    0.820687   clock reconvergence pessimism
                                  0.059381    0.880068   library hold time
                                              0.880068   data required time
---------------------------------------------------------------------------------------------
                                              0.880068   data required time
                                             -1.210940   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330871   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807    0.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208427    0.571098 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107265    0.000404    0.571502 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009620    0.100633    0.436797    1.008299 v _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.100633    0.000092    1.008391 v _2018_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005342    0.180535    0.140784    1.149175 ^ _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.180535    0.000058    1.149234 ^ _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003822    0.083393    0.089666    1.238899 v _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.083393    0.000073    1.238973 v _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.238973   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005541    0.362405 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216900    0.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120691    0.002030    0.581335 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.831335   clock uncertainty
                                  0.000000    0.831335   clock reconvergence pessimism
                                  0.069644    0.900979   library hold time
                                              0.900979   data required time
---------------------------------------------------------------------------------------------
                                              0.900979   data required time
                                             -1.238973   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337993   slack (MET)


Startpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106136    0.000538    0.570095 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021219    0.166887    0.486836    1.056931 v _2360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[24] (net)
                      0.166888    0.000261    1.057192 v _1190_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005281    0.105487    0.093569    1.150761 ^ _1190_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0607_ (net)
                      0.105487    0.000100    1.150860 ^ _1944_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003579    0.093324    0.082417    1.233278 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.093324    0.000068    1.233346 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.233346   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106136    0.000538    0.570095 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820095   clock uncertainty
                                  0.000000    0.820095   clock reconvergence pessimism
                                  0.064087    0.884182   library hold time
                                              0.884182   data required time
---------------------------------------------------------------------------------------------
                                              0.884182   data required time
                                             -1.233346   data arrival time
---------------------------------------------------------------------------------------------
                                              0.349163   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006265    0.363129 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185    0.568314 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103182    0.000887    0.569201 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020194    0.160874    0.482072    1.051272 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.160874    0.000336    1.051609 v _1765_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005416    0.136202    0.123744    1.175353 ^ _1765_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1140_ (net)
                      0.136202    0.000059    1.175412 ^ _1766_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003719    0.080646    0.066030    1.241442 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.080646    0.000072    1.241514 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.241514   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006265    0.363129 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185    0.568314 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103182    0.000887    0.569201 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.819201   clock uncertainty
                                  0.000000    0.819201   clock reconvergence pessimism
                                  0.066757    0.885958   library hold time
                                              0.885958   data required time
---------------------------------------------------------------------------------------------
                                              0.885958   data required time
                                             -1.241514   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355556   slack (MET)


Startpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112648    0.002249    0.576776 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012499    0.116812    0.450513    1.027289 v _2334_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[1] (net)
                      0.116812    0.000205    1.027494 v _1782_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004588    0.154039    0.117700    1.145194 ^ _1782_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0158_ (net)
                      0.154039    0.000048    1.145242 ^ _1784_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003012    0.111260    0.097317    1.242559 v _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.111260    0.000031    1.242590 v _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.242590   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112648    0.002249    0.576776 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.826776   clock uncertainty
                                  0.000000    0.826776   clock reconvergence pessimism
                                  0.060211    0.886987   library hold time
                                              0.886987   data required time
---------------------------------------------------------------------------------------------
                                              0.886987   data required time
                                             -1.242590   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355602   slack (MET)


Startpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113666    0.001407    0.575406 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016488    0.139266    0.468200    1.043606 v _2374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[3] (net)
                      0.139268    0.000306    1.043913 v _2024_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005335    0.165852    0.134020    1.177933 ^ _2024_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0364_ (net)
                      0.165852    0.000058    1.177991 ^ _2028_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004251    0.088920    0.074394    1.252385 v _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.088920    0.000082    1.252467 v _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.252467   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113666    0.001407    0.575406 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.825406   clock uncertainty
                                  0.000000    0.825406   clock reconvergence pessimism
                                  0.066765    0.892172   library hold time
                                              0.892172   data required time
---------------------------------------------------------------------------------------------
                                              0.892172   data required time
                                             -1.252467   data arrival time
---------------------------------------------------------------------------------------------
                                              0.360295   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113666    0.001434    0.575433 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015077    0.131327    0.462105    1.037538 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.131327    0.000180    1.037719 v _2000_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005271    0.108828    0.100382    1.138101 ^ _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.108828    0.000099    1.138200 ^ _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003276    0.122198    0.105637    1.243837 v _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.122198    0.000034    1.243871 v _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.243871   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113666    0.001434    0.575433 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.825433   clock uncertainty
                                  0.000000    0.825433   clock reconvergence pessimism
                                  0.057029    0.882462   library hold time
                                              0.882462   data required time
---------------------------------------------------------------------------------------------
                                              0.882462   data required time
                                             -1.243871   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361409   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006265    0.363129 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185    0.568314 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103181    0.000730    0.569044 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012573    0.117239    0.448974    1.018019 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.117239    0.000198    1.018217 v _2067_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005612    0.109464    0.098929    1.117146 ^ _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      0.109464    0.000109    1.117256 ^ _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004683    0.139342    0.114423    1.231679 v _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.139342    0.000096    1.231776 v _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.231776   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006265    0.363129 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185    0.568314 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103181    0.000730    0.569044 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.819044   clock uncertainty
                                  0.000000    0.819044   clock reconvergence pessimism
                                  0.049665    0.868709   library hold time
                                              0.868709   data required time
---------------------------------------------------------------------------------------------
                                              0.868709   data required time
                                             -1.231776   data arrival time
---------------------------------------------------------------------------------------------
                                              0.363067   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109918    0.000395    0.573827 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008598    0.094898    0.432806    1.006633 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.094898    0.000091    1.006725 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.034775    0.205878    0.149020    1.155744 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                                         _0602_ (net)
                      0.205881    0.000454    1.156198 ^ _1758_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    0.099523    0.097115    1.253312 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.099523    0.000077    1.253390 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.253390   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109918    0.000395    0.573827 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.823827   clock uncertainty
                                  0.000000    0.823827   clock reconvergence pessimism
                                  0.063251    0.887078   library hold time
                                              0.887078   data required time
---------------------------------------------------------------------------------------------
                                              0.887078   data required time
                                             -1.253390   data arrival time
---------------------------------------------------------------------------------------------
                                              0.366312   slack (MET)


Startpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112636    0.001311    0.575838 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014415    0.127578    0.458897    1.034735 v _2337_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[4] (net)
                      0.127578    0.000277    1.035012 v _1791_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004991    0.176948    0.134837    1.169849 ^ _1791_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0164_ (net)
                      0.176948    0.000052    1.169901 ^ _1792_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003623    0.107896    0.087824    1.257725 v _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.107896    0.000040    1.257766 v _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.257766   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112636    0.001311    0.575838 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.825838   clock uncertainty
                                  0.000000    0.825838   clock reconvergence pessimism
                                  0.061250    0.887088   library hold time
                                              0.887088   data required time
---------------------------------------------------------------------------------------------
                                              0.887088   data required time
                                             -1.257766   data arrival time
---------------------------------------------------------------------------------------------
                                              0.370678   slack (MET)


Startpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113667    0.001471    0.575470 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.019257    0.155381    0.480354    1.055824 v _2366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[30] (net)
                      0.155381    0.000273    1.056097 v _1993_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006637    0.126496    0.116743    1.172839 ^ _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.126496    0.000143    1.172982 ^ _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003156    0.107327    0.085823    1.258805 v _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.107327    0.000031    1.258836 v _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.258836   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113667    0.001471    0.575470 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.825470   clock uncertainty
                                  0.000000    0.825470   clock reconvergence pessimism
                                  0.061633    0.887104   library hold time
                                              0.887104   data required time
---------------------------------------------------------------------------------------------
                                              0.887104   data required time
                                             -1.258836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371732   slack (MET)


Startpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206054    0.004338    0.361202 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054986    0.107080    0.208235    0.569437 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.107082    0.000787    0.570224 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026310    0.197051    0.507856    1.078079 v _2352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[16] (net)
                      0.197051    0.000224    1.078303 v _1870_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005354    0.122322    0.118738    1.197041 ^ _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.122322    0.000057    1.197099 ^ _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003400    0.079164    0.064435    1.261534 v _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.079164    0.000062    1.261596 v _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.261596   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206054    0.004338    0.361202 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054986    0.107080    0.208235    0.569437 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.107082    0.000787    0.570224 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820224   clock uncertainty
                                  0.000000    0.820224   clock reconvergence pessimism
                                  0.067943    0.888167   library hold time
                                              0.888167   data required time
---------------------------------------------------------------------------------------------
                                              0.888167   data required time
                                             -1.261596   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373430   slack (MET)


Startpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118271    0.000609    0.577904 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019642    0.157659    0.482906    1.060809 v _2363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[27] (net)
                      0.157659    0.000245    1.061054 v _1969_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007434    0.169489    0.142085    1.203140 ^ _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.169489    0.000168    1.203307 ^ _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004164    0.090319    0.070055    1.273363 v _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.090319    0.000077    1.273440 v _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.273440   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118271    0.000609    0.577904 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.827904   clock uncertainty
                                  0.000000    0.827904   clock reconvergence pessimism
                                  0.067343    0.895247   library hold time
                                              0.895247   data required time
---------------------------------------------------------------------------------------------
                                              0.895247   data required time
                                             -1.273440   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378193   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107109    0.000404    0.572029 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023728    0.181687    0.497229    1.069258 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.181687    0.000282    1.069540 v _1771_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005214    0.124611    0.128678    1.198218 ^ _1771_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0154_ (net)
                      0.124611    0.000053    1.198270 ^ _1772_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004796    0.086795    0.072189    1.270459 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.086795    0.000094    1.270553 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.270553   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107109    0.000404    0.572029 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.822029   clock uncertainty
                                  0.000000    0.822029   clock reconvergence pessimism
                                  0.065974    0.888003   library hold time
                                              0.888003   data required time
---------------------------------------------------------------------------------------------
                                              0.888003   data required time
                                             -1.270553   data arrival time
---------------------------------------------------------------------------------------------
                                              0.382550   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104733    0.001318    0.568969 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028739    0.211495    0.517061    1.086030 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.211496    0.000344    1.086373 v _1191_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006920    0.128917    0.116456    1.202830 ^ _1191_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0608_ (net)
                      0.128917    0.000148    1.202978 ^ _2141_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003150    0.079590    0.066529    1.269507 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.079590    0.000032    1.269539 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.269539   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104733    0.001318    0.568969 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.818969   clock uncertainty
                                  0.000000    0.818969   clock reconvergence pessimism
                                  0.067349    0.886318   library hold time
                                              0.886318   data required time
---------------------------------------------------------------------------------------------
                                              0.886318   data required time
                                             -1.269539   data arrival time
---------------------------------------------------------------------------------------------
                                              0.383221   slack (MET)


Startpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807    0.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208427    0.571098 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107266    0.000768    0.571865 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014794    0.129728    0.459542    1.031407 v _2333_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[0] (net)
                      0.129728    0.000229    1.031637 v _1779_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005356    0.170648    0.134941    1.166578 ^ _1779_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0156_ (net)
                      0.170648    0.000066    1.166645 ^ _1781_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003521    0.091880    0.103528    1.270172 v _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.091880    0.000068    1.270240 v _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.270240   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807    0.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208427    0.571098 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107266    0.000768    0.571865 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821865   clock uncertainty
                                  0.000000    0.821865   clock reconvergence pessimism
                                  0.064691    0.886556   library hold time
                                              0.886556   data required time
---------------------------------------------------------------------------------------------
                                              0.886556   data required time
                                             -1.270240   data arrival time
---------------------------------------------------------------------------------------------
                                              0.383684   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206152    0.005179    0.362043 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048113    0.099613    0.202340    0.564383 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.099615    0.000777    0.565160 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028640    0.210917    0.515717    1.080877 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.210917    0.000217    1.081094 v _1192_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005132    0.113595    0.102404    1.183498 ^ _1192_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0609_ (net)
                      0.113595    0.000097    1.183595 ^ _2199_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002969    0.090901    0.079442    1.263037 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.090901    0.000030    1.263067 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.263067   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206152    0.005179    0.362043 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048113    0.099613    0.202340    0.564383 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.099615    0.000777    0.565160 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.815160   clock uncertainty
                                  0.000000    0.815160   clock reconvergence pessimism
                                  0.063409    0.878569   library hold time
                                              0.878569   data required time
---------------------------------------------------------------------------------------------
                                              0.878569   data required time
                                             -1.263067   data arrival time
---------------------------------------------------------------------------------------------
                                              0.384498   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112642    0.001844    0.576372 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015296    0.132526    0.462734    1.039106 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.132526    0.000351    1.039457 v _1785_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005117    0.164867    0.127930    1.167387 ^ _1785_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0160_ (net)
                      0.164867    0.000103    1.167490 ^ _1787_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003614    0.119473    0.103394    1.270884 v _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.119473    0.000069    1.270954 v _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.270954   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112642    0.001844    0.576372 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.826372   clock uncertainty
                                  0.000000    0.826372   clock reconvergence pessimism
                                  0.057668    0.884040   library hold time
                                              0.884040   data required time
---------------------------------------------------------------------------------------------
                                              0.884040   data required time
                                             -1.270954   data arrival time
---------------------------------------------------------------------------------------------
                                              0.386914   slack (MET)


Startpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926    0.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205939    0.567729 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104125    0.000761    0.568491 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023683    0.181417    0.496432    1.064923 v _2358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[22] (net)
                      0.181417    0.000214    1.065137 v _1922_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005421    0.119916    0.115010    1.180148 ^ _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.119916    0.000063    1.180211 ^ _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003487    0.109727    0.087916    1.268126 v _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.109727    0.000065    1.268191 v _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.268191   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926    0.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205939    0.567729 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104125    0.000761    0.568491 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.818491   clock uncertainty
                                  0.000000    0.818491   clock reconvergence pessimism
                                  0.058972    0.877463   library hold time
                                              0.877463   data required time
---------------------------------------------------------------------------------------------
                                              0.877463   data required time
                                             -1.268191   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390729   slack (MET)


Startpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005541    0.362405 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216900    0.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120691    0.002025    0.581330 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024426    0.185836    0.502858    1.084187 v _2349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[13] (net)
                      0.185837    0.000223    1.084410 v _1840_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005210    0.144680    0.131999    1.216409 ^ _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.144680    0.000053    1.216462 ^ _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005020    0.092163    0.074436    1.290898 v _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.092163    0.000109    1.291007 v _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.291007   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005541    0.362405 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216900    0.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120691    0.002025    0.581330 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.831330   clock uncertainty
                                  0.000000    0.831330   clock reconvergence pessimism
                                  0.067356    0.898686   library hold time
                                              0.898686   data required time
---------------------------------------------------------------------------------------------
                                              0.898686   data required time
                                             -1.291007   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392321   slack (MET)


Startpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206054    0.004338    0.361202 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054986    0.107080    0.208235    0.569437 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.107081    0.000629    0.570065 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020011    0.159817    0.482148    1.052213 v _2365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[29] (net)
                      0.159817    0.000256    1.052469 v _1985_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005565    0.117119    0.110211    1.162680 ^ _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.117119    0.000062    1.162742 ^ _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003267    0.124807    0.106260    1.269002 v _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.124807    0.000034    1.269036 v _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.269036   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206054    0.004338    0.361202 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054986    0.107080    0.208235    0.569437 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.107081    0.000629    0.570065 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820065   clock uncertainty
                                  0.000000    0.820065   clock reconvergence pessimism
                                  0.054914    0.874979   library hold time
                                              0.874979   data required time
---------------------------------------------------------------------------------------------
                                              0.874979   data required time
                                             -1.269036   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394057   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109919    0.000700    0.574133 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025748    0.193650    0.505922    1.080055 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.193651    0.000386    1.080441 v _2051_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004648    0.115277    0.112438    1.192878 ^ _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.115277    0.000086    1.192964 ^ _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003233    0.102942    0.087918    1.280882 v _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.102942    0.000033    1.280915 v _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.280915   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109919    0.000700    0.574133 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.824133   clock uncertainty
                                  0.000000    0.824133   clock reconvergence pessimism
                                  0.062233    0.886366   library hold time
                                              0.886366   data required time
---------------------------------------------------------------------------------------------
                                              0.886366   data required time
                                             -1.280915   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394549   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106137    0.000714    0.570272 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027060    0.201473    0.510529    1.080801 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.201474    0.000325    1.081126 v _2188_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005504    0.150483    0.139132    1.220258 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.150483    0.000061    1.220319 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003112    0.078797    0.062731    1.283050 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.078797    0.000032    1.283082 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.283082   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106137    0.000714    0.570272 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820272   clock uncertainty
                                  0.000000    0.820272   clock reconvergence pessimism
                                  0.067843    0.888115   library hold time
                                              0.888115   data required time
---------------------------------------------------------------------------------------------
                                              0.888115   data required time
                                             -1.283082   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394967   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112633    0.000739    0.575266 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010268    0.145879    0.488957    1.064223 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.145879    0.000075    1.064298 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011116    0.143352    0.114188    1.178486 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.143352    0.000209    1.178694 v _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003539    0.085552    0.076166    1.254860 ^ _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.085552    0.000038    1.254898 ^ _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.254898   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807    0.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208427    0.571098 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107265    0.000465    0.571562 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821562   clock uncertainty
                                  0.000000    0.821562   clock reconvergence pessimism
                                  0.037317    0.858880   library hold time
                                              0.858880   data required time
---------------------------------------------------------------------------------------------
                                              0.858880   data required time
                                             -1.254898   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396019   slack (MET)


Startpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006265    0.363129 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185    0.568314 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103182    0.000803    0.569117 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024873    0.188460    0.501043    1.070160 v _2325_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[6] (net)
                      0.188460    0.000211    1.070371 v _1768_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006572    0.151451    0.140160    1.210531 ^ _1768_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1142_ (net)
                      0.151451    0.000188    1.210719 ^ _1769_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004309    0.088021    0.070271    1.280990 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.088021    0.000085    1.281075 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.281075   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006265    0.363129 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185    0.568314 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103182    0.000803    0.569117 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.819117   clock uncertainty
                                  0.000000    0.819117   clock reconvergence pessimism
                                  0.064853    0.883970   library hold time
                                              0.883970   data required time
---------------------------------------------------------------------------------------------
                                              0.883970   data required time
                                             -1.281075   data arrival time
---------------------------------------------------------------------------------------------
                                              0.397105   slack (MET)


Startpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206054    0.004338    0.361202 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054986    0.107080    0.208235    0.569437 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.107081    0.000719    0.570156 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019621    0.157567    0.480635    1.050790 v _2353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[17] (net)
                      0.157567    0.000128    1.050918 v _1879_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005930    0.120140    0.112249    1.163167 ^ _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.120140    0.000067    1.163234 ^ _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003809    0.129476    0.109342    1.272575 v _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.129476    0.000072    1.272647 v _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.272647   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206054    0.004338    0.361202 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054986    0.107080    0.208235    0.569437 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.107081    0.000719    0.570156 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820156   clock uncertainty
                                  0.000000    0.820156   clock reconvergence pessimism
                                  0.053473    0.873629   library hold time
                                              0.873629   data required time
---------------------------------------------------------------------------------------------
                                              0.873629   data required time
                                             -1.272647   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399018   slack (MET)


Startpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206152    0.005179    0.362043 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048113    0.099613    0.202340    0.564383 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.099615    0.000825    0.565208 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.026565    0.198474    0.507064    1.072272 v _2361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[25] (net)
                      0.198476    0.000400    1.072672 v _1950_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004960    0.119048    0.116090    1.188761 ^ _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.119048    0.000094    1.188855 ^ _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003276    0.107294    0.086275    1.275130 v _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.107294    0.000060    1.275190 v _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.275190   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206152    0.005179    0.362043 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048113    0.099613    0.202340    0.564383 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.099615    0.000825    0.565208 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.815208   clock uncertainty
                                  0.000000    0.815208   clock reconvergence pessimism
                                  0.058844    0.874052   library hold time
                                              0.874052   data required time
---------------------------------------------------------------------------------------------
                                              0.874052   data required time
                                             -1.275190   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401138   slack (MET)


Startpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118275    0.001270    0.578564 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023926    0.182855    0.500269    1.078833 v _2362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[26] (net)
                      0.182855    0.000180    1.079013 v _1961_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005248    0.118610    0.114106    1.193119 ^ _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.118610    0.000060    1.193179 ^ _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004467    0.120057    0.095196    1.288375 v _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.120057    0.000089    1.288464 v _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.288464   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118275    0.001270    0.578564 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.828564   clock uncertainty
                                  0.000000    0.828564   clock reconvergence pessimism
                                  0.058611    0.887175   library hold time
                                              0.887175   data required time
---------------------------------------------------------------------------------------------
                                              0.887175   data required time
                                             -1.288464   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401290   slack (MET)


Startpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105289    0.000727    0.570687 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010649    0.106408    0.440940    1.011627 v _2330_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[2] (net)
                      0.106408    0.000104    1.011731 v _1199_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.005483    0.209753    0.158650    1.170381 ^ _1199_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0615_ (net)
                      0.209753    0.000105    1.170487 ^ _1200_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002963    0.129452    0.106450    1.276937 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.129452    0.000029    1.276966 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.276966   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105289    0.000680    0.570640 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820640   clock uncertainty
                                  0.000000    0.820640   clock reconvergence pessimism
                                  0.053126    0.873766   library hold time
                                              0.873766   data required time
---------------------------------------------------------------------------------------------
                                              0.873766   data required time
                                             -1.276966   data arrival time
---------------------------------------------------------------------------------------------
                                              0.403200   slack (MET)


Startpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004449    0.361313 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125    0.569438 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107184    0.001323    0.570761 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020341    0.161739    0.483486    1.054247 v _2351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[15] (net)
                      0.161740    0.000247    1.054495 v _1857_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006043    0.121988    0.114228    1.168723 ^ _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.121988    0.000070    1.168793 ^ _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003870    0.130360    0.109787    1.278579 v _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.130360    0.000075    1.278655 v _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.278655   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004449    0.361313 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125    0.569438 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107184    0.001323    0.570761 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820761   clock uncertainty
                                  0.000000    0.820761   clock reconvergence pessimism
                                  0.053221    0.873982   library hold time
                                              0.873982   data required time
---------------------------------------------------------------------------------------------
                                              0.873982   data required time
                                             -1.278655   data arrival time
---------------------------------------------------------------------------------------------
                                              0.404673   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109918    0.000327    0.573759 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029401    0.215437    0.520720    1.094479 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.215438    0.000330    1.094809 v _1760_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005869    0.138736    0.143544    1.238353 ^ _1760_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1137_ (net)
                      0.138736    0.000117    1.238470 ^ _1761_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002985    0.075515    0.061585    1.300055 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.075515    0.000030    1.300085 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.300085   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109918    0.000327    0.573759 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.823759   clock uncertainty
                                  0.000000    0.823759   clock reconvergence pessimism
                                  0.069473    0.893232   library hold time
                                              0.893232   data required time
---------------------------------------------------------------------------------------------
                                              0.893232   data required time
                                             -1.300085   data arrival time
---------------------------------------------------------------------------------------------
                                              0.406853   slack (MET)


Startpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005541    0.362405 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216900    0.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120680    0.000648    0.579953 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.045894    0.183953    0.534672    1.114625 v _2347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                                         lf_inst.integrator[11] (net)
                      0.183955    0.000388    1.115013 v _1825_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005458    0.147455    0.133564    1.248577 ^ _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.147455    0.000108    1.248685 ^ _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003692    0.082597    0.066257    1.314942 v _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.082597    0.000069    1.315012 v _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                              1.315012   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005541    0.362405 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216900    0.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120680    0.000648    0.579953 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  0.250000    0.829953   clock uncertainty
                                  0.000000    0.829953   clock reconvergence pessimism
                                  0.077538    0.907491   library hold time
                                              0.907491   data required time
---------------------------------------------------------------------------------------------
                                              0.907491   data required time
                                             -1.315012   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407521   slack (MET)


Startpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926    0.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205939    0.567729 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104124    0.000410    0.568139 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027688    0.205231    0.512731    1.080870 v _2356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[20] (net)
                      0.205231    0.000173    1.081043 v _1904_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005935    0.156207    0.143971    1.225015 ^ _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.156207    0.000114    1.225129 ^ _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004130    0.087563    0.069336    1.294465 v _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.087563    0.000047    1.294511 v _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.294511   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926    0.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205939    0.567729 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104124    0.000410    0.568139 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.818139   clock uncertainty
                                  0.000000    0.818139   clock reconvergence pessimism
                                  0.065164    0.883304   library hold time
                                              0.883304   data required time
---------------------------------------------------------------------------------------------
                                              0.883304   data required time
                                             -1.294511   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411208   slack (MET)


Startpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206054    0.004338    0.361202 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054986    0.107080    0.208235    0.569437 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.107081    0.000477    0.569914 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018303    0.149709    0.475018    1.044932 v _2355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[19] (net)
                      0.149709    0.000109    1.045041 v _1893_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005657    0.164691    0.164669    1.209710 ^ _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.164691    0.000063    1.209772 ^ _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004860    0.099156    0.086795    1.296567 v _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.099156    0.000100    1.296667 v _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.296667   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206054    0.004338    0.361202 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054986    0.107080    0.208235    0.569437 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.107081    0.000477    0.569914 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.819914   clock uncertainty
                                  0.000000    0.819914   clock reconvergence pessimism
                                  0.062770    0.882684   library hold time
                                              0.882684   data required time
---------------------------------------------------------------------------------------------
                                              0.882684   data required time
                                             -1.296667   data arrival time
---------------------------------------------------------------------------------------------
                                              0.413983   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807    0.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208427    0.571098 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107266    0.000835    0.571932 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020789    0.164354    0.485298    1.057230 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.164356    0.000332    1.057563 v _2005_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007237    0.199333    0.171910    1.229472 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.199333    0.000159    1.229631 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002901    0.086514    0.072775    1.302406 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.086514    0.000028    1.302434 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.302434   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807    0.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208427    0.571098 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107266    0.000784    0.571882 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821882   clock uncertainty
                                  0.000000    0.821882   clock reconvergence pessimism
                                  0.066079    0.887961   library hold time
                                              0.887961   data required time
---------------------------------------------------------------------------------------------
                                              0.887961   data required time
                                             -1.302434   data arrival time
---------------------------------------------------------------------------------------------
                                              0.414473   slack (MET)


Startpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206054    0.004338    0.361202 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054986    0.107080    0.208235    0.569437 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.107082    0.000783    0.570220 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025653    0.193110    0.505055    1.075275 v _2373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[2] (net)
                      0.193110    0.000204    1.075479 v _1145_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.010273    0.155296    0.134525    1.210003 ^ _1145_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0562_ (net)
                      0.155296    0.000077    1.210081 ^ _2023_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003447    0.102979    0.086301    1.296381 v _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.102979    0.000065    1.296446 v _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.296446   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206054    0.004338    0.361202 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054986    0.107080    0.208235    0.569437 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.107082    0.000783    0.570220 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820220   clock uncertainty
                                  0.000000    0.820220   clock reconvergence pessimism
                                  0.061648    0.881868   library hold time
                                              0.881868   data required time
---------------------------------------------------------------------------------------------
                                              0.881868   data required time
                                             -1.296446   data arrival time
---------------------------------------------------------------------------------------------
                                              0.414579   slack (MET)


Startpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926    0.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205939    0.567729 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104124    0.000369    0.568099 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.025639    0.193011    0.504348    1.072447 v _2357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[21] (net)
                      0.193012    0.000359    1.072806 v _1910_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004672    0.115366    0.112464    1.185270 ^ _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.115366    0.000048    1.185318 ^ _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005432    0.129928    0.102207    1.287525 v _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.129928    0.000115    1.287641 v _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.287641   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926    0.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205939    0.567729 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104124    0.000369    0.568099 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.818099   clock uncertainty
                                  0.000000    0.818099   clock reconvergence pessimism
                                  0.052749    0.870848   library hold time
                                              0.870848   data required time
---------------------------------------------------------------------------------------------
                                              0.870848   data required time
                                             -1.287641   data arrival time
---------------------------------------------------------------------------------------------
                                              0.416793   slack (MET)


Startpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112640    0.001675    0.576202 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018265    0.149470    0.475921    1.052123 v _2336_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[3] (net)
                      0.149471    0.000150    1.052273 v _1789_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004991    0.180049    0.161504    1.213777 ^ _1789_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0163_ (net)
                      0.180049    0.000051    1.213828 ^ _1790_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003838    0.110292    0.089719    1.303548 v _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.110292    0.000078    1.303625 v _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.303625   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112640    0.001675    0.576202 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.826202   clock uncertainty
                                  0.000000    0.826202   clock reconvergence pessimism
                                  0.060509    0.886712   library hold time
                                              0.886712   data required time
---------------------------------------------------------------------------------------------
                                              0.886712   data required time
                                             -1.303625   data arrival time
---------------------------------------------------------------------------------------------
                                              0.416914   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109919    0.000672    0.574104 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013054    0.119931    0.452387    1.026491 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.119931    0.000192    1.026683 v _1186_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.021445    0.256398    0.184737    1.211420 ^ _1186_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0603_ (net)
                      0.256399    0.000319    1.211738 ^ _1763_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003425    0.091684    0.095939    1.307677 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.091684    0.000037    1.307714 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.307714   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109919    0.000672    0.574104 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.824104   clock uncertainty
                                  0.000000    0.824104   clock reconvergence pessimism
                                  0.065283    0.889387   library hold time
                                              0.889387   data required time
---------------------------------------------------------------------------------------------
                                              0.889387   data required time
                                             -1.307714   data arrival time
---------------------------------------------------------------------------------------------
                                              0.418328   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206152    0.005179    0.362043 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048113    0.099613    0.202340    0.564383 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.099614    0.000704    0.565087 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025828    0.194132    0.504227    1.069314 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.194133    0.000330    1.069644 v _2205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004872    0.117398    0.114267    1.183911 ^ _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.117398    0.000091    1.184002 ^ _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003316    0.125399    0.106608    1.290610 v _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.125399    0.000035    1.290645 v _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.290645   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206152    0.005179    0.362043 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048113    0.099613    0.202340    0.564383 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.099614    0.000704    0.565087 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.815087   clock uncertainty
                                  0.000000    0.815087   clock reconvergence pessimism
                                  0.053280    0.868366   library hold time
                                              0.868366   data required time
---------------------------------------------------------------------------------------------
                                              0.868366   data required time
                                             -1.290645   data arrival time
---------------------------------------------------------------------------------------------
                                              0.422278   slack (MET)


Startpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104736    0.001623    0.569274 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028709    0.211270    0.516760    1.086034 v _2350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[14] (net)
                      0.211272    0.000454    1.086488 v _1850_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005941    0.130268    0.127139    1.213627 ^ _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.130268    0.000069    1.213696 ^ _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003670    0.113500    0.089940    1.303635 v _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.113500    0.000071    1.303706 v _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.303706   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104736    0.001623    0.569274 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.819274   clock uncertainty
                                  0.000000    0.819274   clock reconvergence pessimism
                                  0.057932    0.877206   library hold time
                                              0.877206   data required time
---------------------------------------------------------------------------------------------
                                              0.877206   data required time
                                             -1.303706   data arrival time
---------------------------------------------------------------------------------------------
                                              0.426500   slack (MET)


Startpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112649    0.002292    0.576819 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022665    0.175428    0.494096    1.070915 v _2341_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[2] (net)
                      0.175428    0.000156    1.071071 v _1201_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004436    0.161128    0.134111    1.205183 ^ _1201_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0616_ (net)
                      0.161128    0.000044    1.205227 ^ _1202_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002914    0.131039    0.105606    1.310832 v _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.131039    0.000029    1.310861 v _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.310861   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112649    0.002292    0.576819 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.826819   clock uncertainty
                                  0.000000    0.826819   clock reconvergence pessimism
                                  0.054091    0.880910   library hold time
                                              0.880910   data required time
---------------------------------------------------------------------------------------------
                                              0.880910   data required time
                                             -1.310861   data arrival time
---------------------------------------------------------------------------------------------
                                              0.429951   slack (MET)


Startpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206054    0.004338    0.361202 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054986    0.107080    0.208235    0.569437 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.107081    0.000508    0.569944 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.025912    0.194629    0.506039    1.075983 v _2364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[28] (net)
                      0.194631    0.000480    1.076463 v _1978_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006070    0.128327    0.123506    1.199969 ^ _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.128327    0.000124    1.200093 ^ _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003385    0.127924    0.108249    1.308342 v _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.127924    0.000036    1.308378 v _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.308378   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206054    0.004338    0.361202 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054986    0.107080    0.208235    0.569437 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.107081    0.000508    0.569944 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.819944   clock uncertainty
                                  0.000000    0.819944   clock reconvergence pessimism
                                  0.053952    0.873896   library hold time
                                              0.873896   data required time
---------------------------------------------------------------------------------------------
                                              0.873896   data required time
                                             -1.308378   data arrival time
---------------------------------------------------------------------------------------------
                                              0.434482   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106098    0.001047    0.571323 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027486    0.204035    0.512347    1.083670 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.204035    0.000213    1.083883 v _2112_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005120    0.158389    0.155567    1.239450 ^ _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.158389    0.000096    1.239547 ^ _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002974    0.096179    0.081073    1.320620 v _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.096179    0.000030    1.320650 v _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.320650   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106098    0.001047    0.571323 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821323   clock uncertainty
                                  0.000000    0.821323   clock reconvergence pessimism
                                  0.063341    0.884664   library hold time
                                              0.884664   data required time
---------------------------------------------------------------------------------------------
                                              0.884664   data required time
                                             -1.320650   data arrival time
---------------------------------------------------------------------------------------------
                                              0.435986   slack (MET)


Startpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106137    0.000685    0.570242 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.027688    0.205202    0.513016    1.083258 v _2359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[23] (net)
                      0.205203    0.000357    1.083615 v _1930_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004751    0.118508    0.116286    1.199901 ^ _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.118508    0.000044    1.199945 ^ _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003878    0.130106    0.109732    1.309677 v _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.130106    0.000071    1.309748 v _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.309748   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106137    0.000685    0.570242 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820242   clock uncertainty
                                  0.000000    0.820242   clock reconvergence pessimism
                                  0.053092    0.873334   library hold time
                                              0.873334   data required time
---------------------------------------------------------------------------------------------
                                              0.873334   data required time
                                             -1.309748   data arrival time
---------------------------------------------------------------------------------------------
                                              0.436414   slack (MET)


Startpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104729    0.000802    0.568453 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030195    0.220187    0.522902    1.091355 v _2354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[18] (net)
                      0.220188    0.000381    1.091736 v _1887_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006427    0.136211    0.133362    1.225098 ^ _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.136211    0.000135    1.225233 ^ _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004176    0.119915    0.094163    1.319396 v _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.119915    0.000082    1.319478 v _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.319478   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104729    0.000802    0.568453 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.818453   clock uncertainty
                                  0.000000    0.818453   clock reconvergence pessimism
                                  0.055954    0.874407   library hold time
                                              0.874407   data required time
---------------------------------------------------------------------------------------------
                                              0.874407   data required time
                                             -1.319478   data arrival time
---------------------------------------------------------------------------------------------
                                              0.445071   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118272    0.000870    0.578165 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030478    0.221868    0.526701    1.104866 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.221870    0.000442    1.105307 v _2219_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004914    0.123294    0.121879    1.227186 ^ _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.123294    0.000050    1.227236 ^ _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003206    0.125144    0.106538    1.333774 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.125144    0.000031    1.333806 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.333806   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118272    0.000870    0.578165 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.828165   clock uncertainty
                                  0.000000    0.828165   clock reconvergence pessimism
                                  0.057031    0.885196   library hold time
                                              0.885196   data required time
---------------------------------------------------------------------------------------------
                                              0.885196   data required time
                                             -1.333806   data arrival time
---------------------------------------------------------------------------------------------
                                              0.448610   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926    0.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205939    0.567729 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104124    0.000396    0.568125 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029238    0.214477    0.518974    1.087100 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.214479    0.000464    1.087564 v _2170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006168    0.132864    0.129764    1.217327 ^ _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.132864    0.000126    1.217453 ^ _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002910    0.123481    0.105637    1.323091 v _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.123481    0.000028    1.323119 v _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.323119   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926    0.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205939    0.567729 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104124    0.000396    0.568125 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.818125   clock uncertainty
                                  0.000000    0.818125   clock reconvergence pessimism
                                  0.054735    0.872860   library hold time
                                              0.872860   data required time
---------------------------------------------------------------------------------------------
                                              0.872860   data required time
                                             -1.323119   data arrival time
---------------------------------------------------------------------------------------------
                                              0.450259   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105288    0.000358    0.570318 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032201    0.232220    0.531184    1.101502 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.232220    0.000185    1.101687 v _2032_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.004106    0.075307    0.246622    1.348308 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.075307    0.000079    1.348387 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.348387   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105288    0.000358    0.570318 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820318   clock uncertainty
                                  0.000000    0.820318   clock reconvergence pessimism
                                  0.068570    0.888888   library hold time
                                              0.888888   data required time
---------------------------------------------------------------------------------------------
                                              0.888888   data required time
                                             -1.348387   data arrival time
---------------------------------------------------------------------------------------------
                                              0.459499   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106097    0.000782    0.571058 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033217    0.238327    0.535466    1.106524 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.238328    0.000380    1.106905 v _1773_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003577    0.073125    0.245630    1.352535 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.073125    0.000068    1.352602 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.352602   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106097    0.000782    0.571058 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821058   clock uncertainty
                                  0.000000    0.821058   clock reconvergence pessimism
                                  0.069302    0.890360   library hold time
                                              0.890360   data required time
---------------------------------------------------------------------------------------------
                                              0.890360   data required time
                                             -1.352602   data arrival time
---------------------------------------------------------------------------------------------
                                              0.462243   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106098    0.000975    0.571251 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014489    0.128010    0.457951    1.029202 v _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.128010    0.000243    1.029445 v _1278_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.012574    0.265372    0.242532    1.271977 ^ _1278_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0678_ (net)
                      0.265372    0.000204    1.272181 ^ _1282_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004800    0.103107    0.077973    1.350155 v _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.103107    0.000104    1.350259 v _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.350259   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106098    0.000975    0.571251 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821251   clock uncertainty
                                  0.000000    0.821251   clock reconvergence pessimism
                                  0.061409    0.882661   library hold time
                                              0.882661   data required time
---------------------------------------------------------------------------------------------
                                              0.882661   data required time
                                             -1.350259   data arrival time
---------------------------------------------------------------------------------------------
                                              0.467598   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106096    0.000347    0.570622 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030155    0.219967    0.523090    1.093712 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.219967    0.000348    1.094060 v _2096_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006170    0.133904    0.131295    1.225355 ^ _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      0.133904    0.000128    1.225483 ^ _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004500    0.140951    0.116163    1.341646 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.140951    0.000094    1.341740 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.341740   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106096    0.000347    0.570622 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820623   clock uncertainty
                                  0.000000    0.820623   clock reconvergence pessimism
                                  0.049740    0.870362   library hold time
                                              0.870362   data required time
---------------------------------------------------------------------------------------------
                                              0.870362   data required time
                                             -1.341740   data arrival time
---------------------------------------------------------------------------------------------
                                              0.471377   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107111    0.000866    0.572491 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.036765    0.259777    0.550283    1.122774 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.259780    0.000424    1.123198 v _2073_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007027    0.179343    0.168116    1.291314 ^ _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.179343    0.000149    1.291463 ^ _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004080    0.091548    0.069875    1.361337 v _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.091548    0.000080    1.361417 v _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.361417   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107111    0.000866    0.572491 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.822491   clock uncertainty
                                  0.000000    0.822491   clock reconvergence pessimism
                                  0.064745    0.887236   library hold time
                                              0.887236   data required time
---------------------------------------------------------------------------------------------
                                              0.887236   data required time
                                             -1.361417   data arrival time
---------------------------------------------------------------------------------------------
                                              0.474182   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006265    0.363129 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185    0.568314 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103181    0.000741    0.569055 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021341    0.167639    0.486820    1.055875 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.167639    0.000165    1.056040 v _1233_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.012852    0.318510    0.227380    1.283420 ^ _1233_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0639_ (net)
                      0.318510    0.000229    1.283649 ^ _1237_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003090    0.103417    0.070890    1.354539 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.103417    0.000031    1.354570 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.354570   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006265    0.363129 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185    0.568314 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103181    0.000741    0.569055 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.819055   clock uncertainty
                                  0.000000    0.819055   clock reconvergence pessimism
                                  0.060724    0.879780   library hold time
                                              0.879780   data required time
---------------------------------------------------------------------------------------------
                                              0.879780   data required time
                                             -1.354570   data arrival time
---------------------------------------------------------------------------------------------
                                              0.474790   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109918    0.000407    0.573839 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032485    0.233895    0.533081    1.106921 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.233899    0.000647    1.107568 v _2039_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005142    0.127857    0.126324    1.233892 ^ _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.127857    0.000096    1.233988 ^ _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004940    0.144886    0.118308    1.352296 v _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.144886    0.000099    1.352394 v _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.352394   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109918    0.000407    0.573839 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.823839   clock uncertainty
                                  0.000000    0.823839   clock reconvergence pessimism
                                  0.049273    0.873112   library hold time
                                              0.873112   data required time
---------------------------------------------------------------------------------------------
                                              0.873112   data required time
                                             -1.352394   data arrival time
---------------------------------------------------------------------------------------------
                                              0.479282   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807    0.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208427    0.571098 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107265    0.000480    0.571578 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006484    0.082515    0.421512    0.993090 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.082515    0.000132    0.993222 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.028604    0.334138    0.224777    1.217998 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0601_ (net)
                      0.334139    0.000347    1.218345 ^ _1756_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009490    0.121532    0.145411    1.363756 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.121532    0.000133    1.363889 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.363889   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807    0.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208427    0.571098 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107265    0.000480    0.571578 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821578   clock uncertainty
                                  0.000000    0.821578   clock reconvergence pessimism
                                  0.055961    0.877539   library hold time
                                              0.877539   data required time
---------------------------------------------------------------------------------------------
                                              0.877539   data required time
                                             -1.363889   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486351   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105290    0.001013    0.570973 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018812    0.152780    0.476878    1.047851 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.152780    0.000172    1.048023 v _1205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.025369    0.329671    0.242378    1.290401 ^ _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.329673    0.000365    1.290766 ^ _1211_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003347    0.123663    0.073237    1.364003 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.123663    0.000036    1.364039 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.364039   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105290    0.000931    0.570891 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820890   clock uncertainty
                                  0.000000    0.820890   clock reconvergence pessimism
                                  0.054911    0.875801   library hold time
                                              0.875801   data required time
---------------------------------------------------------------------------------------------
                                              0.875801   data required time
                                             -1.364039   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488238   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807    0.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208427    0.571098 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107265    0.000404    0.571502 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009620    0.139266    0.483949    1.055451 ^ _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.139266    0.000079    1.055530 ^ fanout258/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022015    0.262806    0.252958    1.308488 ^ fanout258/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net258 (net)
                      0.262807    0.000301    1.308789 ^ _2015_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003064    0.075894    0.071025    1.379814 v _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.075894    0.000031    1.379845 v _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.379845   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807    0.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208427    0.571098 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107265    0.000404    0.571502 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821502   clock uncertainty
                                  0.000000    0.821502   clock reconvergence pessimism
                                  0.068827    0.890329   library hold time
                                              0.890329   data required time
---------------------------------------------------------------------------------------------
                                              0.890329   data required time
                                             -1.379845   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489516   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807    0.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208427    0.571098 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107266    0.000835    0.571932 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020789    0.164354    0.485298    1.057230 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.164356    0.000392    1.057623 v _1194_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011320    0.243752    0.187484    1.245107 ^ _1194_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0611_ (net)
                      0.243752    0.000192    1.245300 ^ _1197_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004523    0.143651    0.120140    1.365440 v _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.143651    0.000090    1.365530 v _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.365530   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807    0.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208427    0.571098 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107266    0.000835    0.571932 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821932   clock uncertainty
                                  0.000000    0.821932   clock reconvergence pessimism
                                  0.049136    0.871069   library hold time
                                              0.871069   data required time
---------------------------------------------------------------------------------------------
                                              0.871069   data required time
                                             -1.365530   data arrival time
---------------------------------------------------------------------------------------------
                                              0.494461   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109918    0.000557    0.573989 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031752    0.229495    0.530107    1.104096 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.229498    0.000565    1.104661 v _2044_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007374    0.147353    0.143048    1.247710 ^ _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.147354    0.000163    1.247873 ^ _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004791    0.146101    0.119696    1.367570 v _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.146101    0.000099    1.367669 v _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.367669   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109918    0.000557    0.573989 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.823989   clock uncertainty
                                  0.000000    0.823989   clock reconvergence pessimism
                                  0.048898    0.872887   library hold time
                                              0.872887   data required time
---------------------------------------------------------------------------------------------
                                              0.872887   data required time
                                             -1.367669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.494782   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113664    0.001175    0.575174 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.038607    0.271224    0.558364    1.133539 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.271225    0.000282    1.133821 v _2249_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005630    0.140180    0.138648    1.272469 ^ _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      0.140180    0.000107    1.272575 ^ _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003480    0.130867    0.110180    1.382755 v _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.130867    0.000036    1.382792 v _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.382792   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113664    0.001175    0.575174 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.825175   clock uncertainty
                                  0.000000    0.825175   clock reconvergence pessimism
                                  0.054344    0.879519   library hold time
                                              0.879519   data required time
---------------------------------------------------------------------------------------------
                                              0.879519   data required time
                                             -1.382792   data arrival time
---------------------------------------------------------------------------------------------
                                              0.503273   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112634    0.000994    0.575522 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.028361    0.209186    0.516920    1.092441 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.209189    0.000577    1.093018 v _1143_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.022585    0.271759    0.216074    1.309092 ^ _1143_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0560_ (net)
                      0.271759    0.000367    1.309459 ^ _2285_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005548    0.094694    0.091900    1.401359 v _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.094694    0.000118    1.401477 v _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.401477   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112634    0.000994    0.575522 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.825522   clock uncertainty
                                  0.000000    0.825522   clock reconvergence pessimism
                                  0.065055    0.890577   library hold time
                                              0.890577   data required time
---------------------------------------------------------------------------------------------
                                              0.890577   data required time
                                             -1.401477   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510900   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807    0.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208427    0.571098 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107266    0.000835    0.571932 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020789    0.164354    0.485298    1.057230 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.164355    0.000305    1.057535 v _2002_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.007847    0.349474    0.239674    1.297209 ^ _2002_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0347_ (net)
                      0.349474    0.000113    1.297322 ^ _2003_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003137    0.119910    0.096364    1.393686 v _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.119910    0.000032    1.393718 v _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.393718   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807    0.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208427    0.571098 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107266    0.000672    0.571770 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821770   clock uncertainty
                                  0.000000    0.821770   clock reconvergence pessimism
                                  0.056461    0.878231   library hold time
                                              0.878231   data required time
---------------------------------------------------------------------------------------------
                                              0.878231   data required time
                                             -1.393718   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515487   slack (MET)


Startpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107109    0.000395    0.572020 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021850    0.170579    0.489550    1.061569 v _2296_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[9] (net)
                      0.170582    0.000483    1.062052 v _1252_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.017566    0.403371    0.276850    1.338902 ^ _1252_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0655_ (net)
                      0.403371    0.000193    1.339095 ^ _1255_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003708    0.088565    0.076680    1.415775 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.088565    0.000070    1.415845 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.415845   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107109    0.000395    0.572020 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.822020   clock uncertainty
                                  0.000000    0.822020   clock reconvergence pessimism
                                  0.065516    0.887536   library hold time
                                              0.887536   data required time
---------------------------------------------------------------------------------------------
                                              0.887536   data required time
                                             -1.415845   data arrival time
---------------------------------------------------------------------------------------------
                                              0.528309   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109919    0.000716    0.574149 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012149    0.114842    0.448417    1.022565 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.114842    0.000200    1.022766 v _1213_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.022036    0.483890    0.308910    1.331676 ^ _1213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0623_ (net)
                      0.483890    0.000309    1.331985 ^ _1216_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004456    0.112072    0.081806    1.413791 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.112072    0.000053    1.413844 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.413844   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109919    0.000716    0.574149 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.824149   clock uncertainty
                                  0.000000    0.824149   clock reconvergence pessimism
                                  0.059412    0.883561   library hold time
                                              0.883561   data required time
---------------------------------------------------------------------------------------------
                                              0.883561   data required time
                                             -1.413844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.530283   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113663    0.001107    0.575107 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.044581    0.308922    0.582307    1.157413 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.308925    0.000526    1.157939 v _2245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005851    0.150311    0.149088    1.307027 ^ _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.150311    0.000119    1.307146 ^ _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003903    0.136993    0.114123    1.421269 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.136993    0.000074    1.421343 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.421343   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113663    0.001107    0.575107 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.825107   clock uncertainty
                                  0.000000    0.825107   clock reconvergence pessimism
                                  0.052447    0.877554   library hold time
                                              0.877554   data required time
---------------------------------------------------------------------------------------------
                                              0.877554   data required time
                                             -1.421343   data arrival time
---------------------------------------------------------------------------------------------
                                              0.543789   slack (MET)


Startpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004449    0.361313 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125    0.569438 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107187    0.001607    0.571045 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023008    0.177393    0.494223    1.065267 v _2301_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[14] (net)
                      0.177395    0.000378    1.065645 v _1290_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.016866    0.390855    0.271463    1.337108 ^ _1290_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0688_ (net)
                      0.390855    0.000127    1.337235 ^ _1297_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005203    0.108188    0.091466    1.428701 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.108188    0.000107    1.428809 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.428809   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004449    0.361313 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125    0.569438 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107187    0.001607    0.571045 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821045   clock uncertainty
                                  0.000000    0.821045   clock reconvergence pessimism
                                  0.060062    0.881107   library hold time
                                              0.881107   data required time
---------------------------------------------------------------------------------------------
                                              0.881107   data required time
                                             -1.428809   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547702   slack (MET)


Startpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926    0.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205939    0.567729 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104125    0.000557    0.568287 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021992    0.171461    0.489639    1.057926 v _2308_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[21] (net)
                      0.171461    0.000178    1.058104 v _1346_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.016846    0.390514    0.269651    1.327755 ^ _1346_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0737_ (net)
                      0.390514    0.000188    1.327942 ^ _1349_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005633    0.116096    0.095085    1.423027 v _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.116096    0.000126    1.423153 v _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.423153   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926    0.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205939    0.567729 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104125    0.000557    0.568287 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.818287   clock uncertainty
                                  0.000000    0.818287   clock reconvergence pessimism
                                  0.057010    0.875296   library hold time
                                              0.875296   data required time
---------------------------------------------------------------------------------------------
                                              0.875296   data required time
                                             -1.423153   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547857   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104730    0.000843    0.568495 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004833    0.073355    0.412423    0.980918 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.073355    0.000056    0.980974 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016185    0.185685    0.203939    1.184912 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.185686    0.000286    1.185199 v _2157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006869    0.134194    0.127038    1.312237 ^ _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.134194    0.000152    1.312389 ^ _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003933    0.134811    0.112488    1.424877 v _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.134811    0.000044    1.424921 v _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.424921   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104730    0.000843    0.568495 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.818495   clock uncertainty
                                  0.000000    0.818495   clock reconvergence pessimism
                                  0.051364    0.869859   library hold time
                                              0.869859   data required time
---------------------------------------------------------------------------------------------
                                              0.869859   data required time
                                             -1.424921   data arrival time
---------------------------------------------------------------------------------------------
                                              0.555062   slack (MET)


Startpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926    0.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205939    0.567729 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104124    0.000413    0.568143 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014407    0.188147    0.512435    1.080577 ^ _2307_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[20] (net)
                      0.188147    0.000128    1.080706 ^ _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     4    0.021597    0.246680    0.186868    1.267574 v _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0730_ (net)
                      0.246680    0.000177    1.267751 v _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003143    0.142801    0.148339    1.416090 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.142801    0.000033    1.416122 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.416122   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926    0.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205939    0.567729 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104124    0.000413    0.568143 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.818143   clock uncertainty
                                  0.000000    0.818143   clock reconvergence pessimism
                                  0.035751    0.853894   library hold time
                                              0.853894   data required time
---------------------------------------------------------------------------------------------
                                              0.853894   data required time
                                             -1.416122   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562228   slack (MET)


Startpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807    0.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208427    0.571098 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107265    0.000513    0.571611 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.038545    0.270925    0.557188    1.128798 v _2348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[12] (net)
                      0.270930    0.000675    1.129473 v _1833_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.009033    0.205644    0.248834    1.378307 ^ _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                                         _0198_ (net)
                      0.205644    0.000292    1.378599 ^ _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003075    0.089321    0.074897    1.453495 v _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.089321    0.000031    1.453526 v _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.453526   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807    0.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208427    0.571098 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107265    0.000513    0.571611 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821610   clock uncertainty
                                  0.000000    0.821610   clock reconvergence pessimism
                                  0.065353    0.886963   library hold time
                                              0.886963   data required time
---------------------------------------------------------------------------------------------
                                              0.886963   data required time
                                             -1.453526   data arrival time
---------------------------------------------------------------------------------------------
                                              0.566563   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109919    0.000716    0.574149 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012149    0.114842    0.448417    1.022565 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.114842    0.000150    1.022715 v _1212_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.008499    0.095172    0.186887    1.209602 v _1212_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0622_ (net)
                      0.095172    0.000164    1.209766 v _1219_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.020846    0.228726    0.166295    1.376061 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.228726    0.000172    1.376233 ^ _1221_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004468    0.104254    0.076365    1.452598 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.104254    0.000085    1.452683 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.452683   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109919    0.000801    0.574233 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.824233   clock uncertainty
                                  0.000000    0.824233   clock reconvergence pessimism
                                  0.061828    0.886061   library hold time
                                              0.886061   data required time
---------------------------------------------------------------------------------------------
                                              0.886061   data required time
                                             -1.452683   data arrival time
---------------------------------------------------------------------------------------------
                                              0.566622   slack (MET)


Startpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107110    0.000679    0.572303 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023130    0.178122    0.494716    1.067019 v _2295_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[8] (net)
                      0.178124    0.000434    1.067452 v _1247_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.023119    0.503514    0.336099    1.403551 ^ _1247_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0651_ (net)
                      0.503514    0.000424    1.403975 ^ _1250_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002989    0.107929    0.050773    1.454748 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.107929    0.000030    1.454778 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.454778   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107110    0.000679    0.572303 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.822303   clock uncertainty
                                  0.000000    0.822303   clock reconvergence pessimism
                                  0.060126    0.882429   library hold time
                                              0.882429   data required time
---------------------------------------------------------------------------------------------
                                              0.882429   data required time
                                             -1.454778   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572348   slack (MET)


Startpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118279    0.001672    0.578966 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013117    0.175008    0.507430    1.086396 ^ _2315_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[28] (net)
                      0.175008    0.000124    1.086520 ^ _1401_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.014149    0.179785    0.141622    1.228142 v _1401_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0785_ (net)
                      0.179785    0.000153    1.228295 v _1406_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005222    0.183110    0.153375    1.381670 ^ _1406_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0790_ (net)
                      0.183110    0.000107    1.381777 ^ _1407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002876    0.104161    0.083342    1.465119 v _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.104161    0.000028    1.465148 v _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.465148   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118279    0.001672    0.578966 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.828966   clock uncertainty
                                  0.000000    0.828966   clock reconvergence pessimism
                                  0.063545    0.892512   library hold time
                                              0.892512   data required time
---------------------------------------------------------------------------------------------
                                              0.892512   data required time
                                             -1.465148   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572636   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109919    0.000801    0.574233 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014648    0.128914    0.459463    1.033696 v _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.128914    0.000186    1.033882 v _1217_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008641    0.142804    0.123029    1.156911 ^ _1217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0626_ (net)
                      0.142804    0.000083    1.156994 ^ _1224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.031913    0.163732    0.133239    1.290233 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.163733    0.000572    1.290806 v _1226_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003046    0.136446    0.143794    1.434600 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.136446    0.000030    1.434630 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.434630   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109919    0.000733    0.574165 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.824165   clock uncertainty
                                  0.000000    0.824165   clock reconvergence pessimism
                                  0.036768    0.860933   library hold time
                                              0.860933   data required time
---------------------------------------------------------------------------------------------
                                              0.860933   data required time
                                             -1.434630   data arrival time
---------------------------------------------------------------------------------------------
                                              0.573697   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106098    0.000975    0.571251 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014489    0.188959    0.513280    1.084531 ^ _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.188959    0.000244    1.084775 ^ _1277_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011219    0.154410    0.121627    1.206402 v _1277_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0677_ (net)
                      0.154410    0.000091    1.206492 v _1285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.014549    0.209042    0.170107    1.376600 ^ _1285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0684_ (net)
                      0.209042    0.000302    1.376902 ^ _1287_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005800    0.110489    0.085078    1.461980 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.110489    0.000119    1.462099 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.462099   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106099    0.001152    0.571428 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821428   clock uncertainty
                                  0.000000    0.821428   clock reconvergence pessimism
                                  0.059134    0.880562   library hold time
                                              0.880562   data required time
---------------------------------------------------------------------------------------------
                                              0.880562   data required time
                                             -1.462099   data arrival time
---------------------------------------------------------------------------------------------
                                              0.581538   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113662    0.000913    0.574913 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.047158    0.325052    0.592022    1.166934 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.325053    0.000351    1.167285 v _2229_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007422    0.161972    0.166626    1.333911 ^ _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.161972    0.000161    1.334072 ^ _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004786    0.148180    0.121428    1.455501 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.148180    0.000096    1.455597 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.455597   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113662    0.000913    0.574913 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.824913   clock uncertainty
                                  0.000000    0.824913   clock reconvergence pessimism
                                  0.048984    0.873896   library hold time
                                              0.873896   data required time
---------------------------------------------------------------------------------------------
                                              0.873896   data required time
                                             -1.455597   data arrival time
---------------------------------------------------------------------------------------------
                                              0.581700   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106137    0.000740    0.570297 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014342    0.187478    0.512426    1.082723 ^ _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.187478    0.000199    1.082921 ^ _1366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005736    0.115663    0.091208    1.174129 v _1366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0754_ (net)
                      0.115663    0.000062    1.174192 v _1367_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.025874    0.305562    0.216632    1.390824 ^ _1367_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0755_ (net)
                      0.305562    0.000228    1.391052 ^ _1377_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003978    0.084505    0.079083    1.470135 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.084505    0.000073    1.470208 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.470208   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106137    0.000740    0.570297 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820297   clock uncertainty
                                  0.000000    0.820297   clock reconvergence pessimism
                                  0.066367    0.886664   library hold time
                                              0.886664   data required time
---------------------------------------------------------------------------------------------
                                              0.886664   data required time
                                             -1.470208   data arrival time
---------------------------------------------------------------------------------------------
                                              0.583544   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113664    0.001175    0.575174 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.038607    0.271224    0.558364    1.133539 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.271229    0.000707    1.134246 v _1421_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.011882    0.300787    0.269895    1.404140 ^ _1421_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0802_ (net)
                      0.300787    0.000107    1.404248 ^ _1423_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004912    0.087747    0.078085    1.482332 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.087747    0.000104    1.482436 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.482436   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113663    0.001089    0.575088 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.825088   clock uncertainty
                                  0.000000    0.825088   clock reconvergence pessimism
                                  0.067070    0.892158   library hold time
                                              0.892158   data required time
---------------------------------------------------------------------------------------------
                                              0.892158   data required time
                                             -1.482436   data arrival time
---------------------------------------------------------------------------------------------
                                              0.590278   slack (MET)


Startpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206152    0.005179    0.362043 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048113    0.099613    0.202340    0.564383 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.099616    0.000947    0.565330 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019960    0.244858    0.545291    1.110620 ^ _2313_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[26] (net)
                      0.244858    0.000336    1.110956 ^ _1386_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008169    0.147010    0.112149    1.223105 v _1386_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0772_ (net)
                      0.147010    0.000087    1.223192 v _1391_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004969    0.178156    0.140648    1.363839 ^ _1391_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0777_ (net)
                      0.178156    0.000051    1.363891 ^ _1392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006661    0.130393    0.107793    1.471683 v _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.130393    0.000153    1.471836 v _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.471836   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206152    0.005179    0.362043 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048113    0.099613    0.202340    0.564383 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.099616    0.000947    0.565330 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.815330   clock uncertainty
                                  0.000000    0.815330   clock reconvergence pessimism
                                  0.051745    0.867074   library hold time
                                              0.867074   data required time
---------------------------------------------------------------------------------------------
                                              0.867074   data required time
                                             -1.471836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.604762   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005541    0.362405 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216900    0.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120680    0.000638    0.579943 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010620    0.106211    0.443811    1.023754 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.106211    0.000171    1.023925 v fanout253/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028341    0.209804    0.268559    1.292483 v fanout253/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net253 (net)
                      0.209806    0.000341    1.292824 v _2101_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006974    0.169732    0.153828    1.446652 ^ _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.169732    0.000146    1.446798 ^ _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003012    0.081829    0.062672    1.509470 v _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.081829    0.000030    1.509500 v _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.509500   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005541    0.362405 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216900    0.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120680    0.000638    0.579943 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.829943   clock uncertainty
                                  0.000000    0.829943   clock reconvergence pessimism
                                  0.070050    0.899993   library hold time
                                              0.899993   data required time
---------------------------------------------------------------------------------------------
                                              0.899993   data required time
                                             -1.509500   data arrival time
---------------------------------------------------------------------------------------------
                                              0.609507   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926    0.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205939    0.567729 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104126    0.000838    0.568567 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021352    0.167626    0.486866    1.055433 v _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.167631    0.000557    1.055990 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.024020    0.519825    0.342905    1.398896 ^ _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0741_ (net)
                      0.519825    0.000284    1.399180 ^ _1358_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005011    0.123350    0.086864    1.486044 v _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.123350    0.000100    1.486143 v _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.486143   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926    0.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205939    0.567729 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104126    0.000838    0.568567 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.818567   clock uncertainty
                                  0.000000    0.818567   clock reconvergence pessimism
                                  0.054776    0.873343   library hold time
                                              0.873343   data required time
---------------------------------------------------------------------------------------------
                                              0.873343   data required time
                                             -1.486143   data arrival time
---------------------------------------------------------------------------------------------
                                              0.612801   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107109    0.000346    0.571970 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016288    0.207356    0.524463    1.096434 ^ _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.207356    0.000154    1.096588 ^ _1257_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011390    0.157321    0.130775    1.227362 v _1257_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0659_ (net)
                      0.157321    0.000166    1.227528 v _1258_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.017838    0.220773    0.172683    1.400210 ^ _1258_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0660_ (net)
                      0.220773    0.000201    1.400412 ^ _1264_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005613    0.119667    0.091279    1.491691 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.119667    0.000121    1.491812 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.491812   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107109    0.000346    0.571970 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821970   clock uncertainty
                                  0.000000    0.821970   clock reconvergence pessimism
                                  0.056505    0.878475   library hold time
                                              0.878475   data required time
---------------------------------------------------------------------------------------------
                                              0.878475   data required time
                                             -1.491812   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613337   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004449    0.361313 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125    0.569438 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107184    0.001272    0.570710 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014522    0.128192    0.458307    1.029018 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.128192    0.000220    1.029238 v fanout250/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023695    0.259020    0.263390    1.292628 v fanout250/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net250 (net)
                      0.259021    0.000279    1.292907 v _2130_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005075    0.155672    0.150853    1.443760 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.155672    0.000051    1.443811 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003039    0.079259    0.062422    1.506233 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.079259    0.000030    1.506263 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.506263   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004449    0.361313 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125    0.569438 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107184    0.001272    0.570710 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820710   clock uncertainty
                                  0.000000    0.820710   clock reconvergence pessimism
                                  0.067940    0.888650   library hold time
                                              0.888650   data required time
---------------------------------------------------------------------------------------------
                                              0.888650   data required time
                                             -1.506263   data arrival time
---------------------------------------------------------------------------------------------
                                              0.617614   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105291    0.001038    0.570998 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011317    0.110148    0.443873    1.014871 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.110148    0.000094    1.014965 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022061    0.242837    0.249331    1.264296 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.242839    0.000371    1.264667 v _1777_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003607    0.072749    0.246840    1.511508 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.072749    0.000067    1.511575 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.511575   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105291    0.001038    0.570998 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820998   clock uncertainty
                                  0.000000    0.820998   clock reconvergence pessimism
                                  0.069232    0.890229   library hold time
                                              0.890229   data required time
---------------------------------------------------------------------------------------------
                                              0.890229   data required time
                                             -1.511575   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621345   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006265    0.363129 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185    0.568314 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103182    0.000884    0.569198 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012698    0.117936    0.449498    1.018695 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.117936    0.000191    1.018886 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030605    0.223471    0.281436    1.300323 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.223472    0.000294    1.300617 v _2056_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005671    0.155757    0.146933    1.447550 ^ _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.155757    0.000110    1.447660 ^ _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003243    0.080814    0.063716    1.511376 v _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.080814    0.000034    1.511410 v _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.511410   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006265    0.363129 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185    0.568314 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103182    0.000884    0.569198 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.819198   clock uncertainty
                                  0.000000    0.819198   clock reconvergence pessimism
                                  0.066714    0.885911   library hold time
                                              0.885911   data required time
---------------------------------------------------------------------------------------------
                                              0.885911   data required time
                                             -1.511410   data arrival time
---------------------------------------------------------------------------------------------
                                              0.625499   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104728    0.000529    0.568180 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028338    0.209091    0.515416    1.083596 v _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.209094    0.000542    1.084138 v _1334_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007838    0.202622    0.185478    1.269616 ^ _1334_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0727_ (net)
                      0.202622    0.000076    1.269693 ^ _1335_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006746    0.127406    0.099845    1.369537 v _1335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0728_ (net)
                      0.127406    0.000145    1.369683 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003211    0.134936    0.111957    1.481639 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.134936    0.000033    1.481672 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.481672   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104729    0.000665    0.568317 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.818317   clock uncertainty
                                  0.000000    0.818317   clock reconvergence pessimism
                                  0.035838    0.854154   library hold time
                                              0.854154   data required time
---------------------------------------------------------------------------------------------
                                              0.854154   data required time
                                             -1.481672   data arrival time
---------------------------------------------------------------------------------------------
                                              0.627517   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118272    0.000726    0.578021 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013702    0.123575    0.456938    1.034959 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.123575    0.000170    1.035129 v fanout243/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024932    0.189497    0.260311    1.295440 v fanout243/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net243 (net)
                      0.189498    0.000220    1.295660 v _2213_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005063    0.118213    0.114477    1.410137 ^ _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.118213    0.000094    1.410231 ^ _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003174    0.123955    0.105780    1.516011 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.123955    0.000033    1.516044 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.516044   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118272    0.000726    0.578021 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.828021   clock uncertainty
                                  0.000000    0.828021   clock reconvergence pessimism
                                  0.057400    0.885421   library hold time
                                              0.885421   data required time
---------------------------------------------------------------------------------------------
                                              0.885421   data required time
                                             -1.516044   data arrival time
---------------------------------------------------------------------------------------------
                                              0.630623   slack (MET)


Startpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106097    0.000757    0.571033 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019448    0.239575    0.543493    1.114526 ^ _2298_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[11] (net)
                      0.239575    0.000289    1.114815 ^ _1266_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.014041    0.180205    0.150236    1.265051 v _1266_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0667_ (net)
                      0.180205    0.000130    1.265182 v _1268_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006647    0.208105    0.167898    1.433080 ^ _1268_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0669_ (net)
                      0.208105    0.000147    1.433227 ^ _1269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002856    0.110827    0.086112    1.519339 v _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.110827    0.000028    1.519367 v _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.519367   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106097    0.000757    0.571033 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821033   clock uncertainty
                                  0.000000    0.821033   clock reconvergence pessimism
                                  0.059029    0.880061   library hold time
                                              0.880061   data required time
---------------------------------------------------------------------------------------------
                                              0.880061   data required time
                                             -1.519367   data arrival time
---------------------------------------------------------------------------------------------
                                              0.639305   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106136    0.000371    0.569929 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012301    0.115700    0.448326    1.018254 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.115700    0.000165    1.018419 v fanout245/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028072    0.208222    0.270445    1.288864 v fanout245/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net245 (net)
                      0.208222    0.000170    1.289034 v _2177_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005242    0.123475    0.120865    1.409899 ^ _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.123475    0.000102    1.410001 ^ _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002966    0.122531    0.105004    1.515006 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.122531    0.000029    1.515035 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.515035   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106136    0.000371    0.569929 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.819929   clock uncertainty
                                  0.000000    0.819929   clock reconvergence pessimism
                                  0.055428    0.875357   library hold time
                                              0.875357   data required time
---------------------------------------------------------------------------------------------
                                              0.875357   data required time
                                             -1.515035   data arrival time
---------------------------------------------------------------------------------------------
                                              0.639678   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118272    0.000695    0.577989 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019265    0.155432    0.481333    1.059322 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.155432    0.000267    1.059589 v _1408_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.014355    0.329750    0.229224    1.288813 ^ _1408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0791_ (net)
                      0.329750    0.000234    1.289047 ^ _1416_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004218    0.104771    0.083661    1.372708 v _1416_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0798_ (net)
                      0.104771    0.000048    1.372756 v _1419_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004558    0.072066    0.163489    1.536245 v _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.072066    0.000086    1.536331 v _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.536331   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113663    0.001091    0.575090 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.825090   clock uncertainty
                                  0.000000    0.825090   clock reconvergence pessimism
                                  0.071143    0.896233   library hold time
                                              0.896233   data required time
---------------------------------------------------------------------------------------------
                                              0.896233   data required time
                                             -1.536331   data arrival time
---------------------------------------------------------------------------------------------
                                              0.640097   slack (MET)


Startpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107111    0.000899    0.572524 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.019520    0.240380    0.544223    1.116747 ^ _2294_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[7] (net)
                      0.240380    0.000152    1.116899 ^ _1239_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.017766    0.217964    0.172307    1.289206 v _1239_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0644_ (net)
                      0.217964    0.000246    1.289453 v _1241_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006901    0.203636    0.172207    1.461659 ^ _1241_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0646_ (net)
                      0.203636    0.000146    1.461806 ^ _1244_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003432    0.091856    0.071027    1.532833 v _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.091856    0.000036    1.532869 v _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.532869   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107111    0.000899    0.572524 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.822524   clock uncertainty
                                  0.000000    0.822524   clock reconvergence pessimism
                                  0.064665    0.887189   library hold time
                                              0.887189   data required time
---------------------------------------------------------------------------------------------
                                              0.887189   data required time
                                             -1.532869   data arrival time
---------------------------------------------------------------------------------------------
                                              0.645680   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118272    0.000695    0.577989 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019265    0.155432    0.481333    1.059322 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.155432    0.000259    1.059581 v _1411_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006118    0.150321    0.346316    1.405897 v _1411_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0794_ (net)
                      0.150321    0.000127    1.406024 v _1412_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003061    0.135910    0.114635    1.520658 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.135910    0.000030    1.520688 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.520688   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118272    0.000695    0.577989 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.827989   clock uncertainty
                                  0.000000    0.827989   clock reconvergence pessimism
                                  0.038260    0.866249   library hold time
                                              0.866249   data required time
---------------------------------------------------------------------------------------------
                                              0.866249   data required time
                                             -1.520688   data arrival time
---------------------------------------------------------------------------------------------
                                              0.654440   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106099    0.001085    0.571361 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011259    0.109809    0.443744    1.015105 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.109809    0.000154    1.015259 v fanout252/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031246    0.227251    0.281207    1.296466 v fanout252/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net252 (net)
                      0.227253    0.000420    1.296886 v _2119_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006394    0.137461    0.134773    1.431659 ^ _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.137461    0.000081    1.431740 ^ _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003045    0.125116    0.107014    1.538754 v _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.125116    0.000030    1.538784 v _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.538784   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106099    0.001085    0.571361 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821361   clock uncertainty
                                  0.000000    0.821361   clock reconvergence pessimism
                                  0.054623    0.875984   library hold time
                                              0.875984   data required time
---------------------------------------------------------------------------------------------
                                              0.875984   data required time
                                             -1.538784   data arrival time
---------------------------------------------------------------------------------------------
                                              0.662800   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106137    0.000740    0.570297 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014342    0.127192    0.457347    1.027644 v _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.127192    0.000155    1.027799 v _1365_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.013042    0.190640    0.152171    1.179970 ^ _1365_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0753_ (net)
                      0.190640    0.000249    1.180220 ^ _1381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007999    0.121927    0.102415    1.282634 v _1381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0768_ (net)
                      0.121927    0.000083    1.282718 v _1382_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006231    0.200683    0.165429    1.448147 ^ _1382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0769_ (net)
                      0.200683    0.000128    1.448275 ^ _1383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003589    0.114101    0.090592    1.538867 v _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.114101    0.000039    1.538906 v _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.538906   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206152    0.005179    0.362043 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048113    0.099613    0.202340    0.564383 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.099616    0.000921    0.565304 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.815304   clock uncertainty
                                  0.000000    0.815304   clock reconvergence pessimism
                                  0.056752    0.872056   library hold time
                                              0.872056   data required time
---------------------------------------------------------------------------------------------
                                              0.872056   data required time
                                             -1.538906   data arrival time
---------------------------------------------------------------------------------------------
                                              0.666849   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004449    0.361313 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125    0.569438 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107186    0.001528    0.570966 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012318    0.115801    0.448631    1.019597 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.115801    0.000114    1.019711 v fanout251/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028969    0.213588    0.274004    1.293716 v fanout251/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net251 (net)
                      0.213590    0.000423    1.294139 v _2126_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008082    0.150868    0.143728    1.437867 ^ _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.150868    0.000187    1.438054 ^ _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002843    0.122868    0.107103    1.545157 v _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.122868    0.000028    1.545185 v _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.545185   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004449    0.361313 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125    0.569438 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107186    0.001528    0.570966 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820966   clock uncertainty
                                  0.000000    0.820966   clock reconvergence pessimism
                                  0.055533    0.876498   library hold time
                                              0.876498   data required time
---------------------------------------------------------------------------------------------
                                              0.876498   data required time
                                             -1.545185   data arrival time
---------------------------------------------------------------------------------------------
                                              0.668686   slack (MET)


Startpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006265    0.363129 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185    0.568314 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103182    0.000861    0.569175 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024912    0.188703    0.501239    1.070414 v _2292_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[5] (net)
                      0.188705    0.000431    1.070845 v _1229_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005534    0.123162    0.351539    1.422384 v _1229_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0636_ (net)
                      0.123162    0.000063    1.422447 v _1230_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003081    0.132171    0.109793    1.532239 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.132171    0.000030    1.532270 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.532270   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006265    0.363129 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185    0.568314 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103182    0.000861    0.569175 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.819175   clock uncertainty
                                  0.000000    0.819175   clock reconvergence pessimism
                                  0.035553    0.854728   library hold time
                                              0.854728   data required time
---------------------------------------------------------------------------------------------
                                              0.854728   data required time
                                             -1.532270   data arrival time
---------------------------------------------------------------------------------------------
                                              0.677542   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106136    0.000546    0.570103 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011920    0.113488    0.446607    1.016711 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.113488    0.000195    1.016906 v fanout244/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031522    0.228946    0.283560    1.300466 v fanout244/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net244 (net)
                      0.228946    0.000219    1.300685 v _2183_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007512    0.148548    0.143936    1.444621 ^ _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.148548    0.000168    1.444788 ^ _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003488    0.132300    0.111158    1.555946 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.132300    0.000066    1.556012 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.556012   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106136    0.000546    0.570103 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820103   clock uncertainty
                                  0.000000    0.820103   clock reconvergence pessimism
                                  0.052416    0.872519   library hold time
                                              0.872519   data required time
---------------------------------------------------------------------------------------------
                                              0.872519   data required time
                                             -1.556012   data arrival time
---------------------------------------------------------------------------------------------
                                              0.683493   slack (MET)


Startpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118277    0.001570    0.578865 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010940    0.108023    0.444782    1.023647 v _2314_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[27] (net)
                      0.108023    0.000147    1.023793 v _1395_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.021191    0.281103    0.201754    1.225548 ^ _1395_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0780_ (net)
                      0.281103    0.000331    1.225879 ^ _1396_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.010474    0.135884    0.114387    1.340266 v _1396_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0781_ (net)
                      0.135884    0.000234    1.340500 v _1398_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006154    0.198374    0.149377    1.489877 ^ _1398_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0783_ (net)
                      0.198374    0.000123    1.490000 ^ _1399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003092    0.109890    0.086694    1.576694 v _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.109890    0.000031    1.576724 v _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.576724   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118277    0.001570    0.578865 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.828865   clock uncertainty
                                  0.000000    0.828865   clock reconvergence pessimism
                                  0.061767    0.890632   library hold time
                                              0.890632   data required time
---------------------------------------------------------------------------------------------
                                              0.890632   data required time
                                             -1.576724   data arrival time
---------------------------------------------------------------------------------------------
                                              0.686093   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107113    0.001192    0.572817 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012955    0.119361    0.451331    1.024148 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.119361    0.000233    1.024381 v fanout254/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031180    0.226939    0.284215    1.308595 v fanout254/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net254 (net)
                      0.226942    0.000455    1.309050 v _2088_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007567    0.148623    0.143824    1.452874 ^ _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.148623    0.000166    1.453040 ^ _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003867    0.136349    0.113691    1.566731 v _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.136349    0.000074    1.566805 v _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.566805   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107113    0.001192    0.572817 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.822817   clock uncertainty
                                  0.000000    0.822817   clock reconvergence pessimism
                                  0.051359    0.874176   library hold time
                                              0.874176   data required time
---------------------------------------------------------------------------------------------
                                              0.874176   data required time
                                             -1.566805   data arrival time
---------------------------------------------------------------------------------------------
                                              0.692629   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104732    0.001181    0.568832 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014066    0.125621    0.455784    1.024616 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.125621    0.000174    1.024791 v fanout249/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034804    0.248835    0.300858    1.325649 v fanout249/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net249 (net)
                      0.248837    0.000403    1.326052 v _2146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005662    0.135658    0.133849    1.459901 ^ _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.135658    0.000110    1.460011 ^ _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003141    0.126467    0.107454    1.567465 v _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.126467    0.000032    1.567497 v _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.567497   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104732    0.001181    0.568832 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.818832   clock uncertainty
                                  0.000000    0.818832   clock reconvergence pessimism
                                  0.053936    0.872768   library hold time
                                              0.872768   data required time
---------------------------------------------------------------------------------------------
                                              0.872768   data required time
                                             -1.567497   data arrival time
---------------------------------------------------------------------------------------------
                                              0.694728   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104728    0.000529    0.568180 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028338    0.332557    0.598087    1.166267 ^ _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.332558    0.000387    1.166654 ^ _1322_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011653    0.159520    0.142240    1.308895 v _1322_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0716_ (net)
                      0.159520    0.000175    1.309070 v _1329_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.012169    0.254706    0.193208    1.502278 ^ _1329_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0723_ (net)
                      0.254706    0.000100    1.502378 ^ _1331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003952    0.099245    0.077014    1.579392 v _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.099245    0.000076    1.579468 v _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.579468   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104728    0.000529    0.568180 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.818180   clock uncertainty
                                  0.000000    0.818180   clock reconvergence pessimism
                                  0.062270    0.880450   library hold time
                                              0.880450   data required time
---------------------------------------------------------------------------------------------
                                              0.880450   data required time
                                             -1.579468   data arrival time
---------------------------------------------------------------------------------------------
                                              0.699017   slack (MET)


Startpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926    0.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205939    0.567729 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104125    0.000773    0.568503 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009599    0.139045    0.483197    1.051700 ^ _2310_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[23] (net)
                      0.139045    0.000085    1.051785 ^ _1360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016571    0.190181    0.144790    1.196575 v _1360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0749_ (net)
                      0.190181    0.000302    1.196877 v _1361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007611    0.138942    0.147888    1.344765 ^ _1361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0750_ (net)
                      0.138942    0.000143    1.344909 ^ _1363_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005002    0.103524    0.082672    1.427581 v _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.103524    0.000103    1.427684 v _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002885    0.064052    0.165846    1.593530 v _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.064052    0.000028    1.593558 v _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.593558   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926    0.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205939    0.567729 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104125    0.000773    0.568503 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.818503   clock uncertainty
                                  0.000000    0.818503   clock reconvergence pessimism
                                  0.071237    0.889739   library hold time
                                              0.889739   data required time
---------------------------------------------------------------------------------------------
                                              0.889739   data required time
                                             -1.593558   data arrival time
---------------------------------------------------------------------------------------------
                                              0.703819   slack (MET)


Startpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104736    0.001614    0.569266 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016819    0.141180    0.467949    1.037214 v _2302_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[15] (net)
                      0.141181    0.000249    1.037464 v _1300_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.019236    0.259781    0.197860    1.235323 ^ _1300_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0697_ (net)
                      0.259781    0.000441    1.235764 ^ _1301_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009107    0.144232    0.105289    1.341053 v _1301_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0698_ (net)
                      0.144232    0.000184    1.341237 v _1303_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006392    0.203146    0.154360    1.495597 ^ _1303_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0700_ (net)
                      0.203146    0.000139    1.495736 ^ _1304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003026    0.110710    0.086780    1.582516 v _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.110710    0.000031    1.582547 v _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.582547   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104736    0.001614    0.569266 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.819266   clock uncertainty
                                  0.000000    0.819266   clock reconvergence pessimism
                                  0.058792    0.878057   library hold time
                                              0.878057   data required time
---------------------------------------------------------------------------------------------
                                              0.878057   data required time
                                             -1.582547   data arrival time
---------------------------------------------------------------------------------------------
                                              0.704490   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107111    0.001001    0.572625 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012884    0.118973    0.451075    1.023700 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.118973    0.000190    1.023890 v fanout255/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030572    0.223272    0.281630    1.305520 v fanout255/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net255 (net)
                      0.223273    0.000255    1.305775 v _2081_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.008804    0.196881    0.189813    1.495588 ^ _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      0.196881    0.000209    1.495797 ^ _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.005217    0.119834    0.096610    1.592407 v _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.119834    0.000110    1.592517 v _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.592517   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107111    0.001001    0.572625 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.822625   clock uncertainty
                                  0.000000    0.822625   clock reconvergence pessimism
                                  0.056454    0.879079   library hold time
                                              0.879079   data required time
---------------------------------------------------------------------------------------------
                                              0.879079   data required time
                                             -1.592517   data arrival time
---------------------------------------------------------------------------------------------
                                              0.713438   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113663    0.000977    0.574976 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.021490    0.168383    0.489224    1.064200 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.168385    0.000293    1.064493 v fanout242/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025710    0.279033    0.284864    1.349357 v fanout242/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net242 (net)
                      0.279033    0.000166    1.349523 v _2238_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005090    0.136988    0.135882    1.485404 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.136988    0.000096    1.485500 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003400    0.129489    0.109301    1.594801 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.129489    0.000037    1.594838 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.594838   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113663    0.000977    0.574976 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.824976   clock uncertainty
                                  0.000000    0.824976   clock reconvergence pessimism
                                  0.054771    0.879747   library hold time
                                              0.879747   data required time
---------------------------------------------------------------------------------------------
                                              0.879747   data required time
                                             -1.594838   data arrival time
---------------------------------------------------------------------------------------------
                                              0.715092   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104736    0.001548    0.569199 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016517    0.139447    0.466566    1.035765 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.139449    0.000311    1.036076 v _1305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012305    0.183887    0.150788    1.186864 ^ _1305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0701_ (net)
                      0.183887    0.000099    1.186964 ^ _1317_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009888    0.129974    0.112792    1.299756 v _1317_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0712_ (net)
                      0.129974    0.000213    1.299969 v _1318_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.009794    0.230879    0.219893    1.519862 ^ _1318_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0713_ (net)
                      0.230879    0.000241    1.520103 ^ _1319_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003136    0.079026    0.090160    1.610263 v _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.079026    0.000030    1.610293 v _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.610293   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004449    0.361313 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125    0.569438 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107179    0.000275    0.569713 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.819713   clock uncertainty
                                  0.000000    0.819713   clock reconvergence pessimism
                                  0.067999    0.887712   library hold time
                                              0.887712   data required time
---------------------------------------------------------------------------------------------
                                              0.887712   data required time
                                             -1.610293   data arrival time
---------------------------------------------------------------------------------------------
                                              0.722581   slack (MET)


Startpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005541    0.362405 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216900    0.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120687    0.001657    0.580961 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014490    0.128008    0.460886    1.041847 v _2346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[10] (net)
                      0.128008    0.000178    1.042024 v fanout284/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031245    0.333587    0.309312    1.351336 v fanout284/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net284 (net)
                      0.333588    0.000446    1.351783 v _1817_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006248    0.157577    0.158250    1.510033 ^ _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.157577    0.000130    1.510163 ^ _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.006036    0.140787    0.109929    1.620092 v _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.140787    0.000134    1.620225 v _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.620225   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005541    0.362405 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216900    0.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120687    0.001657    0.580961 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.830961   clock uncertainty
                                  0.000000    0.830961   clock reconvergence pessimism
                                  0.052648    0.883609   library hold time
                                              0.883609   data required time
---------------------------------------------------------------------------------------------
                                              0.883609   data required time
                                             -1.620225   data arrival time
---------------------------------------------------------------------------------------------
                                              0.736616   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004449    0.361313 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125    0.569438 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107181    0.000910    0.570348 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.017300    0.143911    0.470492    1.040840 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.143912    0.000219    1.041060 v fanout246/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037660    0.266364    0.318220    1.359280 v fanout246/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net246 (net)
                      0.266366    0.000508    1.359787 v _2162_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007666    0.205590    0.190179    1.549966 ^ _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.205590    0.000173    1.550139 ^ _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003051    0.093810    0.079069    1.629208 v _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.093810    0.000032    1.629239 v _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.629239   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004449    0.361313 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125    0.569438 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107181    0.000910    0.570348 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.820348   clock uncertainty
                                  0.000000    0.820348   clock reconvergence pessimism
                                  0.064174    0.884522   library hold time
                                              0.884522   data required time
---------------------------------------------------------------------------------------------
                                              0.884522   data required time
                                             -1.629239   data arrival time
---------------------------------------------------------------------------------------------
                                              0.744717   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104736    0.001548    0.569199 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016517    0.139447    0.466566    1.035765 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.139449    0.000323    1.036088 v _1306_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.015417    0.364661    0.246195    1.282283 ^ _1306_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0702_ (net)
                      0.364661    0.000296    1.282579 ^ fanout233/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023529    0.279464    0.294862    1.577441 ^ fanout233/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net233 (net)
                      0.279467    0.000471    1.577912 ^ _1314_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007045    0.130116    0.103126    1.681038 v _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.130116    0.000181    1.681219 v _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.681219   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104736    0.001548    0.569199 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.819199   clock uncertainty
                                  0.000000    0.819199   clock reconvergence pessimism
                                  0.052812    0.872011   library hold time
                                              0.872011   data required time
---------------------------------------------------------------------------------------------
                                              0.872011   data required time
                                             -1.681219   data arrival time
---------------------------------------------------------------------------------------------
                                              0.809208   slack (MET)


Startpoint: ref_clk (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.005218    0.050420    0.021482    4.821483 v ref_clk (in)
                                                         ref_clk (net)
                      0.050420    0.000000    4.821483 v input65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.003253    0.065783    0.115890    4.937372 v input65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net65 (net)
                      0.065783    0.000032    4.937404 v _1796_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002963    0.066937    0.155715    5.093119 v _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.066937    0.000029    5.093148 v _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.093148   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105292    0.001187    0.571147 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.821147   clock uncertainty
                                  0.000000    0.821147   clock reconvergence pessimism
                                  0.070734    0.891881   library hold time
                                              0.891881   data required time
---------------------------------------------------------------------------------------------
                                              0.891881   data required time
                                             -5.093148   data arrival time
---------------------------------------------------------------------------------------------
                                              4.201267   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324493    0.000249    5.242416 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.341607    0.421418    5.663834 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.341617    0.001093    5.664927 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.254558    0.371296    6.036223 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.254576    0.001190    6.037413 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028177    0.303539    0.317217    6.354630 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.303550    0.001048    6.355677 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.355677   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112634    0.000930    0.575457 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.825457   clock uncertainty
                                  0.000000    0.825457   clock reconvergence pessimism
                                  0.002533    0.827991   library hold time
                                              0.827991   data required time
---------------------------------------------------------------------------------------------
                                              0.827991   data required time
                                             -6.355677   data arrival time
---------------------------------------------------------------------------------------------
                                              5.527687   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106099    0.001085    0.571361 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011259    0.109809    0.443744    1.015105 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.109809    0.000212    1.015317 v output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073994    0.220263    0.275673    1.290991 v output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[13] (net)
                      0.220275    0.000918    1.291909 v debug_dco_word[13] (out)
                                              1.291909   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.291909   data arrival time
---------------------------------------------------------------------------------------------
                                              5.841909   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106136    0.000546    0.570103 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011920    0.113488    0.446607    1.016711 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.113488    0.000339    1.017050 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074139    0.220643    0.276854    1.293903 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[22] (net)
                      0.220656    0.000950    1.294854 v debug_dco_word[22] (out)
                                              1.294854   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.294854   data arrival time
---------------------------------------------------------------------------------------------
                                              5.844854   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106136    0.000371    0.569929 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012301    0.115700    0.448326    1.018254 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.115700    0.000240    1.018495 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073577    0.219257    0.276558    1.295053 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[21] (net)
                      0.219268    0.000876    1.295929 v debug_dco_word[21] (out)
                                              1.295929   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.295929   data arrival time
---------------------------------------------------------------------------------------------
                                              5.845929   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004449    0.361313 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125    0.569438 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107186    0.001528    0.570966 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012318    0.115801    0.448631    1.019597 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.115801    0.000213    1.019810 v output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073676    0.219500    0.276750    1.296560 v output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[14] (net)
                      0.219511    0.000878    1.297438 v debug_dco_word[14] (out)
                                              1.297438   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.297438   data arrival time
---------------------------------------------------------------------------------------------
                                              5.847438   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005541    0.362405 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216900    0.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120680    0.000638    0.579943 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010620    0.106211    0.443811    1.023754 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.106211    0.000202    1.023956 v output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073650    0.219395    0.274185    1.298141 v output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[11] (net)
                      0.219406    0.000877    1.299017 v debug_dco_word[11] (out)
                                              1.299017   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.299017   data arrival time
---------------------------------------------------------------------------------------------
                                              5.849018   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107111    0.001001    0.572625 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012884    0.118973    0.451075    1.023700 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.118973    0.000271    1.023971 v output97/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074470    0.221519    0.278835    1.302806 v output97/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[8] (net)
                      0.221532    0.000954    1.303760 v debug_dco_word[8] (out)
                                              1.303760   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.303760   data arrival time
---------------------------------------------------------------------------------------------
                                              5.853760   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104732    0.001181    0.568832 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014066    0.125621    0.455784    1.024616 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.125621    0.000331    1.024947 v output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073738    0.219699    0.279455    1.304402 v output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[17] (net)
                      0.219709    0.000855    1.305257 v debug_dco_word[17] (out)
                                              1.305257   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.305257   data arrival time
---------------------------------------------------------------------------------------------
                                              5.855258   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107113    0.001192    0.572817 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012955    0.119361    0.451331    1.024148 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.119361    0.000383    1.024532 v output98/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075050    0.222988    0.279813    1.304344 v output98/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[9] (net)
                      0.223004    0.001047    1.305392 v debug_dco_word[9] (out)
                                              1.305392   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.305392   data arrival time
---------------------------------------------------------------------------------------------
                                              5.855392   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004449    0.361313 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125    0.569438 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107184    0.001272    0.570710 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014522    0.128192    0.458307    1.029018 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.128192    0.000275    1.029293 v output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074054    0.220485    0.280581    1.309874 v output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[15] (net)
                      0.220498    0.000950    1.310824 v debug_dco_word[15] (out)
                                              1.310824   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.310824   data arrival time
---------------------------------------------------------------------------------------------
                                              5.860824   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118272    0.000726    0.578021 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013702    0.123575    0.456938    1.034959 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.123575    0.000170    1.035129 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075472    0.223352    0.281181    1.316310 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[26] (net)
                      0.223392    0.001682    1.317992 v debug_dco_word[26] (out)
                                              1.317992   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.317992   data arrival time
---------------------------------------------------------------------------------------------
                                              5.867991   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004449    0.361313 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125    0.569438 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107181    0.000910    0.570348 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.017300    0.143911    0.470492    1.040840 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.143914    0.000395    1.041236 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073549    0.219315    0.283950    1.325186 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[19] (net)
                      0.219326    0.000853    1.326039 v debug_dco_word[19] (out)
                                              1.326039   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.326039   data arrival time
---------------------------------------------------------------------------------------------
                                              5.876040   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113663    0.000977    0.574976 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.021490    0.168383    0.489224    1.064200 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.168395    0.000842    1.065042 v output88/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075912    0.225423    0.294115    1.359157 v output88/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[29] (net)
                      0.225439    0.001050    1.360207 v debug_dco_word[29] (out)
                                              1.360207   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.360207   data arrival time
---------------------------------------------------------------------------------------------
                                              5.910208   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206152    0.005179    0.362043 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048113    0.099613    0.202340    0.564383 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.099614    0.000704    0.565087 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025828    0.194132    0.504227    1.069314 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.194135    0.000483    1.069797 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074669    0.222388    0.299004    1.368801 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[25] (net)
                      0.222398    0.000857    1.369658 v debug_dco_word[25] (out)
                                              1.369658   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.369658   data arrival time
---------------------------------------------------------------------------------------------
                                              5.919658   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109919    0.000700    0.574133 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025748    0.193650    0.505922    1.080055 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.193653    0.000494    1.080548 v output93/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074623    0.221573    0.298375    1.378924 v output93/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[4] (net)
                      0.221605    0.001475    1.380399 v debug_dco_word[4] (out)
                                              1.380399   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.380399   data arrival time
---------------------------------------------------------------------------------------------
                                              5.930399   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106137    0.000714    0.570272 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027060    0.201473    0.510529    1.080801 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.201476    0.000548    1.081349 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075319    0.223279    0.301399    1.382747 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[23] (net)
                      0.223320    0.001704    1.384451 v debug_dco_word[23] (out)
                                              1.384451   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.384451   data arrival time
---------------------------------------------------------------------------------------------
                                              5.934451   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206152    0.005179    0.362043 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048113    0.099613    0.202340    0.564383 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.099615    0.000777    0.565160 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028640    0.210917    0.515717    1.080877 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.210920    0.000517    1.081395 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074688    0.222504    0.303435    1.384830 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[24] (net)
                      0.222515    0.000873    1.385703 v debug_dco_word[24] (out)
                                              1.385703   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.385703   data arrival time
---------------------------------------------------------------------------------------------
                                              5.935703   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106098    0.001047    0.571323 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027486    0.204035    0.512347    1.083670 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.204036    0.000406    1.084076 v output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074715    0.222504    0.301574    1.385650 v output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[12] (net)
                      0.222519    0.000989    1.386640 v debug_dco_word[12] (out)
                                              1.386640   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.386640   data arrival time
---------------------------------------------------------------------------------------------
                                              5.936640   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104733    0.001318    0.568969 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028739    0.211495    0.517061    1.086030 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.211497    0.000496    1.086526 v output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073529    0.219566    0.301695    1.388221 v output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[16] (net)
                      0.219576    0.000853    1.389074 v debug_dco_word[16] (out)
                                              1.389074   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.389074   data arrival time
---------------------------------------------------------------------------------------------
                                              5.939075   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926    0.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205939    0.567729 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104124    0.000396    0.568125 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029238    0.214477    0.518974    1.087100 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.214480    0.000513    1.087613 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074140    0.221091    0.303439    1.391051 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[20] (net)
                      0.221103    0.000920    1.391972 v debug_dco_word[20] (out)
                                              1.391972   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.391972   data arrival time
---------------------------------------------------------------------------------------------
                                              5.941971   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112634    0.000994    0.575522 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.028361    0.209186    0.516920    1.092441 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.209195    0.000881    1.093322 v output99/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073780    0.220155    0.301472    1.394795 v output99/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         lock_detect (net)
                      0.220167    0.000901    1.395695 v lock_detect (out)
                                              1.395695   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.395695   data arrival time
---------------------------------------------------------------------------------------------
                                              5.945696   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106096    0.000347    0.570622 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030155    0.219967    0.523090    1.093712 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.219970    0.000589    1.094301 v output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074520    0.222084    0.305463    1.399764 v output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[10] (net)
                      0.222097    0.000956    1.400719 v debug_dco_word[10] (out)
                                              1.400719   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.400719   data arrival time
---------------------------------------------------------------------------------------------
                                              5.950719   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105288    0.000358    0.570318 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032201    0.232220    0.531184    1.101502 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.232227    0.000843    1.102345 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075002    0.223520    0.309148    1.411493 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[1] (net)
                      0.223528    0.000758    1.412251 v debug_dco_word[1] (out)
                                              1.412251   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.412251   data arrival time
---------------------------------------------------------------------------------------------
                                              5.962251   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118272    0.000870    0.578165 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030478    0.221868    0.526701    1.104866 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.221875    0.000812    1.105677 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074477    0.222045    0.305946    1.411623 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[27] (net)
                      0.222054    0.000796    1.412419 v debug_dco_word[27] (out)
                                              1.412419   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.412419   data arrival time
---------------------------------------------------------------------------------------------
                                              5.962419   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109918    0.000557    0.573989 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031752    0.229495    0.530107    1.104096 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.229505    0.000981    1.105077 v output92/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074783    0.222172    0.307639    1.412716 v output92/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[3] (net)
                      0.222206    0.001538    1.414254 v debug_dco_word[3] (out)
                                              1.414254   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.414254   data arrival time
---------------------------------------------------------------------------------------------
                                              5.964254   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109918    0.000407    0.573839 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032485    0.233895    0.533081    1.106921 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.233905    0.000951    1.107872 v output89/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074295    0.221722    0.308384    1.416256 v output89/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[2] (net)
                      0.221730    0.000749    1.417004 v debug_dco_word[2] (out)
                                              1.417004   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.417004   data arrival time
---------------------------------------------------------------------------------------------
                                              5.967004   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107111    0.000866    0.572491 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.036765    0.259777    0.550283    1.122774 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.259780    0.000480    1.123254 v output96/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074338    0.222111    0.314249    1.437503 v output96/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[7] (net)
                      0.222119    0.000756    1.438259 v debug_dco_word[7] (out)
                                              1.438259   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.438259   data arrival time
---------------------------------------------------------------------------------------------
                                              5.988259   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324493    0.000249    5.242416 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.341607    0.421418    5.663834 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.341617    0.001093    5.664927 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.254558    0.371296    6.036223 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.254559    0.000268    6.036491 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025239    0.274805    0.299679    6.336170 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.274809    0.000529    6.336699 v fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035612    0.254354    0.351279    6.687978 v fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.254366    0.000981    6.688960 v _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003497    0.069947    0.200280    6.889240 v _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.069947    0.000038    6.889278 v _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.889278   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112645    0.002028    0.576556 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.826556   clock uncertainty
                                  0.000000    0.826556   clock reconvergence pessimism
                                  0.071483    0.898038   library hold time
                                              0.898038   data required time
---------------------------------------------------------------------------------------------
                                              0.898038   data required time
                                             -6.889278   data arrival time
---------------------------------------------------------------------------------------------
                                              5.991240   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113664    0.001175    0.575174 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.038607    0.271224    0.558364    1.133539 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.271253    0.001583    1.135121 v output91/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073579    0.220299    0.315510    1.450632 v output91/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[31] (net)
                      0.220309    0.000838    1.451470 v debug_dco_word[31] (out)
                                              1.451470   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.451470   data arrival time
---------------------------------------------------------------------------------------------
                                              6.001470   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113663    0.001107    0.575107 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.044581    0.308922    0.582307    1.157413 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.308945    0.001517    1.158930 v output90/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073774    0.221184    0.324275    1.483205 v output90/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[30] (net)
                      0.221194    0.000856    1.484061 v debug_dco_word[30] (out)
                                              1.484061   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.484061   data arrival time
---------------------------------------------------------------------------------------------
                                              6.034061   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113662    0.000913    0.574913 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.047158    0.325052    0.592022    1.166934 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.325098    0.002208    1.169143 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075539    0.225092    0.330229    1.499371 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[28] (net)
                      0.225130    0.001624    1.500995 v debug_dco_word[28] (out)
                                              1.500995   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.500995   data arrival time
---------------------------------------------------------------------------------------------
                                              6.050995   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006265    0.363129 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185    0.568314 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103181    0.000730    0.569044 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012573    0.117239    0.448974    1.018019 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.117239    0.000101    1.018120 v fanout256/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025386    0.192143    0.260039    1.278160 v fanout256/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net256 (net)
                      0.192145    0.000352    1.278512 v output95/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074470    0.221893    0.298228    1.576741 v output95/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[6] (net)
                      0.221901    0.000759    1.577500 v debug_dco_word[6] (out)
                                              1.577500   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.577500   data arrival time
---------------------------------------------------------------------------------------------
                                              6.127500   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006265    0.363129 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185    0.568314 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103182    0.000884    0.569198 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012698    0.117936    0.449498    1.018695 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.117936    0.000191    1.018886 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030605    0.223471    0.281436    1.300323 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.223475    0.000542    1.300865 v output94/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074910    0.222448    0.306513    1.607378 v output94/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[5] (net)
                      0.222481    0.001510    1.608888 v debug_dco_word[5] (out)
                                              1.608888   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.608888   data arrival time
---------------------------------------------------------------------------------------------
                                              6.158888   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105291    0.001038    0.570998 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011317    0.110148    0.443873    1.014871 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.110148    0.000094    1.014965 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022061    0.242837    0.249331    1.264296 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.242838    0.000349    1.264645 v _2440_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006521    0.098813    0.182210    1.446855 v _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net67 (net)
                      0.098813    0.000123    1.446978 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.077020    0.227177    0.277119    1.724096 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[0] (net)
                      0.227223    0.001820    1.725916 v debug_dco_word[0] (out)
                                              1.725916   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.725916   data arrival time
---------------------------------------------------------------------------------------------
                                              6.275916   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104730    0.000843    0.568495 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004833    0.073355    0.412423    0.980918 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.073355    0.000056    0.980974 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016185    0.185685    0.203939    1.184912 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.185685    0.000228    1.185140 v fanout247/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027487    0.205135    0.290729    1.475869 v fanout247/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net247 (net)
                      0.205138    0.000427    1.476296 v output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074489    0.221937    0.301520    1.777816 v output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[18] (net)
                      0.221950    0.000957    1.778773 v debug_dco_word[18] (out)
                                              1.778773   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.778773   data arrival time
---------------------------------------------------------------------------------------------
                                              6.328773   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113663    0.001089    0.575088 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006059    0.080157    0.420567    0.995655 v _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net100 (net)
                      0.080157    0.000124    0.995779 v fanout302/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020658    0.228810    0.233090    1.228869 v fanout302/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net302 (net)
                      0.228811    0.000354    1.229223 v fanout301/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022168    0.244396    0.276324    1.505546 v fanout301/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net301 (net)
                      0.244400    0.000581    1.506128 v fanout300/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027142    0.293409    0.309469    1.815597 v fanout300/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net300 (net)
                      0.293414    0.000654    1.816251 v fanout299/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010604    0.137289    0.217076    2.033327 v fanout299/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net299 (net)
                      0.137290    0.000249    2.033576 v fanout298/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020577    0.228308    0.246352    2.279928 v fanout298/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net298 (net)
                      0.228310    0.000353    2.280281 v output100/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073427    0.219463    0.305645    2.585926 v output100/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         pll_out (net)
                      0.219473    0.000814    2.586740 v pll_out (out)
                                              2.586740   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.586740   data arrival time
---------------------------------------------------------------------------------------------
                                              7.136740   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324510    0.001338    5.243505 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.208152    0.317383    5.560888 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.208487    0.004728    5.565616 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.136170    0.122193    5.687809 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.136170    0.000186    5.687994 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.387805    0.325939    6.013934 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.387823    0.001509    6.015442 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.365847    0.348288    6.363730 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.365847    0.000183    6.363913 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.230939    0.266320    6.630232 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.230939    0.000259    6.630492 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.392017    0.337143    6.967635 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.392032    0.001348    6.968983 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.147120    0.219109    7.188091 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.147120    0.000087    7.188179 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.186282    0.119849    7.308028 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.186283    0.000363    7.308392 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.392183    0.358389    7.666780 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.392183    0.000188    7.666969 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.285602    0.330173    7.997142 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.285614    0.001049    7.998191 v fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024942    0.272087    0.303171    8.301362 v fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.272088    0.000278    8.301640 v fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015195    0.178775    0.241473    8.543112 v fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.178775    0.000106    8.543218 v fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029595    0.317337    0.310763    8.853981 v fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.317341    0.000686    8.854667 v _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.007417    0.456167    0.337998    9.192665 ^ _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      0.456167    0.000164    9.192829 ^ _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003150    0.227923    0.151863    9.344691 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.227923    0.000032    9.344724 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.344724   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004590   24.361454 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196   24.567650 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104733    0.001318   24.568968 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.318970   clock uncertainty
                                  0.000000   24.318970   clock reconvergence pessimism
                                 -0.169923   24.149046   library setup time
                                             24.149046   data required time
---------------------------------------------------------------------------------------------
                                             24.149046   data required time
                                             -9.344724   data arrival time
---------------------------------------------------------------------------------------------
                                             14.804322   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308184    0.001049    8.096130 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024942    0.293999    0.296213    8.392344 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.294008    0.000929    8.393272 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033846    0.392042    0.340904    8.734177 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.392046    0.000658    8.734835 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029090    0.338323    0.332842    9.067677 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.338323    0.000334    9.068010 ^ _2162_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007666    0.259726    0.146450    9.214460 v _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.259726    0.000173    9.214634 v _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003051    0.195727    0.169861    9.384495 ^ _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.195727    0.000032    9.384526 ^ _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.384526   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004448   24.361311 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125   24.569437 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107181    0.000911   24.570349 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320349   clock uncertainty
                                  0.000000   24.320349   clock reconvergence pessimism
                                 -0.130568   24.189781   library setup time
                                             24.189781   data required time
---------------------------------------------------------------------------------------------
                                             24.189781   data required time
                                             -9.384526   data arrival time
---------------------------------------------------------------------------------------------
                                             14.805255   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308173    0.000164    8.095245 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026442    0.309916    0.305628    8.400874 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.309925    0.000893    8.401767 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032922    0.382169    0.335866    8.737632 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.382173    0.000718    8.738350 ^ fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033121    0.384639    0.341494    9.079844 ^ fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.384639    0.000314    9.080158 ^ _1978_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006070    0.146968    0.087274    9.167433 v _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.146968    0.000124    9.167557 v _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003385    0.263093    0.168041    9.335597 ^ _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.263093    0.000036    9.335634 ^ _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.335634   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206054    0.004336   24.361200 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054986    0.107080    0.208235   24.569435 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.107081    0.000508   24.569942 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.319944   clock uncertainty
                                  0.000000   24.319944   clock reconvergence pessimism
                                 -0.133835   24.186110   library setup time
                                             24.186110   data required time
---------------------------------------------------------------------------------------------
                                             24.186110   data required time
                                             -9.335634   data arrival time
---------------------------------------------------------------------------------------------
                                             14.850476   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308173    0.000164    8.095245 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026442    0.309916    0.305628    8.400874 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.309925    0.000893    8.401767 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032922    0.382169    0.335866    8.737632 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.382169    0.000185    8.737817 ^ fanout197/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027565    0.325791    0.307118    9.044935 ^ fanout197/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net197 (net)
                      0.325793    0.000334    9.045269 ^ _2229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007422    0.199581    0.096728    9.141996 v _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.199581    0.000161    9.142158 v _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004786    0.280036    0.194226    9.336384 ^ _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.280036    0.000096    9.336479 ^ _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.336479   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004640   24.361504 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495   24.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113662    0.000913   24.574911 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.324913   clock uncertainty
                                  0.000000   24.324913   clock reconvergence pessimism
                                 -0.132620   24.192293   library setup time
                                             24.192293   data required time
---------------------------------------------------------------------------------------------
                                             24.192293   data required time
                                             -9.336479   data arrival time
---------------------------------------------------------------------------------------------
                                             14.855814   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308173    0.000164    8.095245 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026442    0.309916    0.305628    8.400874 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.309925    0.000893    8.401767 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032922    0.382169    0.335866    8.737632 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.382173    0.000718    8.738350 ^ fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033121    0.384639    0.341494    9.079844 ^ fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.384644    0.000781    9.080625 ^ _2205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004872    0.138413    0.077566    9.158190 v _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.138413    0.000091    9.158281 v _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003316    0.258003    0.164987    9.323269 ^ _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.258003    0.000035    9.323303 ^ _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.323303   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206152    0.005178   24.362041 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048113    0.099613    0.202339   24.564381 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.099614    0.000705   24.565086 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.315088   clock uncertainty
                                  0.000000   24.315088   clock reconvergence pessimism
                                 -0.135525   24.179562   library setup time
                                             24.179562   data required time
---------------------------------------------------------------------------------------------
                                             24.179562   data required time
                                             -9.323303   data arrival time
---------------------------------------------------------------------------------------------
                                             14.856258   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308184    0.001049    8.096130 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024942    0.293999    0.296213    8.392344 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.294008    0.000929    8.393272 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033846    0.392042    0.340904    8.734177 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.392046    0.000658    8.734835 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029090    0.338323    0.332842    9.067677 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.338327    0.000676    9.068353 ^ _2170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006168    0.147882    0.087354    9.155706 v _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.147882    0.000126    9.155833 v _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002910    0.250959    0.164594    9.320427 ^ _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.250959    0.000028    9.320455 ^ _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.320455   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926   24.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205938   24.567728 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104124    0.000396   24.568125 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.318125   clock uncertainty
                                  0.000000   24.318125   clock reconvergence pessimism
                                 -0.134316   24.183809   library setup time
                                             24.183809   data required time
---------------------------------------------------------------------------------------------
                                             24.183809   data required time
                                             -9.320455   data arrival time
---------------------------------------------------------------------------------------------
                                             14.863355   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308184    0.001049    8.096130 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024942    0.293999    0.296213    8.392344 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.294008    0.000929    8.393272 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033846    0.392042    0.340904    8.734177 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.392053    0.001152    8.735329 ^ fanout205/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027735    0.327595    0.308708    9.044036 ^ fanout205/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net205 (net)
                      0.327600    0.000698    9.044734 ^ _2183_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007512    0.166249    0.097389    9.142123 v _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.166249    0.000168    9.142291 v _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003488    0.257524    0.174512    9.316803 ^ _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.257524    0.000066    9.316869 ^ _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.316869   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005139   24.362003 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553   24.569555 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106136    0.000547   24.570103 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320105   clock uncertainty
                                  0.000000   24.320105   clock reconvergence pessimism
                                 -0.133957   24.186148   library setup time
                                             24.186148   data required time
---------------------------------------------------------------------------------------------
                                             24.186148   data required time
                                             -9.316869   data arrival time
---------------------------------------------------------------------------------------------
                                             14.869279   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308184    0.001049    8.096130 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024942    0.293999    0.296213    8.392344 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.294008    0.000929    8.393272 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033846    0.392042    0.340904    8.734177 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.392046    0.000658    8.734835 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029090    0.338323    0.332842    9.067677 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.338325    0.000531    9.068208 ^ _1904_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005935    0.305862    0.094889    9.163096 v _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.305862    0.000114    9.163210 v _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004130    0.152172    0.154763    9.317973 ^ _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.152172    0.000047    9.318021 ^ _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.318021   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926   24.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205938   24.567728 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104124    0.000410   24.568138 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.318140   clock uncertainty
                                  0.000000   24.318140   clock reconvergence pessimism
                                 -0.126804   24.191336   library setup time
                                             24.191336   data required time
---------------------------------------------------------------------------------------------
                                             24.191336   data required time
                                             -9.318021   data arrival time
---------------------------------------------------------------------------------------------
                                             14.873316   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308184    0.001049    8.096130 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024942    0.293999    0.296213    8.392344 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.294008    0.000929    8.393272 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033846    0.392042    0.340904    8.734177 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.392053    0.001152    8.735329 ^ fanout205/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027735    0.327595    0.308708    9.044036 ^ fanout205/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net205 (net)
                      0.327601    0.000786    9.044822 ^ _2177_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005242    0.137651    0.080110    9.124932 v _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.137651    0.000102    9.125034 v _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002966    0.253317    0.162011    9.287045 ^ _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.253317    0.000028    9.287073 ^ _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.287073   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005139   24.362003 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553   24.569555 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106136    0.000371   24.569927 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.319927   clock uncertainty
                                  0.000000   24.319927   clock reconvergence pessimism
                                 -0.133882   24.186047   library setup time
                                             24.186047   data required time
---------------------------------------------------------------------------------------------
                                             24.186047   data required time
                                             -9.287073   data arrival time
---------------------------------------------------------------------------------------------
                                             14.898973   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308173    0.000164    8.095245 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026442    0.309916    0.305628    8.400874 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.309925    0.000893    8.401767 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032922    0.382169    0.335866    8.737632 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.382173    0.000718    8.738350 ^ fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033121    0.384639    0.341494    9.079844 ^ fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.384646    0.000887    9.080731 ^ _1950_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004960    0.139040    0.078276    9.159007 v _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.139040    0.000093    9.159101 v _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003276    0.168778    0.119277    9.278378 ^ _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.168778    0.000060    9.278437 ^ _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.278437   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206152    0.005178   24.362041 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048113    0.099613    0.202339   24.564381 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.099615    0.000826   24.565207 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.315208   clock uncertainty
                                  0.000000   24.315208   clock reconvergence pessimism
                                 -0.129590   24.185617   library setup time
                                             24.185617   data required time
---------------------------------------------------------------------------------------------
                                             24.185617   data required time
                                             -9.278437   data arrival time
---------------------------------------------------------------------------------------------
                                             14.907180   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308173    0.000164    8.095245 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026442    0.309916    0.305628    8.400874 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.309925    0.000893    8.401767 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032922    0.382169    0.335866    8.737632 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.382169    0.000185    8.737817 ^ fanout197/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027565    0.325791    0.307118    9.044935 ^ fanout197/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net197 (net)
                      0.325795    0.000637    9.045571 ^ _2219_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004914    0.139890    0.077613    9.123184 v _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.139890    0.000050    9.123234 v _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003206    0.254148    0.164555    9.287789 ^ _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.254148    0.000031    9.287821 ^ _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.287821   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960   24.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215470   24.577293 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118272    0.000870   24.578165 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.328165   clock uncertainty
                                  0.000000   24.328165   clock reconvergence pessimism
                                 -0.131032   24.197134   library setup time
                                             24.197134   data required time
---------------------------------------------------------------------------------------------
                                             24.197134   data required time
                                             -9.287821   data arrival time
---------------------------------------------------------------------------------------------
                                             14.909313   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308184    0.001049    8.096130 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024942    0.293999    0.296213    8.392344 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.294008    0.000929    8.393272 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033846    0.392042    0.340904    8.734177 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.392046    0.000658    8.734835 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029090    0.338323    0.332842    9.067677 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.338327    0.000679    9.068356 ^ _1910_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004672    0.127520    0.075803    9.144158 v _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.127520    0.000048    9.144207 v _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005432    0.191917    0.132605    9.276812 ^ _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.191917    0.000115    9.276927 ^ _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.276927   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926   24.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205938   24.567728 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104124    0.000369   24.568098 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.318098   clock uncertainty
                                  0.000000   24.318098   clock reconvergence pessimism
                                 -0.130905   24.187193   library setup time
                                             24.187193   data required time
---------------------------------------------------------------------------------------------
                                             24.187193   data required time
                                             -9.276927   data arrival time
---------------------------------------------------------------------------------------------
                                             14.910267   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308173    0.000164    8.095245 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026442    0.309916    0.305628    8.400874 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.309925    0.000893    8.401767 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032922    0.382169    0.335866    8.737632 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.382169    0.000185    8.737817 ^ fanout197/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027565    0.325791    0.307118    9.044935 ^ fanout197/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net197 (net)
                      0.325794    0.000535    9.045469 ^ _1969_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007434    0.249307    0.104966    9.150435 v _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.249307    0.000168    9.150603 v _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004164    0.140592    0.140397    9.291000 ^ _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.140592    0.000077    9.291078 ^ _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.291078   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960   24.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215470   24.577293 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118271    0.000609   24.577904 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.327904   clock uncertainty
                                  0.000000   24.327904   clock reconvergence pessimism
                                 -0.122369   24.205534   library setup time
                                             24.205534   data required time
---------------------------------------------------------------------------------------------
                                             24.205534   data required time
                                             -9.291078   data arrival time
---------------------------------------------------------------------------------------------
                                             14.914455   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308184    0.001049    8.096130 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024942    0.293999    0.296213    8.392344 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.294008    0.000929    8.393272 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033846    0.392042    0.340904    8.734177 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.392053    0.001152    8.735329 ^ fanout205/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027735    0.327595    0.308708    9.044036 ^ fanout205/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net205 (net)
                      0.327596    0.000345    9.044380 ^ _2188_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005504    0.204182    0.091597    9.135978 v _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.204182    0.000061    9.136039 v _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003112    0.121891    0.120695    9.256734 ^ _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.121891    0.000032    9.256766 ^ _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.256766   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005139   24.362003 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553   24.569555 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106137    0.000714   24.570271 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320271   clock uncertainty
                                  0.000000   24.320271   clock reconvergence pessimism
                                 -0.123225   24.197046   library setup time
                                             24.197046   data required time
---------------------------------------------------------------------------------------------
                                             24.197046   data required time
                                             -9.256766   data arrival time
---------------------------------------------------------------------------------------------
                                             14.940281   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308184    0.001049    8.096130 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024942    0.293999    0.296213    8.392344 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.294008    0.000929    8.393272 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033846    0.392042    0.340904    8.734177 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.392053    0.001152    8.735329 ^ fanout205/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027735    0.327595    0.308708    9.044036 ^ fanout205/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net205 (net)
                      0.327598    0.000526    9.044561 ^ _1922_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005421    0.130635    0.081496    9.126058 v _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.130635    0.000063    9.126121 v _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003487    0.165719    0.118455    9.244576 ^ _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.165719    0.000065    9.244641 ^ _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.244641   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926   24.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205938   24.567728 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104125    0.000762   24.568491 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.318491   clock uncertainty
                                  0.000000   24.318491   clock reconvergence pessimism
                                 -0.128201   24.190290   library setup time
                                             24.190290   data required time
---------------------------------------------------------------------------------------------
                                             24.190290   data required time
                                             -9.244641   data arrival time
---------------------------------------------------------------------------------------------
                                             14.945649   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308173    0.000164    8.095245 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026442    0.309916    0.305628    8.400874 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.309925    0.000893    8.401767 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032922    0.382169    0.335866    8.737632 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.382169    0.000185    8.737817 ^ fanout197/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027565    0.325791    0.307118    9.044935 ^ fanout197/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net197 (net)
                      0.325796    0.000707    9.045642 ^ _1961_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005248    0.129043    0.080162    9.125804 v _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.129043    0.000060    9.125864 v _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004467    0.178671    0.125582    9.251446 ^ _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.178671    0.000089    9.251534 ^ _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.251534   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960   24.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215470   24.577293 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118275    0.001270   24.578564 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.328566   clock uncertainty
                                  0.000000   24.328566   clock reconvergence pessimism
                                 -0.126203   24.202362   library setup time
                                             24.202362   data required time
---------------------------------------------------------------------------------------------
                                             24.202362   data required time
                                             -9.251534   data arrival time
---------------------------------------------------------------------------------------------
                                             14.950827   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308184    0.001049    8.096130 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024942    0.293999    0.296213    8.392344 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.293999    0.000278    8.392621 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015195    0.192445    0.234182    8.626802 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.192445    0.000106    8.626908 ^ fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029595    0.343152    0.309610    8.936519 ^ fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.343154    0.000414    8.936933 ^ _1857_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006043    0.138247    0.086483    9.023416 v _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.138247    0.000070    9.023485 v _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003870    0.260604    0.182487    9.205973 ^ _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.260604    0.000075    9.206048 ^ _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.206048   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004448   24.361311 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125   24.569437 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107184    0.001323   24.570761 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320761   clock uncertainty
                                  0.000000   24.320761   clock reconvergence pessimism
                                 -0.133766   24.186996   library setup time
                                             24.186996   data required time
---------------------------------------------------------------------------------------------
                                             24.186996   data required time
                                             -9.206048   data arrival time
---------------------------------------------------------------------------------------------
                                             14.980948   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324510    0.001338    5.243505 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.208152    0.317383    5.560888 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.208487    0.004728    5.565616 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.136170    0.122193    5.687809 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.136170    0.000186    5.687994 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.387805    0.325939    6.013934 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.387823    0.001509    6.015442 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.365847    0.348288    6.363730 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.365847    0.000183    6.363913 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.230939    0.266320    6.630232 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.230939    0.000259    6.630492 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.392017    0.337143    6.967635 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.392032    0.001348    6.968983 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.147120    0.219109    7.188091 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.147120    0.000087    7.188179 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.186282    0.119849    7.308028 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.186283    0.000363    7.308392 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.392183    0.358389    7.666780 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.392183    0.000188    7.666969 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.285602    0.330173    7.997142 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.285602    0.000164    7.997306 v fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026442    0.286798    0.312371    8.309678 v fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.286806    0.000893    8.310571 v fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032922    0.238585    0.343771    8.654342 v fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.238592    0.000718    8.655059 v fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033121    0.239301    0.330194    8.985252 v fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.239306    0.000625    8.985878 v _1944_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003579    0.304955    0.213056    9.198935 ^ _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.304955    0.000068    9.199002 ^ _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.199002   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005139   24.362003 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553   24.569555 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106136    0.000538   24.570095 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320095   clock uncertainty
                                  0.000000   24.320095   clock reconvergence pessimism
                                 -0.134802   24.185293   library setup time
                                             24.185293   data required time
---------------------------------------------------------------------------------------------
                                             24.185293   data required time
                                             -9.199002   data arrival time
---------------------------------------------------------------------------------------------
                                             14.986290   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423787    0.001353    7.777804 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032090    0.369936    0.354503    8.132307 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.369938    0.000376    8.132683 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.045384    0.514834    0.417069    8.549752 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.514842    0.001134    8.550886 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031047    0.363306    0.332015    8.882902 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.363311    0.000727    8.883629 ^ _2112_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005120    0.210313    0.131082    9.014711 v _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.210313    0.000096    9.014807 v _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002974    0.278877    0.169772    9.184579 ^ _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.278877    0.000030    9.184608 ^ _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.184608   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953   24.362816 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459   24.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106098    0.001046   24.571321 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321323   clock uncertainty
                                  0.000000   24.321323   clock reconvergence pessimism
                                 -0.134346   24.186977   library setup time
                                             24.186977   data required time
---------------------------------------------------------------------------------------------
                                             24.186977   data required time
                                             -9.184608   data arrival time
---------------------------------------------------------------------------------------------
                                             15.002368   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308184    0.001049    8.096130 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024942    0.293999    0.296213    8.392344 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.293999    0.000278    8.392621 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015195    0.192445    0.234182    8.626802 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.192445    0.000302    8.627105 ^ fanout202/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022632    0.269348    0.266091    8.893196 ^ fanout202/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net202 (net)
                      0.269349    0.000358    8.893554 ^ _2157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006869    0.129185    0.091323    8.984877 v _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.129185    0.000152    8.985028 v _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003933    0.264514    0.167131    9.152160 ^ _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.264514    0.000044    9.152203 ^ _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.152203   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004590   24.361454 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196   24.567650 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104730    0.000844   24.568493 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.318495   clock uncertainty
                                  0.000000   24.318495   clock reconvergence pessimism
                                 -0.134410   24.184084   library setup time
                                             24.184084   data required time
---------------------------------------------------------------------------------------------
                                             24.184084   data required time
                                             -9.152203   data arrival time
---------------------------------------------------------------------------------------------
                                             15.031882   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423787    0.001353    7.777804 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032090    0.369936    0.354503    8.132307 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.369938    0.000376    8.132683 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.045384    0.514834    0.417069    8.549752 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.514842    0.001134    8.550886 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031047    0.363306    0.332015    8.882902 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.363309    0.000552    8.883453 ^ _2126_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008082    0.164319    0.102024    8.985477 v _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.164319    0.000187    8.985665 v _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002843    0.248404    0.168936    9.154601 ^ _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.248404    0.000028    9.154629 ^ _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.154629   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004448   24.361311 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125   24.569437 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107186    0.001528   24.570965 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320965   clock uncertainty
                                  0.000000   24.320965   clock reconvergence pessimism
                                 -0.133545   24.187420   library setup time
                                             24.187420   data required time
---------------------------------------------------------------------------------------------
                                             24.187420   data required time
                                             -9.154629   data arrival time
---------------------------------------------------------------------------------------------
                                             15.032793   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324510    0.001338    5.243505 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.208152    0.317383    5.560888 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.208487    0.004728    5.565616 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.136170    0.122193    5.687809 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.136170    0.000186    5.687994 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.387805    0.325939    6.013934 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.387823    0.001509    6.015442 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.365847    0.348288    6.363730 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.365847    0.000183    6.363913 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.230939    0.266320    6.630232 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.230939    0.000259    6.630492 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.392017    0.337143    6.967635 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.392032    0.001348    6.968983 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.147120    0.219109    7.188091 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.147120    0.000087    7.188179 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.186282    0.119849    7.308028 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.186283    0.000363    7.308392 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.392183    0.358389    7.666780 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.392183    0.000188    7.666969 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.285602    0.330173    7.997142 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.285614    0.001049    7.998191 v fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024942    0.272087    0.303171    8.301362 v fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.272088    0.000278    8.301640 v fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015195    0.178775    0.241473    8.543112 v fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.178775    0.000106    8.543218 v fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029595    0.317337    0.310763    8.853981 v fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.317340    0.000604    8.854585 v _2130_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005075    0.268927    0.235313    9.089898 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.268927    0.000052    9.089950 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003039    0.105250    0.063850    9.153800 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.105250    0.000030    9.153830 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.153830   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004448   24.361311 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125   24.569437 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107184    0.001272   24.570709 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320709   clock uncertainty
                                  0.000000   24.320709   clock reconvergence pessimism
                                 -0.131121   24.189589   library setup time
                                             24.189589   data required time
---------------------------------------------------------------------------------------------
                                             24.189589   data required time
                                             -9.153830   data arrival time
---------------------------------------------------------------------------------------------
                                             15.035758   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308184    0.001049    8.096130 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024942    0.293999    0.296213    8.392344 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.293999    0.000278    8.392621 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015195    0.192445    0.234182    8.626802 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.192445    0.000302    8.627105 ^ fanout202/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022632    0.269348    0.266091    8.893196 ^ fanout202/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net202 (net)
                      0.269348    0.000226    8.893421 ^ _2146_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005662    0.156418    0.082667    8.976089 v _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.156418    0.000110    8.976199 v _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003141    0.254031    0.168921    9.145120 ^ _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.254031    0.000032    9.145151 ^ _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.145151   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004590   24.361454 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196   24.567650 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104732    0.001181   24.568830 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.318832   clock uncertainty
                                  0.000000   24.318832   clock reconvergence pessimism
                                 -0.134226   24.184607   library setup time
                                             24.184607   data required time
---------------------------------------------------------------------------------------------
                                             24.184607   data required time
                                             -9.145151   data arrival time
---------------------------------------------------------------------------------------------
                                             15.039454   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423787    0.001353    7.777804 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032090    0.369936    0.354503    8.132307 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.369938    0.000376    8.132683 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.045384    0.514834    0.417069    8.549752 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.514842    0.001134    8.550886 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031047    0.363306    0.332015    8.882902 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.363314    0.000916    8.883818 ^ _1825_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005458    0.305711    0.091168    8.974985 v _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.305711    0.000108    8.975094 v _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003692    0.148150    0.151335    9.126429 ^ _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.148150    0.000069    9.126498 ^ _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                              9.126498   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005540   24.362404 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216899   24.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120680    0.000648   24.579950 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 -0.250000   24.329952   clock uncertainty
                                  0.000000   24.329952   clock reconvergence pessimism
                                 -0.130755   24.199198   library setup time
                                             24.199198   data required time
---------------------------------------------------------------------------------------------
                                             24.199198   data required time
                                             -9.126498   data arrival time
---------------------------------------------------------------------------------------------
                                             15.072701   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308184    0.001049    8.096130 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024942    0.293999    0.296213    8.392344 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.293999    0.000278    8.392621 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015195    0.192445    0.234182    8.626802 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.192445    0.000302    8.627105 ^ fanout202/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022632    0.269348    0.266091    8.893196 ^ fanout202/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net202 (net)
                      0.269348    0.000220    8.893416 ^ _1887_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006427    0.152275    0.088153    8.981568 v _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.152275    0.000135    8.981704 v _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004176    0.177357    0.130172    9.111876 ^ _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.177357    0.000082    9.111958 ^ _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.111958   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004590   24.361454 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196   24.567650 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104729    0.000803   24.568453 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.318453   clock uncertainty
                                  0.000000   24.318453   clock reconvergence pessimism
                                 -0.129260   24.189194   library setup time
                                             24.189194   data required time
---------------------------------------------------------------------------------------------
                                             24.189194   data required time
                                             -9.111958   data arrival time
---------------------------------------------------------------------------------------------
                                             15.077236   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423787    0.001353    7.777804 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032090    0.369936    0.354503    8.132307 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.369938    0.000376    8.132683 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.045384    0.514834    0.417069    8.549752 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.514842    0.001134    8.550886 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031047    0.363306    0.332015    8.882902 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.363306    0.000347    8.883249 ^ _1850_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005941    0.144735    0.085964    8.969213 v _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.144735    0.000069    8.969282 v _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003670    0.165462    0.124012    9.093294 ^ _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.165462    0.000070    9.093365 ^ _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.093365   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004590   24.361454 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196   24.567650 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104736    0.001624   24.569273 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.319275   clock uncertainty
                                  0.000000   24.319275   clock reconvergence pessimism
                                 -0.128032   24.191242   library setup time
                                             24.191242   data required time
---------------------------------------------------------------------------------------------
                                             24.191242   data required time
                                             -9.093365   data arrival time
---------------------------------------------------------------------------------------------
                                             15.097878   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308184    0.001049    8.096130 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024942    0.293999    0.296213    8.392344 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.294008    0.000929    8.393272 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033846    0.392042    0.340904    8.734177 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.392042    0.000226    8.734402 ^ _1893_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005657    0.234183    0.158208    8.892610 v _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.234183    0.000062    8.892672 v _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004860    0.206395    0.174802    9.067473 ^ _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.206395    0.000100    9.067574 ^ _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.067574   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206054    0.004336   24.361200 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054986    0.107080    0.208235   24.569435 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.107081    0.000478   24.569914 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.319914   clock uncertainty
                                  0.000000   24.319914   clock reconvergence pessimism
                                 -0.131687   24.188227   library setup time
                                             24.188227   data required time
---------------------------------------------------------------------------------------------
                                             24.188227   data required time
                                             -9.067574   data arrival time
---------------------------------------------------------------------------------------------
                                             15.120653   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423787    0.001353    7.777804 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032090    0.369936    0.354503    8.132307 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.369957    0.001526    8.133833 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011597    0.156539    0.222057    8.355890 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.156539    0.000136    8.356027 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032215    0.374769    0.318596    8.674623 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.374788    0.001481    8.676104 ^ _2081_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.008804    0.246291    0.155741    8.831845 v _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      0.246291    0.000209    8.832053 v _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.005217    0.341465    0.195660    9.027714 ^ _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.341465    0.000110    9.027824 ^ _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.027824   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514   24.363379 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246   24.571623 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107111    0.001000   24.572624 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.322624   clock uncertainty
                                  0.000000   24.322624   clock reconvergence pessimism
                                 -0.135239   24.187386   library setup time
                                             24.187386   data required time
---------------------------------------------------------------------------------------------
                                             24.187386   data required time
                                             -9.027824   data arrival time
---------------------------------------------------------------------------------------------
                                             15.159561   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308173    0.000164    8.095245 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026442    0.309916    0.305628    8.400874 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.309919    0.000508    8.401382 ^ fanout195/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.030828    0.356493    0.333376    8.734758 ^ fanout195/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net195 (net)
                      0.356496    0.000540    8.735298 ^ _2245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005851    0.177542    0.085138    8.820436 v _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.177542    0.000119    8.820555 v _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003903    0.263656    0.181030    9.001586 ^ _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.263656    0.000074    9.001659 ^ _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.001659   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004640   24.361504 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495   24.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113663    0.001107   24.575106 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.325106   clock uncertainty
                                  0.000000   24.325106   clock reconvergence pessimism
                                 -0.132303   24.192802   library setup time
                                             24.192802   data required time
---------------------------------------------------------------------------------------------
                                             24.192802   data required time
                                             -9.001659   data arrival time
---------------------------------------------------------------------------------------------
                                             15.191145   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308184    0.001049    8.096130 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024942    0.293999    0.296213    8.392344 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.294008    0.000929    8.393272 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033846    0.392042    0.340904    8.734177 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.392053    0.001112    8.735289 ^ _1930_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004751    0.139055    0.076622    8.811911 v _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.139055    0.000044    8.811954 v _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003878    0.260739    0.182795    8.994750 ^ _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.260739    0.000071    8.994822 ^ _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.994822   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005139   24.362003 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553   24.569555 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106137    0.000686   24.570242 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320242   clock uncertainty
                                  0.000000   24.320242   clock reconvergence pessimism
                                 -0.134014   24.186230   library setup time
                                             24.186230   data required time
---------------------------------------------------------------------------------------------
                                             24.186230   data required time
                                             -8.994822   data arrival time
---------------------------------------------------------------------------------------------
                                             15.191407   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308173    0.000164    8.095245 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026442    0.309916    0.305628    8.400874 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.309921    0.000692    8.401566 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030416    0.355730    0.320619    8.722185 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.355734    0.000652    8.722836 ^ _1879_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005930    0.140021    0.085769    8.808605 v _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.140021    0.000067    8.808672 v _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003809    0.259855    0.182544    8.991216 ^ _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.259855    0.000072    8.991288 ^ _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.991288   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206054    0.004336   24.361200 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054986    0.107080    0.208235   24.569435 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.107081    0.000719   24.570154 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320156   clock uncertainty
                                  0.000000   24.320156   clock reconvergence pessimism
                                 -0.133776   24.186380   library setup time
                                             24.186380   data required time
---------------------------------------------------------------------------------------------
                                             24.186380   data required time
                                             -8.991288   data arrival time
---------------------------------------------------------------------------------------------
                                             15.195092   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308173    0.000164    8.095245 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026442    0.309916    0.305628    8.400874 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.309919    0.000508    8.401382 ^ fanout195/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.030828    0.356493    0.333376    8.734758 ^ fanout195/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net195 (net)
                      0.356496    0.000576    8.735333 ^ _2000_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005271    0.135496    0.080573    8.815907 v _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.135496    0.000099    8.816006 v _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003276    0.252611    0.176982    8.992988 ^ _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.252611    0.000035    8.993023 ^ _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.993023   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004640   24.361504 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495   24.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113666    0.001434   24.575432 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.325434   clock uncertainty
                                  0.000000   24.325434   clock reconvergence pessimism
                                 -0.132089   24.193342   library setup time
                                             24.193342   data required time
---------------------------------------------------------------------------------------------
                                             24.193342   data required time
                                             -8.993023   data arrival time
---------------------------------------------------------------------------------------------
                                             15.200321   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308173    0.000164    8.095245 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026442    0.309916    0.305628    8.400874 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.309919    0.000508    8.401382 ^ fanout195/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.030828    0.356493    0.333376    8.734758 ^ fanout195/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net195 (net)
                      0.356495    0.000495    8.735252 ^ _2249_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005630    0.163426    0.083397    8.818650 v _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      0.163426    0.000107    8.818757 v _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003480    0.259182    0.173620    8.992377 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.259182    0.000036    8.992414 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.992414   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004640   24.361504 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495   24.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113664    0.001174   24.575172 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.325174   clock uncertainty
                                  0.000000   24.325174   clock reconvergence pessimism
                                 -0.132217   24.192957   library setup time
                                             24.192957   data required time
---------------------------------------------------------------------------------------------
                                             24.192957   data required time
                                             -8.992414   data arrival time
---------------------------------------------------------------------------------------------
                                             15.200545   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324510    0.001338    5.243505 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.208152    0.317383    5.560888 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.208487    0.004728    5.565616 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.136170    0.122193    5.687809 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.136170    0.000186    5.687994 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.387805    0.325939    6.013934 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.387823    0.001509    6.015442 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.365847    0.348288    6.363730 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.365847    0.000183    6.363913 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.230939    0.266320    6.630232 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.230939    0.000259    6.630492 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.392017    0.337143    6.967635 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.392032    0.001348    6.968983 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.147120    0.219109    7.188091 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.147120    0.000087    7.188179 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.186282    0.119849    7.308028 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.186283    0.000363    7.308392 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.392183    0.358389    7.666780 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.392183    0.000188    7.666969 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.285602    0.330173    7.997142 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.285602    0.000164    7.997306 v fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026442    0.286798    0.312371    8.309678 v fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.286801    0.000508    8.310185 v fanout195/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.030828    0.329851    0.339490    8.649676 v fanout195/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net195 (net)
                      0.329855    0.000600    8.650276 v _2238_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005090    0.165956    0.168543    8.818819 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.165956    0.000096    8.818914 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003400    0.172569    0.142839    8.961754 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.172569    0.000037    8.961791 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.961791   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004640   24.361504 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495   24.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113663    0.000977   24.574976 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.324976   clock uncertainty
                                  0.000000   24.324976   clock reconvergence pessimism
                                 -0.150569   24.174408   library setup time
                                             24.174408   data required time
---------------------------------------------------------------------------------------------
                                             24.174408   data required time
                                             -8.961791   data arrival time
---------------------------------------------------------------------------------------------
                                             15.212617   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308173    0.000164    8.095245 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026442    0.309916    0.305628    8.400874 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.309925    0.000893    8.401767 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032922    0.382169    0.335866    8.737632 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.382184    0.001366    8.738998 ^ _2213_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005063    0.139271    0.079096    8.818094 v _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.139271    0.000094    8.818189 v _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003174    0.254130    0.164120    8.982308 ^ _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.254130    0.000033    8.982342 ^ _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.982342   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960   24.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215470   24.577293 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118272    0.000727   24.578020 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.328022   clock uncertainty
                                  0.000000   24.328022   clock reconvergence pessimism
                                 -0.131031   24.196989   library setup time
                                             24.196989   data required time
---------------------------------------------------------------------------------------------
                                             24.196989   data required time
                                             -8.982342   data arrival time
---------------------------------------------------------------------------------------------
                                             15.214649   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308173    0.000164    8.095245 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026442    0.309916    0.305628    8.400874 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.309921    0.000692    8.401566 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030416    0.355730    0.320619    8.722185 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.355732    0.000442    8.722628 ^ _1985_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005565    0.137423    0.082893    8.805520 v _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.137423    0.000062    8.805582 v _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003267    0.262791    0.164308    8.969890 ^ _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.262791    0.000034    8.969924 ^ _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.969924   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206054    0.004336   24.361200 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054986    0.107080    0.208235   24.569435 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.107081    0.000629   24.570065 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320065   clock uncertainty
                                  0.000000   24.320065   clock reconvergence pessimism
                                 -0.133829   24.186235   library setup time
                                             24.186235   data required time
---------------------------------------------------------------------------------------------
                                             24.186235   data required time
                                             -8.969924   data arrival time
---------------------------------------------------------------------------------------------
                                             15.216312   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423787    0.001353    7.777804 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032090    0.369936    0.354503    8.132307 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.369957    0.001526    8.133833 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011597    0.156539    0.222057    8.355890 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.156539    0.000136    8.356027 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032215    0.374769    0.318596    8.674623 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.374787    0.001425    8.676046 ^ _2088_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007567    0.165839    0.098984    8.775031 v _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.165839    0.000166    8.775197 v _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003867    0.266953    0.177329    8.952526 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.266953    0.000074    8.952600 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.952600   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514   24.363379 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246   24.571623 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107113    0.001192   24.572815 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.322817   clock uncertainty
                                  0.000000   24.322817   clock reconvergence pessimism
                                 -0.133897   24.188919   library setup time
                                             24.188919   data required time
---------------------------------------------------------------------------------------------
                                             24.188919   data required time
                                             -8.952600   data arrival time
---------------------------------------------------------------------------------------------
                                             15.236321   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308173    0.000164    8.095245 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026442    0.309916    0.305628    8.400874 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.309921    0.000692    8.401566 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030416    0.355730    0.320619    8.722185 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.355732    0.000421    8.722606 ^ _1993_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006637    0.145241    0.091317    8.813923 v _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.145241    0.000143    8.814066 v _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003156    0.165160    0.120162    8.934228 ^ _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.165160    0.000030    8.934258 ^ _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.934258   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004640   24.361504 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495   24.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113667    0.001471   24.575470 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.325470   clock uncertainty
                                  0.000000   24.325470   clock reconvergence pessimism
                                 -0.125917   24.199553   library setup time
                                             24.199553   data required time
---------------------------------------------------------------------------------------------
                                             24.199553   data required time
                                             -8.934258   data arrival time
---------------------------------------------------------------------------------------------
                                             15.265295   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423787    0.001353    7.777804 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032090    0.369936    0.354503    8.132307 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.369957    0.001526    8.133833 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011597    0.156539    0.222057    8.355890 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.156539    0.000136    8.356027 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032215    0.374769    0.318596    8.674623 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.374785    0.001336    8.675958 ^ _2073_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007027    0.207081    0.102699    8.778657 v _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.207081    0.000148    8.778806 v _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004080    0.131332    0.128365    8.907170 ^ _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.131332    0.000080    8.907250 ^ _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.907250   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514   24.363379 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246   24.571623 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107111    0.000867   24.572491 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.322491   clock uncertainty
                                  0.000000   24.322491   clock reconvergence pessimism
                                 -0.123974   24.198517   library setup time
                                             24.198517   data required time
---------------------------------------------------------------------------------------------
                                             24.198517   data required time
                                             -8.907250   data arrival time
---------------------------------------------------------------------------------------------
                                             15.291267   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324510    0.001338    5.243505 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.208152    0.317383    5.560888 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.208487    0.004728    5.565616 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.136170    0.122193    5.687809 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.136170    0.000186    5.687994 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.387805    0.325939    6.013934 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.387823    0.001509    6.015442 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.365847    0.348288    6.363730 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.365847    0.000183    6.363913 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.230939    0.266320    6.630232 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.230939    0.000259    6.630492 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.392017    0.337143    6.967635 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.392032    0.001348    6.968983 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.147120    0.219109    7.188091 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.147120    0.000087    7.188179 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.186282    0.119849    7.308028 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.186283    0.000363    7.308392 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.392183    0.358389    7.666780 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.392183    0.000188    7.666969 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.285602    0.330173    7.997142 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.285602    0.000164    7.997306 v fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026442    0.286798    0.312371    8.309678 v fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.286806    0.000893    8.310571 v fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032922    0.238585    0.343771    8.654342 v fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.238609    0.001333    8.655675 v _2199_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002969    0.340753    0.229875    8.885550 ^ _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.340753    0.000030    8.885580 ^ _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.885580   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206152    0.005178   24.362041 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048113    0.099613    0.202339   24.564381 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.099615    0.000778   24.565159 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.315161   clock uncertainty
                                  0.000000   24.315161   clock reconvergence pessimism
                                 -0.136908   24.178253   library setup time
                                             24.178253   data required time
---------------------------------------------------------------------------------------------
                                             24.178253   data required time
                                             -8.885580   data arrival time
---------------------------------------------------------------------------------------------
                                             15.292674   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324510    0.001338    5.243505 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.208152    0.317383    5.560888 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.208487    0.004728    5.565616 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.136170    0.122193    5.687809 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.136170    0.000186    5.687994 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.387805    0.325939    6.013934 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.387823    0.001509    6.015442 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.365847    0.348288    6.363730 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.365847    0.000183    6.363913 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.230939    0.266320    6.630232 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.230939    0.000259    6.630492 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.392017    0.337143    6.967635 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.392032    0.001348    6.968983 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.147120    0.219109    7.188091 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.147120    0.000087    7.188179 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.186282    0.119849    7.308028 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.186283    0.000363    7.308392 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.392183    0.358389    7.666780 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.392197    0.001353    7.668133 v fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032090    0.342528    0.365494    8.033628 v fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.342529    0.000376    8.034003 v fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.045384    0.315850    0.410400    8.444403 v fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.315874    0.001568    8.445971 v _1833_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.009033    0.466145    0.346041    8.792011 ^ _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                                         _0198_ (net)
                      0.466145    0.000292    8.792303 ^ _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003075    0.138594    0.092728    8.885031 v _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.138594    0.000031    8.885062 v _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.885062   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807   24.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208425   24.571096 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107265    0.000513   24.571609 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321609   clock uncertainty
                                  0.000000   24.321609   clock reconvergence pessimism
                                 -0.141358   24.180252   library setup time
                                             24.180252   data required time
---------------------------------------------------------------------------------------------
                                             24.180252   data required time
                                             -8.885062   data arrival time
---------------------------------------------------------------------------------------------
                                             15.295190   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423773    0.000188    7.776640 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.308173    0.318441    8.095081 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.308173    0.000164    8.095245 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026442    0.309916    0.305628    8.400874 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.309921    0.000692    8.401566 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030416    0.355730    0.320619    8.722185 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.355735    0.000698    8.722883 ^ _1870_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005354    0.135929    0.081237    8.804120 v _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.135929    0.000057    8.804177 v _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003400    0.145075    0.088423    8.892601 ^ _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.145075    0.000062    8.892663 ^ _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.892663   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206054    0.004336   24.361200 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054986    0.107080    0.208235   24.569435 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.107082    0.000787   24.570223 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320223   clock uncertainty
                                  0.000000   24.320223   clock reconvergence pessimism
                                 -0.125392   24.194832   library setup time
                                             24.194832   data required time
---------------------------------------------------------------------------------------------
                                             24.194832   data required time
                                             -8.892663   data arrival time
---------------------------------------------------------------------------------------------
                                             15.302169   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423787    0.001353    7.777804 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032090    0.369936    0.354503    8.132307 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.369957    0.001526    8.133833 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011597    0.156539    0.222057    8.355890 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.156539    0.000136    8.356027 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032215    0.374769    0.318596    8.674623 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.374772    0.000548    8.675170 ^ _2101_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006974    0.202910    0.102341    8.777512 v _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.202910    0.000146    8.777658 v _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003012    0.120706    0.119614    8.897271 ^ _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.120706    0.000030    8.897301 ^ _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.897301   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005540   24.362404 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216899   24.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120680    0.000639   24.579943 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.329943   clock uncertainty
                                  0.000000   24.329943   clock reconvergence pessimism
                                 -0.119823   24.210121   library setup time
                                             24.210121   data required time
---------------------------------------------------------------------------------------------
                                             24.210121   data required time
                                             -8.897301   data arrival time
---------------------------------------------------------------------------------------------
                                             15.312819   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423787    0.001353    7.777804 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032090    0.369936    0.354503    8.132307 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.369938    0.000376    8.132683 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.045384    0.514834    0.417069    8.549752 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.514846    0.001410    8.551162 ^ _2119_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006394    0.174406    0.088543    8.639706 v _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.174406    0.000081    8.639786 v _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003045    0.263502    0.173479    8.813265 ^ _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.263502    0.000030    8.813295 ^ _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.813295   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953   24.362816 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459   24.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106099    0.001084   24.571360 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321360   clock uncertainty
                                  0.000000   24.321360   clock reconvergence pessimism
                                 -0.134072   24.187288   library setup time
                                             24.187288   data required time
---------------------------------------------------------------------------------------------
                                             24.187288   data required time
                                             -8.813295   data arrival time
---------------------------------------------------------------------------------------------
                                             15.373992   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423787    0.001353    7.777804 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032090    0.369936    0.354503    8.132307 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.369938    0.000376    8.132683 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.045384    0.514834    0.417069    8.549752 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.514834    0.000400    8.550152 ^ _1840_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005210    0.275036    0.083942    8.634093 v _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.275036    0.000052    8.634146 v _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005020    0.153707    0.153471    8.787617 ^ _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.153707    0.000109    8.787726 ^ _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.787726   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005540   24.362404 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216899   24.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120691    0.002027   24.581329 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.331331   clock uncertainty
                                  0.000000   24.331331   clock reconvergence pessimism
                                 -0.123130   24.208200   library setup time
                                             24.208200   data required time
---------------------------------------------------------------------------------------------
                                             24.208200   data required time
                                             -8.787726   data arrival time
---------------------------------------------------------------------------------------------
                                             15.420474   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423787    0.001353    7.777804 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032090    0.369936    0.354503    8.132307 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.369952    0.001321    8.133628 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033324    0.386650    0.341864    8.475492 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.386660    0.001118    8.476611 ^ _2067_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005612    0.144109    0.083585    8.560196 v _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      0.144109    0.000109    8.560305 v _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004683    0.274403    0.177358    8.737662 ^ _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.274403    0.000097    8.737760 ^ _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.737760   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006263   24.363127 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185   24.568312 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103181    0.000732   24.569044 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.319046   clock uncertainty
                                  0.000000   24.319046   clock reconvergence pessimism
                                 -0.134943   24.184103   library setup time
                                             24.184103   data required time
---------------------------------------------------------------------------------------------
                                             24.184103   data required time
                                             -8.737760   data arrival time
---------------------------------------------------------------------------------------------
                                             15.446343   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423787    0.001353    7.777804 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032090    0.369936    0.354503    8.132307 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.369952    0.001321    8.133628 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033324    0.386650    0.341864    8.475492 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.386652    0.000536    8.476028 ^ _1817_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006248    0.152605    0.088749    8.564777 v _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.152605    0.000130    8.564907 v _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.006036    0.197584    0.144774    8.709682 ^ _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.197584    0.000134    8.709815 ^ _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.709815   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005540   24.362404 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216899   24.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120687    0.001657   24.580959 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.330961   clock uncertainty
                                  0.000000   24.330961   clock reconvergence pessimism
                                 -0.127531   24.203430   library setup time
                                             24.203430   data required time
---------------------------------------------------------------------------------------------
                                             24.203430   data required time
                                             -8.709815   data arrival time
---------------------------------------------------------------------------------------------
                                             15.493616   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423787    0.001353    7.777804 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032090    0.369936    0.354503    8.132307 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.369952    0.001321    8.133628 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033324    0.386650    0.341864    8.475492 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.386659    0.001068    8.476561 ^ _2056_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005671    0.212370    0.092849    8.569409 v _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.212370    0.000110    8.569520 v _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003243    0.124685    0.124027    8.693546 ^ _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.124685    0.000034    8.693581 ^ _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.693581   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006263   24.363127 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185   24.568312 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103182    0.000885   24.569197 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.319199   clock uncertainty
                                  0.000000   24.319199   clock reconvergence pessimism
                                 -0.124180   24.195019   library setup time
                                             24.195019   data required time
---------------------------------------------------------------------------------------------
                                             24.195019   data required time
                                             -8.693581   data arrival time
---------------------------------------------------------------------------------------------
                                             15.501439   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423787    0.001353    7.777804 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032090    0.369936    0.354503    8.132307 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.369952    0.001321    8.133628 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033324    0.386650    0.341864    8.475492 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.386653    0.000627    8.476120 ^ _1806_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006203    0.148331    0.088408    8.564528 v _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.148331    0.000073    8.564600 v _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002856    0.166552    0.118720    8.683320 ^ _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.166552    0.000028    8.683349 ^ _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.683349   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005540   24.362404 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216899   24.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120683    0.001256   24.580559 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.330559   clock uncertainty
                                  0.000000   24.330559   clock reconvergence pessimism
                                 -0.124420   24.206141   library setup time
                                             24.206141   data required time
---------------------------------------------------------------------------------------------
                                             24.206141   data required time
                                             -8.683349   data arrival time
---------------------------------------------------------------------------------------------
                                             15.522791   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423787    0.001353    7.777804 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032090    0.369936    0.354503    8.132307 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.369957    0.001526    8.133833 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011597    0.156539    0.222057    8.355890 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.156539    0.000153    8.356043 ^ _2096_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006170    0.149981    0.082224    8.438267 v _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      0.149981    0.000128    8.438396 v _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004500    0.271565    0.177634    8.616029 ^ _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.271565    0.000093    8.616122 ^ _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.616122   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953   24.362816 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459   24.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106096    0.000346   24.570621 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320623   clock uncertainty
                                  0.000000   24.320623   clock reconvergence pessimism
                                 -0.134216   24.186407   library setup time
                                             24.186407   data required time
---------------------------------------------------------------------------------------------
                                             24.186407   data required time
                                             -8.616122   data arrival time
---------------------------------------------------------------------------------------------
                                             15.570283   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423792    0.001602    7.778054 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034982    0.404432    0.354560    8.132614 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.404438    0.000822    8.133435 ^ _2044_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007374    0.165192    0.098347    8.231783 v _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.165192    0.000163    8.231946 v _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004791    0.274064    0.184311    8.416257 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.274064    0.000099    8.416357 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.416357   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006311   24.363174 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210257   24.573433 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109918    0.000556   24.573988 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.323988   clock uncertainty
                                  0.000000   24.323988   clock reconvergence pessimism
                                 -0.133374   24.190615   library setup time
                                             24.190615   data required time
---------------------------------------------------------------------------------------------
                                             24.190615   data required time
                                             -8.416357   data arrival time
---------------------------------------------------------------------------------------------
                                             15.774259   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324510    0.001338    5.243505 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.208152    0.317383    5.560888 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.208487    0.004728    5.565616 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.136170    0.122193    5.687809 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.136170    0.000186    5.687994 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.387805    0.325939    6.013934 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.387823    0.001509    6.015442 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.365847    0.348288    6.363730 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.365847    0.000183    6.363913 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.230939    0.266320    6.630232 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.230939    0.000259    6.630492 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.392017    0.337143    6.967635 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.392032    0.001348    6.968983 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.147120    0.219109    7.188091 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.147120    0.000087    7.188179 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.186282    0.119849    7.308028 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.186283    0.000363    7.308392 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.392183    0.358389    7.666780 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.392203    0.001602    7.668383 v fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034982    0.251867    0.384450    8.052833 v fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.251871    0.000624    8.053457 v _2039_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005142    0.149893    0.148235    8.201692 ^ _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.149893    0.000096    8.201788 ^ _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004940    0.234394    0.153515    8.355304 v _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.234394    0.000099    8.355402 v _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.355402   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006311   24.363174 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210257   24.573433 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109918    0.000407   24.573839 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.323839   clock uncertainty
                                  0.000000   24.323839   clock reconvergence pessimism
                                 -0.171423   24.152416   library setup time
                                             24.152416   data required time
---------------------------------------------------------------------------------------------
                                             24.152416   data required time
                                             -8.355402   data arrival time
---------------------------------------------------------------------------------------------
                                             15.797014   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423792    0.001602    7.778054 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034982    0.404432    0.354560    8.132614 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.404436    0.000707    8.133321 ^ _2032_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.004106    0.077992    0.254989    8.388309 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.077992    0.000079    8.388389 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.388389   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299   24.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206796   24.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105288    0.000357   24.570316 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320316   clock uncertainty
                                  0.000000   24.320316   clock reconvergence pessimism
                                 -0.123254   24.197063   library setup time
                                             24.197063   data required time
---------------------------------------------------------------------------------------------
                                             24.197063   data required time
                                             -8.388389   data arrival time
---------------------------------------------------------------------------------------------
                                             15.808674   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000087    7.207157 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.291662    0.198594    7.405751 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.291662    0.000363    7.406115 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.423773    0.370337    7.776452 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.423792    0.001602    7.778054 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034982    0.404432    0.354560    8.132614 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.404441    0.001029    8.133643 ^ _2051_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004648    0.140855    0.075810    8.209454 v _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.140855    0.000086    8.209540 v _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003233    0.156210    0.132010    8.341550 ^ _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.156210    0.000034    8.341583 ^ _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.341583   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006311   24.363174 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210257   24.573433 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109919    0.000700   24.574131 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.324133   clock uncertainty
                                  0.000000   24.324133   clock reconvergence pessimism
                                 -0.125877   24.198256   library setup time
                                             24.198256   data required time
---------------------------------------------------------------------------------------------
                                             24.198256   data required time
                                             -8.341583   data arrival time
---------------------------------------------------------------------------------------------
                                             15.856671   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113663    0.001089    0.575088 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006059    0.104643    0.463089    1.038177 ^ _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net100 (net)
                      0.104643    0.000124    1.038301 ^ fanout302/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020658    0.248213    0.238095    1.276396 ^ fanout302/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net302 (net)
                      0.248215    0.000354    1.276749 ^ fanout301/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022168    0.264507    0.271477    1.548226 ^ fanout301/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net301 (net)
                      0.264511    0.000581    1.548808 ^ fanout300/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027142    0.317286    0.304679    1.853486 ^ fanout300/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net300 (net)
                      0.317290    0.000654    1.854141 ^ fanout299/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010604    0.145668    0.208964    2.063104 ^ fanout299/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net299 (net)
                      0.145668    0.000249    2.063353 ^ fanout298/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020577    0.247503    0.244960    2.308313 ^ fanout298/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net298 (net)
                      0.247505    0.000353    2.308666 ^ output100/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073427    0.220974    0.301163    2.609829 ^ output100/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         pll_out (net)
                      0.220984    0.000814    2.610644 ^ pll_out (out)
                                              2.610644   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.610644   data arrival time
---------------------------------------------------------------------------------------------
                                             16.339355   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358486    0.000218    6.036776 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020000    0.224811    0.286406    6.323182 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.224817    0.000621    6.323803 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029423    0.315686    0.319782    6.643586 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.315691    0.000723    6.644309 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038006    0.269523    0.373152    7.017461 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.269535    0.001003    7.018463 v fanout330/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.033654    0.357520    0.353609    7.372073 v fanout330/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net330 (net)
                      0.357522    0.000400    7.372472 v fanout328/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027047    0.205004    0.341965    7.714437 v fanout328/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net328 (net)
                      0.205009    0.000560    7.714997 v _1304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003026    0.140303    0.127985    7.842982 ^ _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.140303    0.000031    7.843013 ^ _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.843013   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004590   24.361454 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196   24.567650 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104736    0.001615   24.569265 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.319265   clock uncertainty
                                  0.000000   24.319265   clock reconvergence pessimism
                                 -0.125439   24.193827   library setup time
                                             24.193827   data required time
---------------------------------------------------------------------------------------------
                                             24.193827   data required time
                                             -7.843013   data arrival time
---------------------------------------------------------------------------------------------
                                             16.350815   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338710    0.001389    6.396792 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032604    0.347325    0.359064    6.755857 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.347333    0.000967    6.756824 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032666    0.237820    0.361465    7.118289 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.237823    0.000434    7.118723 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036064    0.256601    0.341379    7.460102 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.256628    0.001459    7.461561 v _1767_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.013848    0.221361    0.194452    7.656014 ^ _1767_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1141_ (net)
                      0.221361    0.000165    7.656179 ^ _1769_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004309    0.107337    0.079572    7.735751 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.107337    0.000085    7.735836 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.735836   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006263   24.363127 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185   24.568312 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103182    0.000803   24.569115 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.319117   clock uncertainty
                                  0.000000   24.319117   clock reconvergence pessimism
                                 -0.132573   24.186543   library setup time
                                             24.186543   data required time
---------------------------------------------------------------------------------------------
                                             24.186543   data required time
                                             -7.735836   data arrival time
---------------------------------------------------------------------------------------------
                                             16.450706   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338710    0.001389    6.396792 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032604    0.347325    0.359064    6.755857 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.347333    0.000967    6.756824 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032666    0.237820    0.361465    7.118289 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.237823    0.000434    7.118723 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036064    0.256601    0.341379    7.460102 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.256635    0.001655    7.461757 v _1764_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012899    0.211438    0.187908    7.649665 ^ _1764_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1139_ (net)
                      0.211438    0.000210    7.649875 ^ _1766_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003719    0.100637    0.074357    7.724231 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.100637    0.000072    7.724303 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.724303   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006263   24.363127 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185   24.568312 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103182    0.000888   24.569201 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.319202   clock uncertainty
                                  0.000000   24.319202   clock reconvergence pessimism
                                 -0.130517   24.188686   library setup time
                                             24.188686   data required time
---------------------------------------------------------------------------------------------
                                             24.188686   data required time
                                             -7.724303   data arrival time
---------------------------------------------------------------------------------------------
                                             16.464382   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358486    0.000218    6.036776 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020000    0.224811    0.286406    6.323182 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.224817    0.000621    6.323803 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029423    0.315686    0.319782    6.643586 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.315691    0.000723    6.644309 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038006    0.269523    0.373152    7.017461 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.269535    0.001003    7.018463 v fanout330/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.033654    0.357520    0.353609    7.372073 v fanout330/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net330 (net)
                      0.357526    0.000844    7.372917 v fanout329/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011807    0.150007    0.236005    7.608922 v fanout329/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net329 (net)
                      0.150007    0.000163    7.609084 v _1319_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003136    0.148526    0.112792    7.721876 ^ _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.148526    0.000030    7.721906 ^ _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.721906   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004448   24.361311 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125   24.569437 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107179    0.000275   24.569712 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.319714   clock uncertainty
                                  0.000000   24.319714   clock reconvergence pessimism
                                 -0.125724   24.193989   library setup time
                                             24.193989   data required time
---------------------------------------------------------------------------------------------
                                             24.193989   data required time
                                             -7.721906   data arrival time
---------------------------------------------------------------------------------------------
                                             16.472082   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214207    0.000597    6.672442 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031692    0.338006    0.331426    7.003868 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.338014    0.000932    7.004800 v fanout311/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028630    0.213946    0.342375    7.347175 v fanout311/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net311 (net)
                      0.213954    0.000732    7.347907 v _1762_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011146    0.190660    0.164443    7.512350 ^ _1762_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1138_ (net)
                      0.190660    0.000113    7.512463 ^ _1763_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003425    0.137257    0.103446    7.615909 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.137257    0.000036    7.615945 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.615945   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006311   24.363174 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210257   24.573433 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109919    0.000671   24.574104 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.324104   clock uncertainty
                                  0.000000   24.324104   clock reconvergence pessimism
                                 -0.140421   24.183683   library setup time
                                             24.183683   data required time
---------------------------------------------------------------------------------------------
                                             24.183683   data required time
                                             -7.615945   data arrival time
---------------------------------------------------------------------------------------------
                                             16.567738   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214207    0.000597    6.672442 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031692    0.338006    0.331426    7.003868 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.338012    0.000831    7.004699 v fanout312/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017639    0.202442    0.268296    7.272995 v fanout312/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net312 (net)
                      0.202443    0.000242    7.273237 v _1198_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004849    0.214553    0.181909    7.455146 ^ _1198_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0614_ (net)
                      0.214553    0.000047    7.455193 ^ _1200_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002963    0.173424    0.143063    7.598257 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.173424    0.000029    7.598286 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.598286   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299   24.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206796   24.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105289    0.000680   24.570639 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320641   clock uncertainty
                                  0.000000   24.320641   clock reconvergence pessimism
                                 -0.152451   24.168190   library setup time
                                             24.168190   data required time
---------------------------------------------------------------------------------------------
                                             24.168190   data required time
                                             -7.598286   data arrival time
---------------------------------------------------------------------------------------------
                                             16.569902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243549    0.001525    6.998824 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029589    0.218257    0.317532    7.316356 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.218260    0.000492    7.316848 v _1755_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005905    0.143464    0.128783    7.445631 ^ _1755_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1134_ (net)
                      0.143464    0.000068    7.445699 ^ _1756_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009490    0.202525    0.136579    7.582278 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.202525    0.000133    7.582411 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.582411   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807   24.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208425   24.571096 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107265    0.000481   24.571577 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321579   clock uncertainty
                                  0.000000   24.321579   clock reconvergence pessimism
                                 -0.161018   24.160561   library setup time
                                             24.160561   data required time
---------------------------------------------------------------------------------------------
                                             24.160561   data required time
                                             -7.582411   data arrival time
---------------------------------------------------------------------------------------------
                                             16.578150   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338710    0.001389    6.396792 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032604    0.347325    0.359064    6.755857 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.347333    0.000967    6.756824 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032666    0.237820    0.361465    7.118289 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.237823    0.000434    7.118723 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036064    0.256601    0.341379    7.460102 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.256631    0.001554    7.461657 v _1230_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003081    0.149481    0.142689    7.604346 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.149481    0.000030    7.604376 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.604376   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006263   24.363127 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185   24.568312 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103182    0.000862   24.569174 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.319176   clock uncertainty
                                  0.000000   24.319176   clock reconvergence pessimism
                                 -0.126743   24.192432   library setup time
                                             24.192432   data required time
---------------------------------------------------------------------------------------------
                                             24.192432   data required time
                                             -7.604376   data arrival time
---------------------------------------------------------------------------------------------
                                             16.588057   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214207    0.000597    6.672442 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031692    0.338006    0.331426    7.003868 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.338014    0.000932    7.004800 v fanout311/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028630    0.213946    0.342375    7.347175 v fanout311/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net311 (net)
                      0.213948    0.000394    7.347569 v _1759_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011482    0.196529    0.166636    7.514205 ^ _1759_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1136_ (net)
                      0.196530    0.000257    7.514461 ^ _1761_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002985    0.091774    0.067764    7.582226 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.091774    0.000030    7.582256 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.582256   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006311   24.363174 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210257   24.573433 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109918    0.000327   24.573759 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.323759   clock uncertainty
                                  0.000000   24.323759   clock reconvergence pessimism
                                 -0.126501   24.197258   library setup time
                                             24.197258   data required time
---------------------------------------------------------------------------------------------
                                             24.197258   data required time
                                             -7.582256   data arrival time
---------------------------------------------------------------------------------------------
                                             16.615002   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214207    0.000597    6.672442 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031692    0.338006    0.331426    7.003868 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.338012    0.000831    7.004699 v fanout312/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017639    0.202442    0.268296    7.272995 v fanout312/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net312 (net)
                      0.202445    0.000427    7.273422 v _1757_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.013207    0.216398    0.174918    7.448339 ^ _1757_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1135_ (net)
                      0.216398    0.000225    7.448564 ^ _1758_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    0.135798    0.109153    7.557717 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.135798    0.000077    7.557795 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.557795   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006311   24.363174 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210257   24.573433 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109918    0.000394   24.573826 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.323828   clock uncertainty
                                  0.000000   24.323828   clock reconvergence pessimism
                                 -0.139972   24.183855   library setup time
                                             24.183855   data required time
---------------------------------------------------------------------------------------------
                                             24.183855   data required time
                                             -7.557795   data arrival time
---------------------------------------------------------------------------------------------
                                             16.626060   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000099    7.207168 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011116    0.321502    0.237124    7.444292 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.321502    0.000209    7.444501 ^ _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003539    0.116248    0.088166    7.532667 v _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.116248    0.000038    7.532705 v _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.532705   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807   24.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208425   24.571096 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107265    0.000465   24.571562 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321562   clock uncertainty
                                  0.000000   24.321562   clock reconvergence pessimism
                                 -0.134487   24.187077   library setup time
                                             24.187077   data required time
---------------------------------------------------------------------------------------------
                                             24.187077   data required time
                                             -7.532705   data arrival time
---------------------------------------------------------------------------------------------
                                             16.654371   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243549    0.001525    6.998824 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029589    0.218257    0.317532    7.316356 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.218259    0.000378    7.316734 v _1197_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004523    0.255792    0.183786    7.500520 ^ _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.255792    0.000090    7.500610 ^ _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.500610   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807   24.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208425   24.571096 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107266    0.000835   24.571932 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321932   clock uncertainty
                                  0.000000   24.321932   clock reconvergence pessimism
                                 -0.133659   24.188272   library setup time
                                             24.188272   data required time
---------------------------------------------------------------------------------------------
                                             24.188272   data required time
                                             -7.500610   data arrival time
---------------------------------------------------------------------------------------------
                                             16.687662   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243542    0.001347    6.998646 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.136197    0.208423    7.207069 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.136197    0.000099    7.207168 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011116    0.321502    0.237124    7.444292 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.321502    0.000201    7.444493 ^ _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.444493   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807   24.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208425   24.571096 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107265    0.000352   24.571447 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321449   clock uncertainty
                                  0.000000   24.321449   clock reconvergence pessimism
                                 -0.134846   24.186604   library setup time
                                             24.186604   data required time
---------------------------------------------------------------------------------------------
                                             24.186604   data required time
                                             -7.444493   data arrival time
---------------------------------------------------------------------------------------------
                                             16.742111   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243549    0.001525    6.998824 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029589    0.218257    0.317532    7.316356 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.218258    0.000356    7.316712 v _2003_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003137    0.150572    0.133114    7.449825 ^ _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.150572    0.000032    7.449857 ^ _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.449857   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807   24.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208425   24.571096 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107266    0.000673   24.571770 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321770   clock uncertainty
                                  0.000000   24.321770   clock reconvergence pessimism
                                 -0.125913   24.195856   library setup time
                                             24.195856   data required time
---------------------------------------------------------------------------------------------
                                             24.195856   data required time
                                             -7.449857   data arrival time
---------------------------------------------------------------------------------------------
                                             16.745998   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358486    0.000218    6.036776 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020000    0.224811    0.286406    6.323182 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.224811    0.000111    6.323293 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.046474    0.322016    0.378653    6.701946 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.322039    0.001544    6.703490 v fanout324/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038458    0.272486    0.377163    7.080653 v fanout324/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net324 (net)
                      0.272487    0.000385    7.081038 v _1418_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003384    0.158987    0.150323    7.231360 ^ _1418_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0800_ (net)
                      0.158987    0.000034    7.231394 ^ _1419_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004558    0.095643    0.180943    7.412337 ^ _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.095643    0.000086    7.412423 ^ _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.412423   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004640   24.361504 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495   24.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113663    0.001091   24.575089 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.325090   clock uncertainty
                                  0.000000   24.325090   clock reconvergence pessimism
                                 -0.118545   24.206545   library setup time
                                             24.206545   data required time
---------------------------------------------------------------------------------------------
                                             24.206545   data required time
                                             -7.412423   data arrival time
---------------------------------------------------------------------------------------------
                                             16.794123   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558741    0.001093    5.708624 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.410735    0.360467    6.069092 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.410735    0.000268    6.069360 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025239    0.297750    0.311216    6.380576 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.297753    0.000529    6.381105 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035612    0.410864    0.352139    6.733244 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.410864    0.000264    6.733508 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024048    0.285264    0.303975    7.037482 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.285264    0.000178    7.037661 ^ _1210_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005640    0.235396    0.121659    7.159319 v _1210_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0621_ (net)
                      0.235396    0.000065    7.159385 v _1211_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003347    0.202700    0.171740    7.331124 ^ _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.202700    0.000036    7.331161 ^ _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.331161   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299   24.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206796   24.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105290    0.000931   24.570890 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320890   clock uncertainty
                                  0.000000   24.320890   clock reconvergence pessimism
                                 -0.131737   24.189152   library setup time
                                             24.189152   data required time
---------------------------------------------------------------------------------------------
                                             24.189152   data required time
                                             -7.331161   data arrival time
---------------------------------------------------------------------------------------------
                                             16.857992   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558741    0.001093    5.708624 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.410735    0.360467    6.069092 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.410735    0.000268    6.069360 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025239    0.297750    0.311216    6.380576 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.297753    0.000529    6.381105 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035612    0.410864    0.352139    6.733244 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.410864    0.000264    6.733508 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024048    0.285264    0.303975    7.037482 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.285264    0.000177    7.037660 ^ _1206_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005537    0.155611    0.121011    7.158671 v _1206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0618_ (net)
                      0.155611    0.000063    7.158733 v _1207_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003816    0.193893    0.163046    7.321779 ^ _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.193893    0.000041    7.321820 ^ _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.321820   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299   24.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206796   24.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105290    0.001013   24.570972 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320972   clock uncertainty
                                  0.000000   24.320972   clock reconvergence pessimism
                                 -0.130830   24.190142   library setup time
                                             24.190142   data required time
---------------------------------------------------------------------------------------------
                                             24.190142   data required time
                                             -7.321820   data arrival time
---------------------------------------------------------------------------------------------
                                             16.868322   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358486    0.000218    6.036776 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020000    0.224811    0.286406    6.323182 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.224811    0.000111    6.323293 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.046474    0.322016    0.378653    6.701946 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.322022    0.000791    6.702737 v fanout326/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037069    0.263768    0.371552    7.074289 v fanout326/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net326 (net)
                      0.263771    0.000452    7.074740 v _1392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006661    0.207089    0.183186    7.257927 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.207089    0.000153    7.258080 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.258080   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206152    0.005178   24.362041 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048113    0.099613    0.202339   24.564381 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.099616    0.000947   24.565329 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.315329   clock uncertainty
                                  0.000000   24.315329   clock reconvergence pessimism
                                 -0.133574   24.181755   library setup time
                                             24.181755   data required time
---------------------------------------------------------------------------------------------
                                             24.181755   data required time
                                             -7.258080   data arrival time
---------------------------------------------------------------------------------------------
                                             16.923676   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338710    0.001389    6.396792 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032604    0.347325    0.359064    6.755857 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.347333    0.000967    6.756824 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032666    0.237820    0.361465    7.118289 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.237831    0.000920    7.119208 v _1269_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002856    0.142870    0.135254    7.254463 ^ _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.142870    0.000028    7.254490 ^ _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.254490   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953   24.362816 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459   24.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106097    0.000757   24.571032 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321033   clock uncertainty
                                  0.000000   24.321033   clock reconvergence pessimism
                                 -0.125391   24.195642   library setup time
                                             24.195642   data required time
---------------------------------------------------------------------------------------------
                                             24.195642   data required time
                                             -7.254490   data arrival time
---------------------------------------------------------------------------------------------
                                             16.941151   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558741    0.001093    5.708624 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.410735    0.360467    6.069092 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.410735    0.000268    6.069360 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025239    0.297750    0.311216    6.380576 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.297753    0.000529    6.381105 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035612    0.410864    0.352139    6.733244 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.410864    0.000264    6.733508 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024048    0.285264    0.303975    7.037482 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.285265    0.000334    7.037816 ^ _1796_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002963    0.081701    0.194628    7.232444 ^ _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.081701    0.000029    7.232473 ^ _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.232473   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299   24.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206796   24.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105292    0.001187   24.571146 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321146   clock uncertainty
                                  0.000000   24.321146   clock reconvergence pessimism
                                 -0.118076   24.203070   library setup time
                                             24.203070   data required time
---------------------------------------------------------------------------------------------
                                             24.203070   data required time
                                             -7.232473   data arrival time
---------------------------------------------------------------------------------------------
                                             16.970598   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558741    0.001093    5.708624 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.410735    0.360467    6.069092 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.410735    0.000268    6.069360 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025239    0.297750    0.311216    6.380576 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.297753    0.000529    6.381105 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035612    0.410864    0.352139    6.733244 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.410864    0.000264    6.733508 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024048    0.285264    0.303975    7.037482 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.285265    0.000296    7.037778 ^ _1797_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002860    0.080714    0.193945    7.231724 ^ _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.080714    0.000028    7.231751 ^ _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.231751   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299   24.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206796   24.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105291    0.001116   24.571075 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321075   clock uncertainty
                                  0.000000   24.321075   clock reconvergence pessimism
                                 -0.117910   24.203165   library setup time
                                             24.203165   data required time
---------------------------------------------------------------------------------------------
                                             24.203165   data required time
                                             -7.231751   data arrival time
---------------------------------------------------------------------------------------------
                                             16.971413   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358486    0.000218    6.036776 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020000    0.224811    0.286406    6.323182 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.224817    0.000621    6.323803 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029423    0.315686    0.319782    6.643586 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.315688    0.000422    6.644008 v fanout332/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038854    0.274806    0.376446    7.020454 v fanout332/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net332 (net)
                      0.274806    0.000208    7.020662 v _1383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003589    0.160252    0.153269    7.173931 ^ _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.160252    0.000039    7.173970 ^ _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.173970   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206152    0.005178   24.362041 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048113    0.099613    0.202339   24.564381 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.099616    0.000922   24.565304 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.315304   clock uncertainty
                                  0.000000   24.315304   clock reconvergence pessimism
                                 -0.128703   24.186602   library setup time
                                             24.186602   data required time
---------------------------------------------------------------------------------------------
                                             24.186602   data required time
                                             -7.173970   data arrival time
---------------------------------------------------------------------------------------------
                                             17.012632   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358486    0.000218    6.036776 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020000    0.224811    0.286406    6.323182 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.224811    0.000111    6.323293 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.046474    0.322016    0.378653    6.701946 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.322016    0.000239    6.702185 v fanout325/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032121    0.234328    0.351688    7.053873 v fanout325/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net325 (net)
                      0.234333    0.000566    7.054439 v _1412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003061    0.145422    0.136585    7.191023 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.145422    0.000030    7.191053 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.191053   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960   24.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215470   24.577293 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118272    0.000695   24.577988 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.327990   clock uncertainty
                                  0.000000   24.327990   clock reconvergence pessimism
                                 -0.122855   24.205135   library setup time
                                             24.205135   data required time
---------------------------------------------------------------------------------------------
                                             24.205135   data required time
                                             -7.191053   data arrival time
---------------------------------------------------------------------------------------------
                                             17.014082   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358486    0.000218    6.036776 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020000    0.224811    0.286406    6.323182 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.224811    0.000111    6.323293 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.046474    0.322016    0.378653    6.701946 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.322016    0.000239    6.702185 v fanout325/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032121    0.234328    0.351688    7.053873 v fanout325/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net325 (net)
                      0.234331    0.000409    7.054281 v _1399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003092    0.145900    0.136926    7.191207 ^ _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.145900    0.000031    7.191238 ^ _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.191238   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960   24.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215470   24.577293 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118277    0.001570   24.578863 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.328865   clock uncertainty
                                  0.000000   24.328865   clock reconvergence pessimism
                                 -0.122902   24.205963   library setup time
                                             24.205963   data required time
---------------------------------------------------------------------------------------------
                                             24.205963   data required time
                                             -7.191238   data arrival time
---------------------------------------------------------------------------------------------
                                             17.014725   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358486    0.000218    6.036776 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020000    0.224811    0.286406    6.323182 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.224811    0.000111    6.323293 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.046474    0.322016    0.378653    6.701946 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.322016    0.000239    6.702185 v fanout325/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032121    0.234328    0.351688    7.053873 v fanout325/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net325 (net)
                      0.234330    0.000395    7.054267 v _1407_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002876    0.142586    0.134558    7.188825 ^ _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.142586    0.000028    7.188854 ^ _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.188854   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960   24.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215470   24.577293 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118279    0.001672   24.578966 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.328966   clock uncertainty
                                  0.000000   24.328966   clock reconvergence pessimism
                                 -0.122568   24.206398   library setup time
                                             24.206398   data required time
---------------------------------------------------------------------------------------------
                                             24.206398   data required time
                                             -7.188854   data arrival time
---------------------------------------------------------------------------------------------
                                             17.017544   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214207    0.000597    6.672442 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031692    0.338006    0.331426    7.003868 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.338009    0.000535    7.004403 v _1776_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003240    0.165566    0.166084    7.170486 ^ _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.165566    0.000058    7.170544 ^ _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.170544   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299   24.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206796   24.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105289    0.000727   24.570686 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320686   clock uncertainty
                                  0.000000   24.320686   clock reconvergence pessimism
                                 -0.127914   24.192774   library setup time
                                             24.192774   data required time
---------------------------------------------------------------------------------------------
                                             24.192774   data required time
                                             -7.170544   data arrival time
---------------------------------------------------------------------------------------------
                                             17.022228   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358486    0.000218    6.036776 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020000    0.224811    0.286406    6.323182 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.224817    0.000621    6.323803 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029423    0.315686    0.319782    6.643586 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.315691    0.000723    6.644309 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038006    0.269523    0.373152    7.017461 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.269537    0.001080    7.018541 v _1336_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003211    0.153640    0.147576    7.166117 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.153640    0.000032    7.166150 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.166150   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004590   24.361454 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196   24.567650 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104729    0.000666   24.568316 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.318317   clock uncertainty
                                  0.000000   24.318317   clock reconvergence pessimism
                                 -0.126815   24.191502   library setup time
                                             24.191502   data required time
---------------------------------------------------------------------------------------------
                                             24.191502   data required time
                                             -7.166150   data arrival time
---------------------------------------------------------------------------------------------
                                             17.025351   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338692    0.000183    6.395586 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.214202    0.276259    6.671845 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.214203    0.000259    6.672105 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.243519    0.325194    6.997299 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.243555    0.001680    6.998979 v _1202_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002914    0.218276    0.169223    7.168202 ^ _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.218276    0.000029    7.168231 ^ _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.168231   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005926   24.362789 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211736   24.574526 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112649    0.002292   24.576818 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.326818   clock uncertainty
                                  0.000000   24.326818   clock reconvergence pessimism
                                 -0.131556   24.195263   library setup time
                                             24.195263   data required time
---------------------------------------------------------------------------------------------
                                             24.195263   data required time
                                             -7.168231   data arrival time
---------------------------------------------------------------------------------------------
                                             17.027033   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104730    0.000843    0.568495 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004833    0.093188    0.453615    1.022110 ^ _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.093188    0.000056    1.022166 ^ fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016185    0.201476    0.208104    1.230269 ^ fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.201476    0.000228    1.230497 ^ fanout247/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027487    0.324585    0.295033    1.525530 ^ fanout247/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net247 (net)
                      0.324587    0.000427    1.525958 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074489    0.224022    0.317653    1.843611 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[18] (net)
                      0.224035    0.000957    1.844568 ^ debug_dco_word[18] (out)
                                              1.844568   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.844568   data arrival time
---------------------------------------------------------------------------------------------
                                             17.105433   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558741    0.001093    5.708624 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.410735    0.360467    6.069092 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.410743    0.000993    6.070085 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035919    0.414385    0.360164    6.430249 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.414391    0.000884    6.431134 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026550    0.311529    0.319559    6.750693 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.311534    0.000719    6.751411 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009666    0.169473    0.124619    6.876029 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.169473    0.000165    6.876194 v _2285_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005548    0.224540    0.183725    7.059919 ^ _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.224540    0.000118    7.060037 ^ _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.060037   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005926   24.362789 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211736   24.574526 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112634    0.000995   24.575521 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.325521   clock uncertainty
                                  0.000000   24.325521   clock reconvergence pessimism
                                 -0.131797   24.193726   library setup time
                                             24.193726   data required time
---------------------------------------------------------------------------------------------
                                             24.193726   data required time
                                             -7.060037   data arrival time
---------------------------------------------------------------------------------------------
                                             17.133688   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558734    0.000396    5.707927 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031234    0.361684    0.362806    6.070733 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.361687    0.000647    6.071381 ^ fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.041119    0.469121    0.389252    6.460632 ^ fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      0.469125    0.000819    6.461451 ^ fanout344/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020561    0.249043    0.288060    6.749511 ^ fanout344/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net344 (net)
                      0.249043    0.000166    6.749677 ^ _1263_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004776    0.198577    0.114900    6.864577 v _1263_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0665_ (net)
                      0.198577    0.000090    6.864667 v _1264_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005613    0.235471    0.189232    7.053899 ^ _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.235471    0.000121    7.054020 ^ _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.054020   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514   24.363379 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246   24.571623 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107109    0.000346   24.571970 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321970   clock uncertainty
                                  0.000000   24.321970   clock reconvergence pessimism
                                 -0.133330   24.188641   library setup time
                                             24.188641   data required time
---------------------------------------------------------------------------------------------
                                             24.188641   data required time
                                             -7.054020   data arrival time
---------------------------------------------------------------------------------------------
                                             17.134621   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558741    0.001093    5.708624 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.410735    0.360467    6.069092 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.410743    0.000993    6.070085 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035919    0.414385    0.360164    6.430249 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.414391    0.000884    6.431134 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026550    0.311529    0.319559    6.750693 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.311534    0.000719    6.751411 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009666    0.169473    0.124619    6.876029 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.169473    0.000176    6.876206 v _2029_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004503    0.211305    0.172685    7.048891 ^ _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.211305    0.000093    7.048984 ^ _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.048984   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005926   24.362789 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211736   24.574526 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112634    0.000950   24.575476 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.325478   clock uncertainty
                                  0.000000   24.325478   clock reconvergence pessimism
                                 -0.130851   24.194628   library setup time
                                             24.194628   data required time
---------------------------------------------------------------------------------------------
                                             24.194628   data required time
                                             -7.048984   data arrival time
---------------------------------------------------------------------------------------------
                                             17.145643   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.332020    0.004735    5.577276 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.157353    0.127843    5.705119 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.157353    0.000186    5.705305 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.358486    0.331253    6.036558 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.358505    0.001509    6.038067 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.338692    0.357337    6.395404 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.338710    0.001389    6.396792 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032604    0.347325    0.359064    6.755857 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.347349    0.001668    6.757525 v _1770_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011713    0.212432    0.203887    6.961411 ^ _1770_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0153_ (net)
                      0.212432    0.000103    6.961514 ^ _1772_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004796    0.109206    0.082403    7.043917 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.109206    0.000094    7.044011 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.044011   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514   24.363379 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246   24.571623 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107109    0.000405   24.572029 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.322029   clock uncertainty
                                  0.000000   24.322029   clock reconvergence pessimism
                                 -0.132353   24.189676   library setup time
                                             24.189676   data required time
---------------------------------------------------------------------------------------------
                                             24.189676   data required time
                                             -7.044011   data arrival time
---------------------------------------------------------------------------------------------
                                             17.145664   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558741    0.001093    5.708624 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.410735    0.360467    6.069092 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.410743    0.000993    6.070085 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035919    0.414385    0.360164    6.430249 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.414391    0.000884    6.431134 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026550    0.311529    0.319559    6.750693 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.311531    0.000436    6.751129 ^ _2014_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004754    0.199515    0.116801    6.867930 v _2014_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0357_ (net)
                      0.199515    0.000091    6.868021 v _2015_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003064    0.184944    0.162502    7.030523 ^ _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.184944    0.000031    7.030553 ^ _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.030553   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807   24.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208425   24.571096 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107265    0.000405   24.571501 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321503   clock uncertainty
                                  0.000000   24.321503   clock reconvergence pessimism
                                 -0.129441   24.192060   library setup time
                                             24.192060   data required time
---------------------------------------------------------------------------------------------
                                             24.192060   data required time
                                             -7.030553   data arrival time
---------------------------------------------------------------------------------------------
                                             17.161509   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105291    0.001038    0.570998 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011317    0.156559    0.493869    1.064867 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.156559    0.000094    1.064961 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022061    0.263264    0.256206    1.321167 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.263265    0.000349    1.321515 ^ _2440_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006521    0.104400    0.176422    1.497938 ^ _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net67 (net)
                      0.104400    0.000123    1.498061 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.077020    0.228653    0.275109    1.773170 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[0] (net)
                      0.228701    0.001820    1.774990 ^ debug_dco_word[0] (out)
                                              1.774990   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.774990   data arrival time
---------------------------------------------------------------------------------------------
                                             17.175011   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558734    0.000396    5.707927 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031234    0.361684    0.362806    6.070733 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.361687    0.000647    6.071381 ^ fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.041119    0.469121    0.389252    6.460632 ^ fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      0.469125    0.000819    6.461451 ^ fanout344/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020561    0.249043    0.288060    6.749511 ^ fanout344/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net344 (net)
                      0.249044    0.000461    6.749973 ^ _1773_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003577    0.075414    0.245427    6.995400 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.075414    0.000068    6.995468 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.995468   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953   24.362816 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459   24.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106097    0.000782   24.571056 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321058   clock uncertainty
                                  0.000000   24.321058   clock reconvergence pessimism
                                 -0.122328   24.198730   library setup time
                                             24.198730   data required time
---------------------------------------------------------------------------------------------
                                             24.198730   data required time
                                             -6.995468   data arrival time
---------------------------------------------------------------------------------------------
                                             17.203264   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558741    0.001093    5.708624 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.410735    0.360467    6.069092 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.410746    0.001190    6.070282 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028177    0.328589    0.329109    6.399391 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.328602    0.001149    6.400539 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011235    0.173639    0.121128    6.521667 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.173639    0.000198    6.521865 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024123    0.263404    0.276335    6.798200 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.263406    0.000375    6.798575 v _1787_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003614    0.228489    0.185405    6.983981 ^ _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.228489    0.000069    6.984050 ^ _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.984050   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005926   24.362789 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211736   24.574526 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112642    0.001844   24.576370 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.326370   clock uncertainty
                                  0.000000   24.326370   clock reconvergence pessimism
                                 -0.131870   24.194502   library setup time
                                             24.194502   data required time
---------------------------------------------------------------------------------------------
                                             24.194502   data required time
                                             -6.984050   data arrival time
---------------------------------------------------------------------------------------------
                                             17.210451   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558741    0.001093    5.708624 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.410735    0.360467    6.069092 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.410735    0.000268    6.069360 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025239    0.297750    0.311216    6.380576 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.297753    0.000529    6.381105 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035612    0.410864    0.352139    6.733244 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.410868    0.000723    6.733966 ^ _1777_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003607    0.075659    0.252823    6.986789 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.075659    0.000067    6.986856 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.986856   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299   24.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206796   24.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105291    0.001037   24.570997 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320997   clock uncertainty
                                  0.000000   24.320997   clock reconvergence pessimism
                                 -0.122550   24.198446   library setup time
                                             24.198446   data required time
---------------------------------------------------------------------------------------------
                                             24.198446   data required time
                                             -6.986856   data arrival time
---------------------------------------------------------------------------------------------
                                             17.211592   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558741    0.001093    5.708624 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.410735    0.360467    6.069092 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.410746    0.001190    6.070282 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028177    0.328589    0.329109    6.399391 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.328602    0.001149    6.400539 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011235    0.173639    0.121128    6.521667 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.173639    0.000198    6.521865 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024123    0.263404    0.276335    6.798200 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.263406    0.000356    6.798556 v _1784_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003012    0.214390    0.176732    6.975287 ^ _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.214390    0.000031    6.975318 ^ _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.975318   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005926   24.362789 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211736   24.574526 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112648    0.002249   24.576775 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.326777   clock uncertainty
                                  0.000000   24.326777   clock reconvergence pessimism
                                 -0.131161   24.195616   library setup time
                                             24.195616   data required time
---------------------------------------------------------------------------------------------
                                             24.195616   data required time
                                             -6.975318   data arrival time
---------------------------------------------------------------------------------------------
                                             17.220297   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324510    0.001338    5.243505 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.208152    0.317383    5.560888 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.208487    0.004728    5.565616 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.136170    0.122193    5.687809 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.136170    0.000186    5.687994 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.387805    0.325939    6.013934 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.387805    0.000218    6.014152 ^ fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020000    0.242323    0.275843    6.289995 ^ fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.242323    0.000111    6.290105 ^ fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.046474    0.526464    0.416797    6.706903 ^ fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.526500    0.002432    6.709334 ^ _2023_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003447    0.289973    0.189216    6.898551 v _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.289973    0.000065    6.898615 v _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.898615   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206054    0.004336   24.361200 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054986    0.107080    0.208235   24.569435 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.107082    0.000783   24.570219 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320219   clock uncertainty
                                  0.000000   24.320219   clock reconvergence pessimism
                                 -0.193239   24.126980   library setup time
                                             24.126980   data required time
---------------------------------------------------------------------------------------------
                                             24.126980   data required time
                                             -6.898615   data arrival time
---------------------------------------------------------------------------------------------
                                             17.228365   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006265    0.363129 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185    0.568314 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103182    0.000884    0.569198 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012698    0.170612    0.501815    1.071012 ^ _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.170612    0.000191    1.071204 ^ fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030605    0.357826    0.310733    1.381937 ^ fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.357829    0.000542    1.382478 ^ output94/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074910    0.225027    0.324355    1.706833 ^ output94/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[5] (net)
                      0.225061    0.001510    1.708344 ^ debug_dco_word[5] (out)
                                              1.708344   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.708344   data arrival time
---------------------------------------------------------------------------------------------
                                             17.241655   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558741    0.001093    5.708624 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.410735    0.360467    6.069092 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.410746    0.001190    6.070282 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028177    0.328589    0.329109    6.399391 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.328602    0.001149    6.400539 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011235    0.173639    0.121128    6.521667 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.173639    0.000198    6.521865 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024123    0.263404    0.276335    6.798200 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.263404    0.000252    6.798452 v _1790_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003838    0.162146    0.153003    6.951455 ^ _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.162146    0.000078    6.951532 ^ _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.951532   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005926   24.362789 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211736   24.574526 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112640    0.001675   24.576200 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.326202   clock uncertainty
                                  0.000000   24.326202   clock reconvergence pessimism
                                 -0.125850   24.200352   library setup time
                                             24.200352   data required time
---------------------------------------------------------------------------------------------
                                             24.200352   data required time
                                             -6.951532   data arrival time
---------------------------------------------------------------------------------------------
                                             17.248819   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558741    0.001093    5.708624 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.410735    0.360467    6.069092 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.410746    0.001190    6.070282 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028177    0.328589    0.329109    6.399391 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.328602    0.001149    6.400539 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011235    0.173639    0.121128    6.521667 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.173639    0.000198    6.521865 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024123    0.263404    0.276335    6.798200 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.263404    0.000224    6.798424 v _1792_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003623    0.158874    0.150586    6.949010 ^ _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.158874    0.000040    6.949050 ^ _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.949050   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005926   24.362789 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211736   24.574526 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112636    0.001311   24.575838 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.325838   clock uncertainty
                                  0.000000   24.325838   clock reconvergence pessimism
                                 -0.125518   24.200319   library setup time
                                             24.200319   data required time
---------------------------------------------------------------------------------------------
                                             24.200319   data required time
                                             -6.949050   data arrival time
---------------------------------------------------------------------------------------------
                                             17.251268   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558741    0.001093    5.708624 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.410735    0.360467    6.069092 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.410735    0.000268    6.069360 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025239    0.297750    0.311216    6.380576 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.297753    0.000529    6.381105 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035612    0.410864    0.352139    6.733244 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.410868    0.000740    6.733984 ^ _1798_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003196    0.086478    0.211367    6.945352 ^ _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.086478    0.000032    6.945384 ^ _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.945384   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299   24.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206796   24.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105289    0.000698   24.570658 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320658   clock uncertainty
                                  0.000000   24.320658   clock reconvergence pessimism
                                 -0.118877   24.201780   library setup time
                                             24.201780   data required time
---------------------------------------------------------------------------------------------
                                             24.201780   data required time
                                             -6.945384   data arrival time
---------------------------------------------------------------------------------------------
                                             17.256397   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558741    0.001093    5.708624 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.410735    0.360467    6.069092 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.410735    0.000268    6.069360 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025239    0.297750    0.311216    6.380576 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.297753    0.000529    6.381105 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035612    0.410864    0.352139    6.733244 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.410872    0.000981    6.734225 ^ _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003497    0.089320    0.213362    6.947587 ^ _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.089320    0.000038    6.947626 ^ _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.947626   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005926   24.362789 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211736   24.574526 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112645    0.002029   24.576555 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.326555   clock uncertainty
                                  0.000000   24.326555   clock reconvergence pessimism
                                 -0.117702   24.208855   library setup time
                                             24.208855   data required time
---------------------------------------------------------------------------------------------
                                             24.208855   data required time
                                             -6.947626   data arrival time
---------------------------------------------------------------------------------------------
                                             17.261229   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006265    0.363129 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185    0.568314 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103181    0.000730    0.569044 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012573    0.169359    0.501079    1.070123 ^ _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.169359    0.000101    1.070225 ^ fanout256/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025386    0.302390    0.277972    1.348197 ^ fanout256/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net256 (net)
                      0.302391    0.000352    1.348549 ^ output95/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074470    0.224177    0.313444    1.661993 ^ output95/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[6] (net)
                      0.224186    0.000759    1.662753 ^ debug_dco_word[6] (out)
                                              1.662753   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.662753   data arrival time
---------------------------------------------------------------------------------------------
                                             17.287249   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113662    0.000913    0.574913 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.047158    0.531131    0.716191    1.291104 ^ _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.531160    0.002209    1.293313 ^ output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075539    0.228498    0.353689    1.647002 ^ output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[28] (net)
                      0.228503    0.001624    1.648626 ^ debug_dco_word[28] (out)
                                              1.648626   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.648626   data arrival time
---------------------------------------------------------------------------------------------
                                             17.301373   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324493    0.000249    5.242416 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.341607    0.421418    5.663834 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.341617    0.001093    5.664927 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.254558    0.371296    6.036223 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.254576    0.001190    6.037413 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028177    0.303539    0.317217    6.354630 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.303553    0.001149    6.355778 v _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011235    0.218144    0.205472    6.561250 ^ _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.218144    0.000081    6.561331 ^ fanout149/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011190    0.150438    0.199484    6.760815 ^ fanout149/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net149 (net)
                      0.150438    0.000100    6.760915 ^ _1795_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003257    0.141744    0.113879    6.874794 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.141744    0.000034    6.874828 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.874828   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005926   24.362789 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211736   24.574526 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112633    0.000739   24.575266 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.325266   clock uncertainty
                                  0.000000   24.325266   clock reconvergence pessimism
                                 -0.141266   24.184000   library setup time
                                             24.184000   data required time
---------------------------------------------------------------------------------------------
                                             24.184000   data required time
                                             -6.874828   data arrival time
---------------------------------------------------------------------------------------------
                                             17.309172   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113663    0.001107    0.575107 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.044581    0.504012    0.700622    1.275729 ^ _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.504027    0.001517    1.277246 ^ output90/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073774    0.224235    0.347364    1.624610 ^ output90/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[30] (net)
                      0.224236    0.000856    1.625466 ^ debug_dco_word[30] (out)
                                              1.625466   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.625466   data arrival time
---------------------------------------------------------------------------------------------
                                             17.324533   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558741    0.001093    5.708624 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.410735    0.360467    6.069092 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.410746    0.001190    6.070282 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028177    0.328589    0.329109    6.399391 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.328602    0.001149    6.400539 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011235    0.173639    0.121128    6.521667 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.173639    0.000081    6.521748 v fanout149/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011190    0.139802    0.196926    6.718675 v fanout149/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net149 (net)
                      0.139802    0.000135    6.718809 v _1781_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003521    0.221737    0.144731    6.863541 ^ _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.221737    0.000068    6.863608 ^ _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.863608   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807   24.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208425   24.571096 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107266    0.000769   24.571865 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321867   clock uncertainty
                                  0.000000   24.321867   clock reconvergence pessimism
                                 -0.133045   24.188820   library setup time
                                             24.188820   data required time
---------------------------------------------------------------------------------------------
                                             24.188820   data required time
                                             -6.863608   data arrival time
---------------------------------------------------------------------------------------------
                                             17.325212   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113664    0.001175    0.575174 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.038607    0.440563    0.663193    1.238368 ^ _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.440581    0.001583    1.239951 ^ output91/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073579    0.223294    0.337346    1.577297 ^ output91/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[31] (net)
                      0.223295    0.000839    1.578136 ^ debug_dco_word[31] (out)
                                              1.578136   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.578136   data arrival time
---------------------------------------------------------------------------------------------
                                             17.371864   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107111    0.000866    0.572491 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.036765    0.421283    0.650923    1.223414 ^ _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.421285    0.000480    1.223894 ^ output96/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074338    0.225018    0.335621    1.559515 ^ output96/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[7] (net)
                      0.225019    0.000756    1.560271 ^ debug_dco_word[7] (out)
                                              1.560271   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.560271   data arrival time
---------------------------------------------------------------------------------------------
                                             17.389729   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109918    0.000407    0.573839 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032485    0.375965    0.624555    1.198395 ^ _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.375972    0.000951    1.199346 ^ output89/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074295    0.224443    0.327423    1.526769 ^ output89/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[2] (net)
                      0.224444    0.000749    1.527518 ^ debug_dco_word[2] (out)
                                              1.527518   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.527518   data arrival time
---------------------------------------------------------------------------------------------
                                             17.422482   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109918    0.000557    0.573989 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031752    0.368272    0.620028    1.194018 ^ _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.368281    0.000981    1.194999 ^ output92/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074783    0.224788    0.326165    1.521164 ^ output92/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[3] (net)
                      0.224816    0.001538    1.522701 ^ debug_dco_word[3] (out)
                                              1.522701   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.522701   data arrival time
---------------------------------------------------------------------------------------------
                                             17.427298   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206296    0.006299    0.363163 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053374    0.105288    0.206797    0.569960 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.105288    0.000358    0.570318 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032201    0.373068    0.622040    1.192358 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.373074    0.000843    1.193201 ^ output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075002    0.226235    0.327941    1.521142 ^ output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[1] (net)
                      0.226237    0.000758    1.521900 ^ debug_dco_word[1] (out)
                                              1.521900   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.521900   data arrival time
---------------------------------------------------------------------------------------------
                                             17.428101   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118272    0.000870    0.578165 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030478    0.354957    0.613919    1.192083 ^ _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.354963    0.000812    1.192895 ^ output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074477    0.224686    0.323603    1.516499 ^ output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[27] (net)
                      0.224688    0.000796    1.517295 ^ debug_dco_word[27] (out)
                                              1.517295   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.517295   data arrival time
---------------------------------------------------------------------------------------------
                                             17.432705   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324493    0.000249    5.242416 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.341607    0.421418    5.663834 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.341608    0.000396    5.664230 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031234    0.334029    0.351525    6.015755 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.334033    0.000647    6.016402 v fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.041119    0.288861    0.390219    6.406621 v fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      0.288916    0.002254    6.408875 v _1236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006133    0.231767    0.199941    6.608816 ^ _1236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0642_ (net)
                      0.231767    0.000075    6.608891 ^ _1237_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003090    0.162910    0.127150    6.736041 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.162910    0.000031    6.736072 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.736072   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206291    0.006263   24.363127 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051399    0.103180    0.205185   24.568312 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.103181    0.000743   24.569056 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.319056   clock uncertainty
                                  0.000000   24.319056   clock reconvergence pessimism
                                 -0.149631   24.169424   library setup time
                                             24.169424   data required time
---------------------------------------------------------------------------------------------
                                             24.169424   data required time
                                             -6.736072   data arrival time
---------------------------------------------------------------------------------------------
                                             17.433353   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106096    0.000347    0.570622 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030155    0.351632    0.609610    1.180233 ^ _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.351635    0.000589    1.180821 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074520    0.224370    0.322937    1.503759 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[10] (net)
                      0.224378    0.000956    1.504714 ^ debug_dco_word[10] (out)
                                              1.504714   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.504714   data arrival time
---------------------------------------------------------------------------------------------
                                             17.445284   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005927    0.362791 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211737    0.574528 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112634    0.000994    0.575522 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.028361    0.332716    0.599656    1.175177 ^ _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.332724    0.000881    1.176059 ^ output99/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073780    0.222623    0.318148    1.494207 ^ output99/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         lock_detect (net)
                      0.222629    0.000901    1.495107 ^ lock_detect (out)
                                              1.495107   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.495107   data arrival time
---------------------------------------------------------------------------------------------
                                             17.454891   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926    0.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205939    0.567729 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104124    0.000396    0.568125 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029238    0.342008    0.603550    1.171675 ^ _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.342011    0.000513    1.172188 ^ output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074140    0.223320    0.320514    1.492702 ^ output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[20] (net)
                      0.223328    0.000921    1.493623 ^ debug_dco_word[20] (out)
                                              1.493623   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.493623   data arrival time
---------------------------------------------------------------------------------------------
                                             17.456377   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104733    0.001318    0.568969 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028739    0.336777    0.600582    1.169551 ^ _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.336779    0.000496    1.170047 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073529    0.222079    0.318578    1.488625 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[16] (net)
                      0.222083    0.000853    1.489478 ^ debug_dco_word[16] (out)
                                              1.489478   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.489478   data arrival time
---------------------------------------------------------------------------------------------
                                             17.460520   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206152    0.005179    0.362043 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048113    0.099613    0.202340    0.564383 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.099615    0.000777    0.565160 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028640    0.335774    0.599022    1.164182 ^ _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.335777    0.000517    1.164699 ^ output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074688    0.225009    0.320163    1.484863 ^ output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[24] (net)
                      0.225016    0.000873    1.485736 ^ debug_dco_word[24] (out)
                                              1.485736   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.485736   data arrival time
---------------------------------------------------------------------------------------------
                                             17.464264   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106098    0.001047    0.571323 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027486    0.323696    0.593207    1.164531 ^ _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.323697    0.000407    1.164937 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074715    0.224575    0.317808    1.482745 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[12] (net)
                      0.224590    0.000989    1.483734 ^ debug_dco_word[12] (out)
                                              1.483734   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.483734   data arrival time
---------------------------------------------------------------------------------------------
                                             17.466265   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106137    0.000714    0.570272 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027060    0.319181    0.590494    1.160766 ^ _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.319184    0.000548    1.161314 ^ output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075319    0.225587    0.317375    1.478689 ^ output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[23] (net)
                      0.225630    0.001704    1.480393 ^ debug_dco_word[23] (out)
                                              1.480393   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.480393   data arrival time
---------------------------------------------------------------------------------------------
                                             17.469606   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006312    0.363176 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210256    0.573432 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109919    0.000700    0.574133 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025748    0.305424    0.583114    1.157246 ^ _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.305426    0.000494    1.157740 ^ output93/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074623    0.223810    0.313794    1.471534 ^ output93/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[4] (net)
                      0.223843    0.001475    1.473009 ^ debug_dco_word[4] (out)
                                              1.473009   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.473009   data arrival time
---------------------------------------------------------------------------------------------
                                             17.476990   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.331813    0.000878    5.573419 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042560    0.484717    0.397173    5.970591 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.484734    0.001592    5.972183 ^ fanout348/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.044099    0.501187    0.412233    6.384416 ^ fanout348/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net348 (net)
                      0.501187    0.000291    6.384707 ^ _1348_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005318    0.195513    0.123895    6.508602 v _1348_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0739_ (net)
                      0.195513    0.000102    6.508705 v _1349_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005633    0.230045    0.188929    6.697634 ^ _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.230045    0.000127    6.697760 ^ _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.697760   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926   24.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205938   24.567728 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104125    0.000558   24.568285 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.318287   clock uncertainty
                                  0.000000   24.318287   clock reconvergence pessimism
                                 -0.133951   24.184336   library setup time
                                             24.184336   data required time
---------------------------------------------------------------------------------------------
                                             24.184336   data required time
                                             -6.697760   data arrival time
---------------------------------------------------------------------------------------------
                                             17.486574   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206152    0.005179    0.362043 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048113    0.099613    0.202340    0.564383 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.099614    0.000704    0.565087 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025828    0.306262    0.581577    1.146664 ^ _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.306264    0.000483    1.147147 ^ output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074669    0.224686    0.314435    1.461582 ^ output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[25] (net)
                      0.224697    0.000857    1.462440 ^ debug_dco_word[25] (out)
                                              1.462440   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.462440   data arrival time
---------------------------------------------------------------------------------------------
                                             17.487560   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004641    0.361505 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495    0.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113663    0.000977    0.574976 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.021490    0.260760    0.557408    1.132385 ^ _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.260760    0.000842    1.133227 ^ output88/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075912    0.227059    0.307447    1.440674 ^ output88/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[29] (net)
                      0.227075    0.001051    1.441724 ^ debug_dco_word[29] (out)
                                              1.441724   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.441724   data arrival time
---------------------------------------------------------------------------------------------
                                             17.508274   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558734    0.000396    5.707927 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031234    0.361684    0.362806    6.070733 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.361684    0.000347    6.071080 ^ fanout343/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028870    0.339588    0.314084    6.385164 ^ fanout343/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net343 (net)
                      0.339588    0.000212    6.385376 ^ _1249_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006269    0.231329    0.127765    6.513142 v _1249_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0653_ (net)
                      0.231329    0.000080    6.513222 v _1250_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002989    0.189461    0.167215    6.680437 ^ _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.189461    0.000030    6.680467 ^ _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.680467   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514   24.363379 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246   24.571623 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107110    0.000679   24.572302 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.322304   clock uncertainty
                                  0.000000   24.322304   clock reconvergence pessimism
                                 -0.129942   24.192360   library setup time
                                             24.192360   data required time
---------------------------------------------------------------------------------------------
                                             24.192360   data required time
                                             -6.680467   data arrival time
---------------------------------------------------------------------------------------------
                                             17.511894   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324493    0.000249    5.242416 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.341607    0.421418    5.663834 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.341617    0.001093    5.664927 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.254558    0.371296    6.036223 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.254559    0.000268    6.036491 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025239    0.274805    0.299679    6.336170 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.274808    0.000463    6.336634 v _1220_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004837    0.215951    0.186890    6.523523 ^ _1220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0629_ (net)
                      0.215951    0.000049    6.523572 ^ _1221_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004468    0.176213    0.134632    6.658205 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.176213    0.000085    6.658289 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.658289   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006311   24.363174 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210257   24.573433 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109919    0.000801   24.574234 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.324234   clock uncertainty
                                  0.000000   24.324234   clock reconvergence pessimism
                                 -0.152415   24.171820   library setup time
                                             24.171820   data required time
---------------------------------------------------------------------------------------------
                                             24.171820   data required time
                                             -6.658289   data arrival time
---------------------------------------------------------------------------------------------
                                             17.513529   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324493    0.000249    5.242416 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.341607    0.421418    5.663834 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.341617    0.001093    5.664927 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.254558    0.371296    6.036223 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.254559    0.000268    6.036491 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025239    0.274805    0.299679    6.336170 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.274810    0.000617    6.336788 v _1215_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004774    0.215370    0.186444    6.523232 ^ _1215_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0625_ (net)
                      0.215370    0.000050    6.523282 ^ _1216_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004456    0.173552    0.134442    6.657724 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.173552    0.000052    6.657776 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.657776   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006311   24.363174 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210257   24.573433 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109919    0.000716   24.574148 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.324148   clock uncertainty
                                  0.000000   24.324148   clock reconvergence pessimism
                                 -0.151595   24.172552   library setup time
                                             24.172552   data required time
---------------------------------------------------------------------------------------------
                                             24.172552   data required time
                                             -6.657776   data arrival time
---------------------------------------------------------------------------------------------
                                             17.514776   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.331813    0.000878    5.573419 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042560    0.484717    0.397173    5.970591 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.484734    0.001592    5.972183 ^ fanout348/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.044099    0.501187    0.412233    6.384416 ^ fanout348/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net348 (net)
                      0.501188    0.000513    6.384929 ^ _1343_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005126    0.194487    0.122519    6.507449 v _1343_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0735_ (net)
                      0.194487    0.000054    6.507503 v _1344_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003143    0.187320    0.162485    6.669987 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.187320    0.000032    6.670020 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.670020   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926   24.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205938   24.567728 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104124    0.000414   24.568142 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.318142   clock uncertainty
                                  0.000000   24.318142   clock reconvergence pessimism
                                 -0.130430   24.187712   library setup time
                                             24.187712   data required time
---------------------------------------------------------------------------------------------
                                             24.187712   data required time
                                             -6.670020   data arrival time
---------------------------------------------------------------------------------------------
                                             17.517693   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324493    0.000249    5.242416 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.341607    0.421418    5.663834 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.341617    0.001093    5.664927 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.254558    0.371296    6.036223 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.254559    0.000268    6.036491 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025239    0.274805    0.299679    6.336170 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.274805    0.000158    6.336329 v _1225_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004832    0.215907    0.186855    6.523184 ^ _1225_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0633_ (net)
                      0.215907    0.000049    6.523233 ^ _1226_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003046    0.190241    0.124708    6.647942 v _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.190241    0.000030    6.647971 v _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.647971   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206297    0.006311   24.363174 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057232    0.109918    0.210257   24.573433 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.109919    0.000732   24.574163 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.324165   clock uncertainty
                                  0.000000   24.324165   clock reconvergence pessimism
                                 -0.156734   24.167431   library setup time
                                             24.167431   data required time
---------------------------------------------------------------------------------------------
                                             24.167431   data required time
                                             -6.647971   data arrival time
---------------------------------------------------------------------------------------------
                                             17.519461   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324493    0.000249    5.242416 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.341607    0.421418    5.663834 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.341608    0.000396    5.664230 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031234    0.334029    0.351525    6.015755 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.334030    0.000347    6.016101 v fanout343/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028870    0.215304    0.342168    6.358269 v fanout343/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net343 (net)
                      0.215308    0.000496    6.358765 v _1254_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004465    0.198669    0.166372    6.525137 ^ _1254_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0657_ (net)
                      0.198669    0.000044    6.525181 ^ _1255_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003708    0.158068    0.126037    6.651218 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.158068    0.000070    6.651288 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.651288   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514   24.363379 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246   24.571623 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107109    0.000394   24.572018 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.322020   clock uncertainty
                                  0.000000   24.322020   clock reconvergence pessimism
                                 -0.147377   24.174643   library setup time
                                             24.174643   data required time
---------------------------------------------------------------------------------------------
                                             24.174643   data required time
                                             -6.651288   data arrival time
---------------------------------------------------------------------------------------------
                                             17.523354   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558741    0.001093    5.708624 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.410735    0.360467    6.069092 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.410743    0.000993    6.070085 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035919    0.414385    0.360164    6.430249 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.414392    0.000901    6.431150 ^ _2018_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005342    0.175341    0.124106    6.555255 v _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.175341    0.000059    6.555314 v _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003822    0.160993    0.127336    6.682651 ^ _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.160993    0.000073    6.682724 ^ _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.682724   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005540   24.362404 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216899   24.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120691    0.002030   24.581333 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.331333   clock uncertainty
                                  0.000000   24.331333   clock reconvergence pessimism
                                 -0.123860   24.207474   library setup time
                                             24.207474   data required time
---------------------------------------------------------------------------------------------
                                             24.207474   data required time
                                             -6.682724   data arrival time
---------------------------------------------------------------------------------------------
                                             17.524750   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.331813    0.000878    5.573419 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042560    0.484717    0.397173    5.970591 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.484734    0.001592    5.972183 ^ fanout348/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.044099    0.501187    0.412233    6.384416 ^ fanout348/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net348 (net)
                      0.501202    0.001527    6.385943 ^ _1376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005533    0.173957    0.100379    6.486322 v _1376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0764_ (net)
                      0.173957    0.000064    6.486386 v _1377_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003978    0.198064    0.167872    6.654258 ^ _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.198064    0.000073    6.654331 ^ _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.654331   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005139   24.362003 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553   24.569555 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106137    0.000741   24.570297 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.320297   clock uncertainty
                                  0.000000   24.320297   clock reconvergence pessimism
                                 -0.131057   24.189240   library setup time
                                             24.189240   data required time
---------------------------------------------------------------------------------------------
                                             24.189240   data required time
                                             -6.654331   data arrival time
---------------------------------------------------------------------------------------------
                                             17.534908   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324493    0.000249    5.242416 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.341607    0.421418    5.663834 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.341617    0.001093    5.664927 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.254558    0.371296    6.036223 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.254570    0.000993    6.037216 v fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035919    0.255976    0.346339    6.383555 v fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.255983    0.000741    6.384297 v _2005_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007237    0.235093    0.197177    6.581473 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.235093    0.000159    6.581632 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002901    0.093921    0.076268    6.657900 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.093921    0.000028    6.657928 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.657928   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206230    0.005807   24.362671 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055147    0.107265    0.208425   24.571096 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.107266    0.000785   24.571880 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321882   clock uncertainty
                                  0.000000   24.321882   clock reconvergence pessimism
                                 -0.127668   24.194216   library setup time
                                             24.194216   data required time
---------------------------------------------------------------------------------------------
                                             24.194216   data required time
                                             -6.657928   data arrival time
---------------------------------------------------------------------------------------------
                                             17.536287   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004449    0.361313 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125    0.569438 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107181    0.000910    0.570348 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.017300    0.217640    0.530550    1.100898 ^ _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.217640    0.000395    1.101293 ^ output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073549    0.220981    0.295482    1.396775 ^ output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[19] (net)
                      0.220992    0.000853    1.397629 ^ debug_dco_word[19] (out)
                                              1.397629   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.397629   data arrival time
---------------------------------------------------------------------------------------------
                                             17.552370   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206125    0.004960    0.361824 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064156    0.118271    0.215471    0.577294 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.118272    0.000726    0.578021 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013702    0.180960    0.510961    1.088981 ^ _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.180960    0.000170    1.089152 ^ output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075472    0.224949    0.289779    1.378930 ^ output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[26] (net)
                      0.224991    0.001682    1.380612 ^ debug_dco_word[26] (out)
                                              1.380612   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.380612   data arrival time
---------------------------------------------------------------------------------------------
                                             17.569387   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004449    0.361313 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125    0.569438 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107184    0.001272    0.570710 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014522    0.189293    0.513693    1.084403 ^ _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.189293    0.000275    1.084678 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074054    0.222113    0.289908    1.374586 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[15] (net)
                      0.222126    0.000950    1.375536 ^ debug_dco_word[15] (out)
                                              1.375536   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.375536   data arrival time
---------------------------------------------------------------------------------------------
                                             17.574463   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004592    0.361456 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196    0.567651 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104732    0.001181    0.568832 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014066    0.184536    0.510408    1.079240 ^ _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.184536    0.000331    1.079571 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073738    0.221328    0.288427    1.367998 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[17] (net)
                      0.221339    0.000855    1.368853 ^ debug_dco_word[17] (out)
                                              1.368853   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.368853   data arrival time
---------------------------------------------------------------------------------------------
                                             17.581146   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107113    0.001192    0.572817 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012955    0.173177    0.504095    1.076912 ^ _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.173177    0.000384    1.077295 ^ output98/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075050    0.224265    0.287842    1.365138 ^ output98/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[9] (net)
                      0.224282    0.001047    1.366185 ^ debug_dco_word[9] (out)
                                              1.366185   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.366185   data arrival time
---------------------------------------------------------------------------------------------
                                             17.583815   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514    0.363378 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246    0.571624 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107111    0.001001    0.572625 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012884    0.172499    0.503713    1.076338 ^ _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.172499    0.000271    1.076609 ^ output97/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074470    0.223141    0.286825    1.363434 ^ output97/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[8] (net)
                      0.223155    0.000954    1.364389 ^ debug_dco_word[8] (out)
                                              1.364389   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.364389   data arrival time
---------------------------------------------------------------------------------------------
                                             17.585609   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004449    0.361313 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125    0.569438 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107186    0.001528    0.570966 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012318    0.166758    0.500317    1.071282 ^ _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.166758    0.000213    1.071496 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073676    0.221103    0.284368    1.355864 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[14] (net)
                      0.221115    0.000878    1.356741 ^ debug_dco_word[14] (out)
                                              1.356741   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.356741   data arrival time
---------------------------------------------------------------------------------------------
                                             17.593260   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106136    0.000371    0.569929 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012301    0.166562    0.499982    1.069911 ^ _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.166562    0.000241    1.070152 ^ output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073577    0.220860    0.284171    1.354323 ^ output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[21] (net)
                      0.220871    0.000876    1.355199 ^ debug_dco_word[21] (out)
                                              1.355199   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.355199   data arrival time
---------------------------------------------------------------------------------------------
                                             17.594801   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206196    0.005541    0.362405 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066246    0.120679    0.216900    0.579304 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.120680    0.000638    0.579943 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010620    0.149452    0.492664    1.072607 ^ _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.149452    0.000202    1.072810 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073650    0.220979    0.280487    1.353296 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[11] (net)
                      0.220990    0.000877    1.354173 ^ debug_dco_word[11] (out)
                                              1.354173   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.354173   data arrival time
---------------------------------------------------------------------------------------------
                                             17.595827   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206147    0.005141    0.362004 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054087    0.106136    0.207553    0.569557 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.106136    0.000546    0.570103 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011920    0.162635    0.497622    1.067725 ^ _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.162635    0.000339    1.068064 ^ output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074139    0.222243    0.284124    1.352188 ^ output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[22] (net)
                      0.222257    0.000950    1.353138 ^ debug_dco_word[22] (out)
                                              1.353138   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.353138   data arrival time
---------------------------------------------------------------------------------------------
                                             17.596861   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558734    0.000396    5.707927 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031234    0.361684    0.362806    6.070733 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.361684    0.000347    6.071080 ^ fanout343/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028870    0.339588    0.314084    6.385164 ^ fanout343/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net343 (net)
                      0.339591    0.000562    6.385726 ^ _1243_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005445    0.141202    0.094333    6.480060 v _1243_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0648_ (net)
                      0.141202    0.000060    6.480120 v _1244_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003432    0.157754    0.116848    6.596968 ^ _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.157754    0.000036    6.597003 ^ _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.597003   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206325    0.006514   24.363379 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055050    0.107109    0.208246   24.571623 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.107111    0.000899   24.572523 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.322523   clock uncertainty
                                  0.000000   24.322523   clock reconvergence pessimism
                                 -0.126687   24.195837   library setup time
                                             24.195837   data required time
---------------------------------------------------------------------------------------------
                                             24.195837   data required time
                                             -6.597003   data arrival time
---------------------------------------------------------------------------------------------
                                             17.598833   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054514    0.166521    0.092656    0.092656 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000    0.092656 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208    0.356864 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953    0.362817 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459    0.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106099    0.001085    0.571361 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011259    0.155944    0.493647    1.065007 ^ _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.155944    0.000212    1.065220 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073994    0.221856    0.282436    1.347656 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[13] (net)
                      0.221868    0.000918    1.348574 ^ debug_dco_word[13] (out)
                                              1.348574   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.348574   data arrival time
---------------------------------------------------------------------------------------------
                                             17.601425   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558741    0.001093    5.708624 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.410735    0.360467    6.069092 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.410746    0.001190    6.070282 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028177    0.328589    0.329109    6.399391 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.328591    0.000453    6.399844 ^ _1775_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002847    0.081473    0.199174    6.599018 ^ _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.081473    0.000028    6.599045 ^ _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.599045   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005926   24.362789 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211736   24.574526 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112647    0.002203   24.576729 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.326729   clock uncertainty
                                  0.000000   24.326729   clock reconvergence pessimism
                                 -0.116373   24.210358   library setup time
                                             24.210358   data required time
---------------------------------------------------------------------------------------------
                                             24.210358   data required time
                                             -6.599045   data arrival time
---------------------------------------------------------------------------------------------
                                             17.611313   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.331813    0.000878    5.573419 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042560    0.484717    0.397173    5.970591 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.484737    0.001733    5.972324 ^ fanout349/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014312    0.185805    0.251283    6.223608 ^ fanout349/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net349 (net)
                      0.185805    0.000111    6.223719 ^ _1357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004260    0.183060    0.108417    6.332136 v _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0747_ (net)
                      0.183060    0.000041    6.332177 v _1358_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005011    0.219099    0.180365    6.512542 ^ _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.219099    0.000100    6.512642 ^ _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.512642   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926   24.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205938   24.567728 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104126    0.000838   24.568567 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.318567   clock uncertainty
                                  0.000000   24.318567   clock reconvergence pessimism
                                 -0.133709   24.184858   library setup time
                                             24.184858   data required time
---------------------------------------------------------------------------------------------
                                             24.184858   data required time
                                             -6.512642   data arrival time
---------------------------------------------------------------------------------------------
                                             17.672218   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324493    0.000249    5.242416 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.341607    0.421418    5.663834 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.341617    0.001093    5.664927 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035547    0.254558    0.371296    6.036223 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.254576    0.001190    6.037413 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028177    0.303539    0.317217    6.354630 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.303550    0.001048    6.355677 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.355677   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206246    0.005926   24.362789 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059751    0.112631    0.211736   24.574526 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.112634    0.000931   24.575457 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.325459   clock uncertainty
                                  0.000000   24.325459   clock reconvergence pessimism
                                 -0.197331   24.128128   library setup time
                                             24.128128   data required time
---------------------------------------------------------------------------------------------
                                             24.128128   data required time
                                             -6.355677   data arrival time
---------------------------------------------------------------------------------------------
                                             17.772451   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324493    0.000249    5.242416 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.341607    0.421418    5.663834 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.341608    0.000396    5.664230 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031234    0.334029    0.351525    6.015755 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.334040    0.001118    6.016872 v _1286_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007544    0.255021    0.223422    6.240294 ^ _1286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0685_ (net)
                      0.255021    0.000167    6.240461 ^ _1287_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005800    0.188965    0.149023    6.389484 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.188965    0.000119    6.389603 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.389603   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953   24.362816 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459   24.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106099    0.001151   24.571426 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321426   clock uncertainty
                                  0.000000   24.321426   clock reconvergence pessimism
                                 -0.157071   24.164356   library setup time
                                             24.164356   data required time
---------------------------------------------------------------------------------------------
                                             24.164356   data required time
                                             -6.389603   data arrival time
---------------------------------------------------------------------------------------------
                                             17.774754   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.331813    0.000878    5.573419 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042560    0.484717    0.397173    5.970591 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.484737    0.001733    5.972324 ^ fanout349/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014312    0.185805    0.251283    6.223608 ^ fanout349/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net349 (net)
                      0.185805    0.000283    6.223890 ^ _1364_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002885    0.079166    0.180112    6.404002 ^ _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.079166    0.000028    6.404030 ^ _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.404030   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206121    0.004926   24.361790 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052247    0.104124    0.205938   24.567728 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.104125    0.000774   24.568502 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.318504   clock uncertainty
                                  0.000000   24.318504   clock reconvergence pessimism
                                 -0.117915   24.200588   library setup time
                                             24.200588   data required time
---------------------------------------------------------------------------------------------
                                             24.200588   data required time
                                             -6.404030   data arrival time
---------------------------------------------------------------------------------------------
                                             17.796560   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351274    0.000249    5.265512 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.558734    0.442019    5.707531 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.558734    0.000396    5.707927 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031234    0.361684    0.362806    6.070733 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.361697    0.001226    6.071959 ^ _1281_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004173    0.134895    0.084252    6.156211 v _1281_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0681_ (net)
                      0.134895    0.000039    6.156250 v _1282_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004800    0.212879    0.170041    6.326291 ^ _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.212879    0.000104    6.326396 ^ _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.326396   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206249    0.005953   24.362816 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054099    0.106096    0.207459   24.570276 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.106098    0.000975   24.571251 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321251   clock uncertainty
                                  0.000000   24.321251   clock reconvergence pessimism
                                 -0.132590   24.188662   library setup time
                                             24.188662   data required time
---------------------------------------------------------------------------------------------
                                             24.188662   data required time
                                             -6.326396   data arrival time
---------------------------------------------------------------------------------------------
                                             17.862265   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.331813    0.000878    5.573419 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042560    0.484717    0.397173    5.970591 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.484722    0.000845    5.971437 ^ _1313_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004951    0.189698    0.121236    6.092672 v _1313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0709_ (net)
                      0.189698    0.000052    6.092724 v _1314_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007045    0.251720    0.202703    6.295427 ^ _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.251720    0.000182    6.295609 ^ _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.295609   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004590   24.361454 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196   24.567650 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104736    0.001549   24.569199 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.319201   clock uncertainty
                                  0.000000   24.319201   clock reconvergence pessimism
                                 -0.134184   24.185015   library setup time
                                             24.185015   data required time
---------------------------------------------------------------------------------------------
                                             24.185015   data required time
                                             -6.295609   data arrival time
---------------------------------------------------------------------------------------------
                                             17.889406   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.331813    0.000878    5.573419 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042560    0.484717    0.397173    5.970591 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.484726    0.001162    5.971754 ^ _1330_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004792    0.163848    0.092801    6.064554 v _1330_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0724_ (net)
                      0.163848    0.000051    6.064605 v _1331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003952    0.163198    0.126569    6.191174 ^ _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.163198    0.000076    6.191250 ^ _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.191250   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004590   24.361454 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196   24.567650 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104728    0.000529   24.568180 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.318180   clock uncertainty
                                  0.000000   24.318180   clock reconvergence pessimism
                                 -0.127800   24.190380   library setup time
                                             24.190380   data required time
---------------------------------------------------------------------------------------------
                                             24.190380   data required time
                                             -6.191250   data arrival time
---------------------------------------------------------------------------------------------
                                             17.999130   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324493    0.000249    5.242416 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049498    0.341607    0.421418    5.663834 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.341621    0.001270    5.665103 v _1296_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005535    0.238388    0.211911    5.877015 ^ _1296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0694_ (net)
                      0.238388    0.000150    5.877165 ^ _1297_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005203    0.179684    0.142882    6.020046 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.179684    0.000107    6.020154 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.020154   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206066    0.004448   24.361311 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055192    0.107179    0.208125   24.569437 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.107187    0.001608   24.571045 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.321045   clock uncertainty
                                  0.000000   24.321045   clock reconvergence pessimism
                                 -0.154009   24.167038   library setup time
                                             24.167038   data required time
---------------------------------------------------------------------------------------------
                                             24.167038   data required time
                                             -6.020154   data arrival time
---------------------------------------------------------------------------------------------
                                             18.146883   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324510    0.001338    5.243505 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.208152    0.317383    5.560888 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.208407    0.004099    5.564987 v _1422_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.005167    0.344655    0.183535    5.748522 ^ _1422_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0803_ (net)
                      0.344655    0.000056    5.748578 ^ _1423_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004912    0.209836    0.154983    5.903561 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.209836    0.000103    5.903665 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.903665   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004640   24.361504 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495   24.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113663    0.001089   24.575089 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.325089   clock uncertainty
                                  0.000000   24.325089   clock reconvergence pessimism
                                 -0.162062   24.163027   library setup time
                                             24.163027   data required time
---------------------------------------------------------------------------------------------
                                             24.163027   data required time
                                             -5.903665   data arrival time
---------------------------------------------------------------------------------------------
                                             18.259361   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004472    0.078543    0.030087    4.830087 ^ rst_n (in)
                                                         rst_n (net)
                      0.078543    0.000000    4.830087 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.092358    0.138436    4.968523 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.092358    0.000069    4.968592 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.351274    0.296671    5.265263 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.351290    0.001338    5.266600 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.331806    0.305941    5.572541 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.331913    0.003301    5.575842 ^ _2027_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004886    0.166121    0.116046    5.691888 v _2027_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0367_ (net)
                      0.166121    0.000048    5.691936 v _2028_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004251    0.156854    0.130149    5.822085 ^ _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.156854    0.000082    5.822167 ^ _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.822167   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206088    0.004640   24.361504 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060450    0.113660    0.212495   24.573999 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.113666    0.001407   24.575405 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.325407   clock uncertainty
                                  0.000000   24.325407   clock reconvergence pessimism
                                 -0.125074   24.200331   library setup time
                                             24.200331   data required time
---------------------------------------------------------------------------------------------
                                             24.200331   data required time
                                             -5.822167   data arrival time
---------------------------------------------------------------------------------------------
                                             18.378164   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004472    0.045575    0.018408    4.818408 v rst_n (in)
                                                         rst_n (net)
                      0.045575    0.000000    4.818408 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005553    0.086223    0.129735    4.948143 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.086223    0.000069    4.948213 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030337    0.324493    0.293954    5.242167 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.324510    0.001338    5.243505 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058212    0.208152    0.317383    5.560888 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.208487    0.004728    5.565616 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007757    0.136170    0.122193    5.687809 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.136170    0.000186    5.687994 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033780    0.387805    0.325939    6.013934 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.387823    0.001509    6.015442 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031706    0.365847    0.348288    6.363730 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.365847    0.000183    6.363913 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018925    0.230939    0.266320    6.630232 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.230939    0.000259    6.630492 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033879    0.392017    0.337143    6.967635 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.392032    0.001348    6.968983 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010639    0.147120    0.219109    7.188091 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.147120    0.000087    7.188179 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011914    0.186282    0.119849    7.308028 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.186283    0.000363    7.308392 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037180    0.392183    0.358389    7.666780 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.392183    0.000188    7.666969 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026230    0.285602    0.330173    7.997142 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.285614    0.001049    7.998191 v fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024942    0.272087    0.303171    8.301362 v fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.272088    0.000278    8.301640 v fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015195    0.178775    0.241473    8.543112 v fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.178775    0.000106    8.543218 v fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029595    0.317337    0.310763    8.853981 v fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.317341    0.000686    8.854667 v _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.007417    0.456167    0.337998    9.192665 ^ _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      0.456167    0.000164    9.192829 ^ _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003150    0.227923    0.151863    9.344691 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.227923    0.000032    9.344724 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.344724   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054514    0.166521    0.092657   24.092655 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.166955    0.000000   24.092655 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.271574    0.205703    0.264208   24.356863 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.206083    0.004590   24.361454 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052925    0.104728    0.206196   24.567650 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.104733    0.001318   24.568968 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.318970   clock uncertainty
                                  0.000000   24.318970   clock reconvergence pessimism
                                 -0.169923   24.149046   library setup time
                                             24.149046   data required time
---------------------------------------------------------------------------------------------
                                             24.149046   data required time
                                             -9.344724   data arrival time
---------------------------------------------------------------------------------------------
                                             14.804322   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_0_sys_clk/Z                        4     16    -12 (VIOLATED)
clkbuf_4_2_0_sys_clk/Z                    4     11     -7 (VIOLATED)
clkbuf_4_0_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_13_0_sys_clk/Z                   4     10     -6 (VIOLATED)
clkbuf_4_1_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_3_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_8_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_15_0_sys_clk/Z                   4      9     -5 (VIOLATED)
clkbuf_4_5_0_sys_clk/Z                    4      9     -5 (VIOLATED)
clkbuf_4_10_0_sys_clk/Z                   4      8     -4 (VIOLATED)
clkbuf_4_7_0_sys_clk/Z                    4      8     -4 (VIOLATED)
clkbuf_4_12_0_sys_clk/Z                   4      7     -3 (VIOLATED)
clkbuf_4_14_0_sys_clk/Z                   4      7     -3 (VIOLATED)
clkbuf_4_4_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_6_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_9_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_11_0_sys_clk/Z                   4      6     -2 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
clkbuf_0_sys_clk/Z                      0.200000    0.271574   -0.071574 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 15 unannotated drivers.
 clkload0/Z
 clkload1/Z
 clkload10/ZN
 clkload11/ZN
 clkload12/Z
 clkload13/ZN
 clkload14/ZN
 clkload2/Z
 clkload3/ZN
 clkload4/ZN
 clkload5/ZN
 clkload6/ZN
 clkload7/Z
 clkload8/ZN
 clkload9/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:max_ff_n40C_5v50 0
max fanout violation count 17
%OL_METRIC_I design__max_fanout_violation__count__corner:max_ff_n40C_5v50 17
max cap violation count 1
%OL_METRIC_I design__max_cap_violation__count__corner:max_ff_n40C_5v50 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 unclocked register/latch pins.
  _2319_/CLK
  _2407_/CLK
  _2408_/CLK
  _2409_/CLK
  _2410_/CLK
  _2411_/CLK
  _2412_/CLK
  _2413_/CLK
  _2414_/CLK
  _2415_/CLK
  _2416_/CLK
  _2417_/CLK
  _2418_/CLK
  _2419_/CLK
  _2420_/CLK
  _2421_/CLK
  _2422_/CLK
  _2423_/CLK
  _2424_/CLK
  _2425_/CLK
  _2426_/CLK
  _2427_/CLK
  _2428_/CLK
  _2429_/CLK
  _2430_/CLK
  _2431_/CLK
  _2432_/CLK
  _2433_/CLK
  _2434_/CLK
  _2435_/CLK
  _2436_/CLK
  _2437_/CLK
  _2438_/CLK
Warning: There are 33 unconstrained endpoints.
  _2319_/D
  _2407_/D
  _2408_/D
  _2409_/D
  _2410_/D
  _2411_/D
  _2412_/D
  _2413_/D
  _2414_/D
  _2415_/D
  _2416_/D
  _2417_/D
  _2418_/D
  _2419_/D
  _2420_/D
  _2421_/D
  _2422_/D
  _2423_/D
  _2424_/D
  _2425_/D
  _2426_/D
  _2427_/D
  _2428_/D
  _2429_/D
  _2430_/D
  _2431_/D
  _2432_/D
  _2433_/D
  _2434_/D
  _2435_/D
  _2436_/D
  _2437_/D
  _2438_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.283990e-03 5.184228e-04 7.400275e-08 4.802487e-03  33.6%
Combinational        2.878170e-03 3.138727e-03 2.270726e-07 6.017125e-03  42.0%
Clock                2.021532e-03 1.469678e-03 1.712192e-07 3.491381e-03  24.4%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                9.183696e-03 5.126831e-03 4.722953e-07 1.431100e-02 100.0%
                            64.2%        35.8%         0.0%
%OL_METRIC_F power__internal__total 0.00918369647115469
%OL_METRIC_F power__switching__total 0.005126831121742725
%OL_METRIC_F power__leakage__total 4.72295340614437e-7
%OL_METRIC_F power__total 0.014310999773442745

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:max_ff_n40C_5v50 1.159608775158626
======================= max_ff_n40C_5v50 Corner ===================================

Clock sys_clk
1.986165 source latency _2319_/CLK ^
-0.576556 target latency _2328_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
1.159609 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:max_ff_n40C_5v50 1.6596088306697787
======================= max_ff_n40C_5v50 Corner ===================================

Clock sys_clk
1.986165 source latency _2319_/CLK ^
-0.576556 target latency _2328_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
1.659609 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:max_ff_n40C_5v50 0.24144625870928355
max_ff_n40C_5v50: 0.24144625870928355
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:max_ff_n40C_5v50 14.80432263126417
max_ff_n40C_5v50: 14.80432263126417
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:max_ff_n40C_5v50 0.0
max_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:max_ff_n40C_5v50 0.0
max_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:max_ff_n40C_5v50 0
max_ff_n40C_5v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:max_ff_n40C_5v50 0.0
max_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:max_ff_n40C_5v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:max_ff_n40C_5v50 0.241446
%OL_METRIC_I timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50 0
%OL_METRIC_I timing__setup_vio__count__corner:max_ff_n40C_5v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:max_ff_n40C_5v50 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: sys_clk
Sources: sys_clk 
Generated: no
Virtual: yes
Propagated: no
Period: 24.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
sys_clk              24.000000    0.000000 12.000000

===========================================================================
report_clock_latency
============================================================================
Clock sys_clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.565087         network latency _2400_/CLK
        2.308694 network latency _2408_/CLK
---------------
0.565087 2.308694 latency
        1.743608 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.505981         network latency _2415_/CLK
        2.280309 network latency _2408_/CLK
---------------
1.505981 2.280309 latency
        0.774328 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.534521         network latency _2400_/CLK
        0.552608 network latency _2372_/CLK
---------------
0.534521 0.552608 latency
        0.018087 skew



===========================================================================
report_clock_min_period
============================================================================
sys_clk period_min = 8.48 fmax = 117.88
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the max_ff_n40C_5v50 corner to /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/54-openroad-stapostpnr/max_ff_n40C_5v50/pll_top__max_ff_n40C_5v50.lib…
