{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478991214492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478991214502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 14:53:34 2016 " "Processing started: Sat Nov 12 14:53:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478991214502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991214502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991214502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1478991215842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1478991215842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/scannerstate_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/scannerstate_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 scannerState_testbench " "Found entity 1: scannerState_testbench" {  } { { "verilog/scannerState_testbench.v" "" { Text "U:/ee371/lab3/verilog/scannerState_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991228513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991228513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/scannerstate.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/scannerstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 scannerState " "Found entity 1: scannerState" {  } { { "verilog/scannerState.v" "" { Text "U:/ee371/lab3/verilog/scannerState.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991228573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991228573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/scanner_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/scanner_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanner_testbench " "Found entity 1: scanner_testbench" {  } { { "verilog/scanner_testbench.v" "" { Text "U:/ee371/lab3/verilog/scanner_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991228653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991228653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/scanner.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/scanner.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanner " "Found entity 1: scanner" {  } { { "verilog/scanner.v" "" { Text "U:/ee371/lab3/verilog/scanner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991228683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991228683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/overall_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/overall_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 overall_testbench " "Found entity 1: overall_testbench" {  } { { "verilog/overall_testbench.v" "" { Text "U:/ee371/lab3/verilog/overall_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991228763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991228763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/overall.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/overall.v" { { "Info" "ISGN_ENTITY_NAME" "1 overall " "Found entity 1: overall" {  } { { "verilog/overall.v" "" { Text "U:/ee371/lab3/verilog/overall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991228803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991228803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/counterctrl_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/counterctrl_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterCtrl_testbench " "Found entity 1: counterCtrl_testbench" {  } { { "verilog/counterCtrl_testbench.v" "" { Text "U:/ee371/lab3/verilog/counterCtrl_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991228853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991228853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/counterctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/counterctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterCtrl " "Found entity 1: counterCtrl" {  } { { "verilog/counterCtrl.v" "" { Text "U:/ee371/lab3/verilog/counterCtrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991228913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991228913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/counter_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/counter_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_testbench " "Found entity 1: counter_testbench" {  } { { "verilog/counter_testbench.v" "" { Text "U:/ee371/lab3/verilog/counter_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991228983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991228983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "verilog/counter.v" "" { Text "U:/ee371/lab3/verilog/counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991229003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991229003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "verilog/clock_divider.v" "" { Text "U:/ee371/lab3/verilog/clock_divider.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991229073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991229073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "overall " "Elaborating entity \"overall\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478991232944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv\"" {  } { { "verilog/overall.v" "cdiv" { Text "U:/ee371/lab3/verilog/overall.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478991233054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanner scanner:scan1 " "Elaborating entity \"scanner\" for hierarchy \"scanner:scan1\"" {  } { { "verilog/overall.v" "scan1" { Text "U:/ee371/lab3/verilog/overall.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478991233144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scannerState scanner:scan1\|scannerState:statedet " "Elaborating entity \"scannerState\" for hierarchy \"scanner:scan1\|scannerState:statedet\"" {  } { { "verilog/scanner.v" "statedet" { Text "U:/ee371/lab3/verilog/scanner.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478991233234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterCtrl scanner:scan1\|counterCtrl:prog " "Elaborating entity \"counterCtrl\" for hierarchy \"scanner:scan1\|counterCtrl:prog\"" {  } { { "verilog/scanner.v" "prog" { Text "U:/ee371/lab3/verilog/scanner.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478991233334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter scanner:scan1\|counterCtrl:prog\|counter:prog " "Elaborating entity \"counter\" for hierarchy \"scanner:scan1\|counterCtrl:prog\|counter:prog\"" {  } { { "verilog/counterCtrl.v" "prog" { Text "U:/ee371/lab3/verilog/counterCtrl.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478991233434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_qbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_qbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_qbo " "Found entity 1: sld_ela_trigger_qbo" {  } { { "db/sld_ela_trigger_qbo.tdf" "" { Text "U:/ee371/lab3/db/sld_ela_trigger_qbo.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991236174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991236174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_lab3_auto_signaltap_0_1_e84b.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_lab3_auto_signaltap_0_1_e84b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_lab3_auto_signaltap_0_1_e84b " "Found entity 1: sld_reserved_lab3_auto_signaltap_0_1_e84b" {  } { { "db/sld_reserved_lab3_auto_signaltap_0_1_e84b.v" "" { Text "U:/ee371/lab3/db/sld_reserved_lab3_auto_signaltap_0_1_e84b.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991236474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991236474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s784.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s784.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s784 " "Found entity 1: altsyncram_s784" {  } { { "db/altsyncram_s784.tdf" "" { Text "U:/ee371/lab3/db/altsyncram_s784.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991239325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991239325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "U:/ee371/lab3/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991239555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991239555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "U:/ee371/lab3/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991239735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991239735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_klc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_klc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_klc " "Found entity 1: mux_klc" {  } { { "db/mux_klc.tdf" "" { Text "U:/ee371/lab3/db/mux_klc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991240425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991240425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2of " "Found entity 1: decode_2of" {  } { { "db/decode_2of.tdf" "" { Text "U:/ee371/lab3/db/decode_2of.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991240845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991240845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_19i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_19i " "Found entity 1: cntr_19i" {  } { { "db/cntr_19i.tdf" "" { Text "U:/ee371/lab3/db/cntr_19i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991241526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991241526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_34j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_34j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_34j " "Found entity 1: cntr_34j" {  } { { "db/cntr_34j.tdf" "" { Text "U:/ee371/lab3/db/cntr_34j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991241816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991241816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49i " "Found entity 1: cntr_49i" {  } { { "db/cntr_49i.tdf" "" { Text "U:/ee371/lab3/db/cntr_49i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991242506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991242506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "U:/ee371/lab3/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991242686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991242686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ori.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ori.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ori " "Found entity 1: cntr_ori" {  } { { "db/cntr_ori.tdf" "" { Text "U:/ee371/lab3/db/cntr_ori.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991242966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991242966 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478991244216 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1478991244376 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.11.12.14:54:11 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2016.11.12.14:54:11 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991251156 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991254936 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991255166 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991256222 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991256382 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991256522 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991256692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991256712 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991256722 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1478991257483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "U:/ee371/lab3/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991257933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991257933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "U:/ee371/lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991258083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991258083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "U:/ee371/lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991258133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991258133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "U:/ee371/lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991258253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991258253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "U:/ee371/lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991258403 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "U:/ee371/lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991258403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991258403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "U:/ee371/lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991258533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991258533 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "scanner:scan2\|counterCtrl:prog\|Mux0 " "Found clock multiplexer scanner:scan2\|counterCtrl:prog\|Mux0" {  } { { "verilog/counterCtrl.v" "" { Text "U:/ee371/lab3/verilog/counterCtrl.v" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1478991262023 "|overall|scanner:scan2|counterCtrl:prog|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "scanner:scan1\|counterCtrl:prog\|Mux0 " "Found clock multiplexer scanner:scan1\|counterCtrl:prog\|Mux0" {  } { { "verilog/counterCtrl.v" "" { Text "U:/ee371/lab3/verilog/counterCtrl.v" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1478991262023 "|overall|scanner:scan1|counterCtrl:prog|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1478991262023 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "scan1_prog1_display\[6\] VCC " "Pin \"scan1_prog1_display\[6\]\" is stuck at VCC" {  } { { "verilog/overall.v" "" { Text "U:/ee371/lab3/verilog/overall.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478991263733 "|overall|scan1_prog1_display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "scan2_prog1_display\[6\] VCC " "Pin \"scan2_prog1_display\[6\]\" is stuck at VCC" {  } { { "verilog/overall.v" "" { Text "U:/ee371/lab3/verilog/overall.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478991263733 "|overall|scan2_prog1_display[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1478991263733 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478991263893 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478991264954 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 65 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 65 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1478991268994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1478991269174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478991269174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1252 " "Implemented 1252 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1478991270495 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1478991270495 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1115 " "Implemented 1115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1478991270495 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1478991270495 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1478991270495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1006 " "Peak virtual memory: 1006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478991270755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 14:54:30 2016 " "Processing ended: Sat Nov 12 14:54:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478991270755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478991270755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478991270755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991270755 ""}
