Reading OpenROAD database at '/workspace/peripheral-example/openlane/user_project_wrapper/runs/RUN_2025-10-27_23-09-40/34-openroad-globalrouting/user_project_wrapper.odb'…
Reading library file at '/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading library file at '/workspace/peripheral-example/lib/user_project.lib'…
Reading macro library file at '/workspace/peripheral-example/lib/user_project.lib'…
[WARNING STA-1140] /workspace/peripheral-example/lib/user_project.lib line 1, library user_project already exists.
Reading design constraints file at '/workspace/peripheral-example/openlane/user_project_wrapper/signoff.sdc'…
[INFO]: Creating clock {clk} for port wb_clk_i with period: 25
[INFO]: Setting clock uncertainity to: 0.25
[INFO]: Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO]: Setting maximum transition to: 1.5
[INFO]: Setting maximum fanout to: 10
[INFO]: Setting timing derate to: 0 %
[INFO]: Setting clock latency range: 4.65 : 5.57
[INFO]: Setting clock transition: 0.61
[INFO ORD-0030] Using 1 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       27
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   user_project_wrapper
Die area:                 ( 0 0 ) ( 2920000 3520000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1
Number of terminals:      645
Number of snets:          8
Number of nets:           637

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 1.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1.
[INFO DRT-0033] via shape region query size = 0.
[INFO DRT-0033] met2 shape region query size = 764.
[INFO DRT-0033] via2 shape region query size = 0.
[INFO DRT-0033] met3 shape region query size = 185.
[INFO DRT-0033] via3 shape region query size = 0.
[INFO DRT-0033] met4 shape region query size = 3382.
[INFO DRT-0033] via4 shape region query size = 12200.
[INFO DRT-0033] met5 shape region query size = 3410.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 150 pins.
[INFO DRT-0081]   Complete 0 unique inst patterns.
[INFO DRT-0084]   Complete 0 groups.
#scanned instances     = 1
#unique  instances     = 1
#stdCellGenAp          = 0
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 0
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 0
#instTermValidViaApCnt = 0
#macroGenAp            = 824
#macroValidPlanarAp    = 824
#macroValidViaAp       = 176
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 149.77 (MB), peak = 149.77 (MB)

[INFO DRT-0157] Number of guides:     1800

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 423 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 510 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 0.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 203.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 485.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 267.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 63.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 10.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 548 vertical wires in 9 frboxes and 480 horizontal wires in 11 frboxes.
[INFO DRT-0186] Done with 25 vertical wires in 9 frboxes and 84 horizontal wires in 11 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 206.77 (MB), peak = 206.77 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 206.77 (MB), peak = 206.77 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 211.02 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 230.02 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:04, memory = 234.02 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:05, memory = 234.02 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:06, memory = 237.86 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:08, memory = 237.86 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:09, memory = 237.86 (MB).
    Completing 80% with 27 violations.
    elapsed time = 00:00:11, memory = 237.86 (MB).
    Completing 90% with 27 violations.
    elapsed time = 00:00:12, memory = 237.86 (MB).
    Completing 100% with 27 violations.
    elapsed time = 00:00:13, memory = 237.86 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer        met1   met2   met3
Metal Spacing        0     22      0
Recheck              0      0      1
Short                2      0      3
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:13, memory = 501.16 (MB), peak = 512.36 (MB)
Total wire length = 223264 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 27992 um.
Total wire length on LAYER met2 = 73103 um.
Total wire length on LAYER met3 = 80421 um.
Total wire length on LAYER met4 = 40693 um.
Total wire length on LAYER met5 = 1052 um.
Total number of vias = 802.
Up-via summary (total 802):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    352
           met2    336
           met3    100
           met4     14
----------------------
                   802


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:01, memory = 501.16 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:03, memory = 501.16 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:04, memory = 501.16 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:05, memory = 501.16 (MB).
    Completing 50% with 21 violations.
    elapsed time = 00:00:06, memory = 501.16 (MB).
    Completing 60% with 22 violations.
    elapsed time = 00:00:08, memory = 501.16 (MB).
    Completing 70% with 22 violations.
    elapsed time = 00:00:10, memory = 501.16 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:11, memory = 501.16 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:13, memory = 501.16 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:14, memory = 501.16 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met2
Metal Spacing       12
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:14, memory = 512.66 (MB), peak = 512.66 (MB)
Total wire length = 223256 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 27987 um.
Total wire length on LAYER met2 = 73107 um.
Total wire length on LAYER met3 = 80454 um.
Total wire length on LAYER met4 = 40673 um.
Total wire length on LAYER met5 = 1033 um.
Total number of vias = 784.
Up-via summary (total 784):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    346
           met2    332
           met3     94
           met4     12
----------------------
                   784


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met2
Metal Spacing       11
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.66 (MB), peak = 512.66 (MB)
Total wire length = 223261 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 27977 um.
Total wire length on LAYER met2 = 73103 um.
Total wire length on LAYER met3 = 80475 um.
Total wire length on LAYER met4 = 40678 um.
Total wire length on LAYER met5 = 1026 um.
Total number of vias = 788.
Up-via summary (total 788):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    346
           met2    334
           met3     96
           met4     12
----------------------
                   788


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.66 (MB), peak = 512.66 (MB)
Total wire length = 223256 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 28062 um.
Total wire length on LAYER met2 = 73106 um.
Total wire length on LAYER met3 = 80382 um.
Total wire length on LAYER met4 = 40678 um.
Total wire length on LAYER met5 = 1026 um.
Total number of vias = 796.
Up-via summary (total 796):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    356
           met2    332
           met3     96
           met4     12
----------------------
                   796


[INFO DRT-0198] Complete detail routing.
Total wire length = 223256 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 28062 um.
Total wire length on LAYER met2 = 73106 um.
Total wire length on LAYER met3 = 80382 um.
Total wire length on LAYER met4 = 40678 um.
Total wire length on LAYER met5 = 1026 um.
Total number of vias = 796.
Up-via summary (total 796):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    356
           met2    332
           met3     96
           met4     12
----------------------
                   796


[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:28, memory = 512.66 (MB), peak = 512.66 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
mprj matched with mprj
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1  552094.57
  Total                                     1  552094.57
Writing OpenROAD database to '/workspace/peripheral-example/openlane/user_project_wrapper/runs/RUN_2025-10-27_23-09-40/38-openroad-detailedrouting/user_project_wrapper.odb'…
Writing netlist to '/workspace/peripheral-example/openlane/user_project_wrapper/runs/RUN_2025-10-27_23-09-40/38-openroad-detailedrouting/user_project_wrapper.nl.v'…
Writing powered netlist to '/workspace/peripheral-example/openlane/user_project_wrapper/runs/RUN_2025-10-27_23-09-40/38-openroad-detailedrouting/user_project_wrapper.pnl.v'…
Writing layout to '/workspace/peripheral-example/openlane/user_project_wrapper/runs/RUN_2025-10-27_23-09-40/38-openroad-detailedrouting/user_project_wrapper.def'…
Writing timing constraints to '/workspace/peripheral-example/openlane/user_project_wrapper/runs/RUN_2025-10-27_23-09-40/38-openroad-detailedrouting/user_project_wrapper.sdc'…
