vhdl xil_defaultlib  \
"../../../bd/PetaENC/ip/PetaENC_axi_gpio_0_0/sim/PetaENC_axi_gpio_0_0.vhd" \
"../../../bd/PetaENC/ip/PetaENC_PmodENC_0_1/sim/PetaENC_PmodENC_0_1.vhd" \
"../../../bd/PetaENC/sim/PetaENC.vhd" \

# Do not sort compile order
nosort
