module testbench();
  logic a,b,y
 initial begin
   a=0;b=0;
   b=1;
   a=1;b=0;
 end 
endmodule  
