Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 575ce215c06a4c4a8d0e888251d474f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot top_tb_func_synth xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.ctrl
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.conv
Compiling module xil_defaultlib.bram_sim
Compiling module xil_defaultlib.top_tb
WARNING: [XSIM 43-3373] "C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs/sim_1/imports/Downloads/conv_tb.v" Line 104. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_func_synth
