-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    input_1_V_data_0_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_0_V_empty_n : IN STD_LOGIC;
    input_1_V_data_0_V_read : OUT STD_LOGIC;
    input_1_V_data_1_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_1_V_empty_n : IN STD_LOGIC;
    input_1_V_data_1_V_read : OUT STD_LOGIC;
    input_1_V_data_2_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_2_V_empty_n : IN STD_LOGIC;
    input_1_V_data_2_V_read : OUT STD_LOGIC;
    input_1_V_data_3_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_3_V_empty_n : IN STD_LOGIC;
    input_1_V_data_3_V_read : OUT STD_LOGIC;
    input_1_V_data_4_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_4_V_empty_n : IN STD_LOGIC;
    input_1_V_data_4_V_read : OUT STD_LOGIC;
    input_1_V_data_5_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_5_V_empty_n : IN STD_LOGIC;
    input_1_V_data_5_V_read : OUT STD_LOGIC;
    input_1_V_data_6_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_6_V_empty_n : IN STD_LOGIC;
    input_1_V_data_6_V_read : OUT STD_LOGIC;
    input_1_V_data_7_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_7_V_empty_n : IN STD_LOGIC;
    input_1_V_data_7_V_read : OUT STD_LOGIC;
    input_1_V_data_8_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_8_V_empty_n : IN STD_LOGIC;
    input_1_V_data_8_V_read : OUT STD_LOGIC;
    input_1_V_data_9_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_9_V_empty_n : IN STD_LOGIC;
    input_1_V_data_9_V_read : OUT STD_LOGIC;
    input_1_V_data_10_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_10_V_empty_n : IN STD_LOGIC;
    input_1_V_data_10_V_read : OUT STD_LOGIC;
    input_1_V_data_11_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_11_V_empty_n : IN STD_LOGIC;
    input_1_V_data_11_V_read : OUT STD_LOGIC;
    input_1_V_data_12_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_12_V_empty_n : IN STD_LOGIC;
    input_1_V_data_12_V_read : OUT STD_LOGIC;
    input_1_V_data_13_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_13_V_empty_n : IN STD_LOGIC;
    input_1_V_data_13_V_read : OUT STD_LOGIC;
    input_1_V_data_14_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_14_V_empty_n : IN STD_LOGIC;
    input_1_V_data_14_V_read : OUT STD_LOGIC;
    input_1_V_data_15_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_15_V_empty_n : IN STD_LOGIC;
    input_1_V_data_15_V_read : OUT STD_LOGIC;
    input_1_V_data_16_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_16_V_empty_n : IN STD_LOGIC;
    input_1_V_data_16_V_read : OUT STD_LOGIC;
    input_1_V_data_17_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_17_V_empty_n : IN STD_LOGIC;
    input_1_V_data_17_V_read : OUT STD_LOGIC;
    input_1_V_data_18_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_18_V_empty_n : IN STD_LOGIC;
    input_1_V_data_18_V_read : OUT STD_LOGIC;
    input_1_V_data_19_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_19_V_empty_n : IN STD_LOGIC;
    input_1_V_data_19_V_read : OUT STD_LOGIC;
    input_1_V_data_20_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_20_V_empty_n : IN STD_LOGIC;
    input_1_V_data_20_V_read : OUT STD_LOGIC;
    input_1_V_data_21_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_21_V_empty_n : IN STD_LOGIC;
    input_1_V_data_21_V_read : OUT STD_LOGIC;
    input_1_V_data_22_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_22_V_empty_n : IN STD_LOGIC;
    input_1_V_data_22_V_read : OUT STD_LOGIC;
    input_1_V_data_23_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_23_V_empty_n : IN STD_LOGIC;
    input_1_V_data_23_V_read : OUT STD_LOGIC;
    input_1_V_data_24_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_24_V_empty_n : IN STD_LOGIC;
    input_1_V_data_24_V_read : OUT STD_LOGIC;
    input_1_V_data_25_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_25_V_empty_n : IN STD_LOGIC;
    input_1_V_data_25_V_read : OUT STD_LOGIC;
    input_1_V_data_26_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_26_V_empty_n : IN STD_LOGIC;
    input_1_V_data_26_V_read : OUT STD_LOGIC;
    input_1_V_data_27_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_27_V_empty_n : IN STD_LOGIC;
    input_1_V_data_27_V_read : OUT STD_LOGIC;
    input_1_V_data_28_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_28_V_empty_n : IN STD_LOGIC;
    input_1_V_data_28_V_read : OUT STD_LOGIC;
    input_1_V_data_29_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_29_V_empty_n : IN STD_LOGIC;
    input_1_V_data_29_V_read : OUT STD_LOGIC;
    input_1_V_data_30_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_30_V_empty_n : IN STD_LOGIC;
    input_1_V_data_30_V_read : OUT STD_LOGIC;
    input_1_V_data_31_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_V_data_31_V_empty_n : IN STD_LOGIC;
    input_1_V_data_31_V_read : OUT STD_LOGIC;
    layer2_out_V_data_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer2_out_V_data_V_full_n : IN STD_LOGIC;
    layer2_out_V_data_V_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of myproject is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';

    signal myproject_Block_preheader_i_i_033_proc45_U0_ap_start : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_ap_done : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_ap_continue : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_ap_idle : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_ap_ready : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_start_out : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_start_write : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_0_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_1_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_2_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_3_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_4_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_5_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_6_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_7_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_8_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_9_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_10_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_11_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_12_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_13_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_14_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_15_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_16_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_17_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_18_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_19_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_20_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_21_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_22_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_23_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_24_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_25_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_26_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_27_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_28_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_29_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_30_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_31_V_read : STD_LOGIC;
    signal myproject_Block_preheader_i_i_033_proc45_U0_tmpdata1_data_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal myproject_Block_preheader_i_i_033_proc45_U0_tmpdata1_data_V_write : STD_LOGIC;
    signal myproject_Loop_1_proc_U0_ap_start : STD_LOGIC;
    signal myproject_Loop_1_proc_U0_ap_done : STD_LOGIC;
    signal myproject_Loop_1_proc_U0_ap_continue : STD_LOGIC;
    signal myproject_Loop_1_proc_U0_ap_idle : STD_LOGIC;
    signal myproject_Loop_1_proc_U0_ap_ready : STD_LOGIC;
    signal myproject_Loop_1_proc_U0_tmpdata1_data_V_read : STD_LOGIC;
    signal myproject_Loop_1_proc_U0_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_p_Val2_loc_channel : STD_LOGIC;
    signal p_Val2_loc_channel_full_n : STD_LOGIC;
    signal myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_start : STD_LOGIC;
    signal myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_done : STD_LOGIC;
    signal myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_continue : STD_LOGIC;
    signal myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_idle : STD_LOGIC;
    signal myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_ready : STD_LOGIC;
    signal myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_layer2_out_V_data_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_layer2_out_V_data_V_write : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal tmpdata1_data_V_channel_full_n : STD_LOGIC;
    signal tmpdata1_data_V_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal tmpdata1_data_V_channel_empty_n : STD_LOGIC;
    signal p_Val2_loc_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_loc_channel_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal start_for_myproject_Loop_1_proc_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_myproject_Loop_1_proc_U0_full_n : STD_LOGIC;
    signal start_for_myproject_Loop_1_proc_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_myproject_Loop_1_proc_U0_empty_n : STD_LOGIC;
    signal myproject_Loop_1_proc_U0_start_full_n : STD_LOGIC;
    signal myproject_Loop_1_proc_U0_start_write : STD_LOGIC;
    signal myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_start_full_n : STD_LOGIC;
    signal myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_start_write : STD_LOGIC;

    component myproject_Block_preheader_i_i_033_proc45 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        input_1_V_data_0_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_0_V_empty_n : IN STD_LOGIC;
        input_1_V_data_0_V_read : OUT STD_LOGIC;
        input_1_V_data_1_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_1_V_empty_n : IN STD_LOGIC;
        input_1_V_data_1_V_read : OUT STD_LOGIC;
        input_1_V_data_2_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_2_V_empty_n : IN STD_LOGIC;
        input_1_V_data_2_V_read : OUT STD_LOGIC;
        input_1_V_data_3_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_3_V_empty_n : IN STD_LOGIC;
        input_1_V_data_3_V_read : OUT STD_LOGIC;
        input_1_V_data_4_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_4_V_empty_n : IN STD_LOGIC;
        input_1_V_data_4_V_read : OUT STD_LOGIC;
        input_1_V_data_5_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_5_V_empty_n : IN STD_LOGIC;
        input_1_V_data_5_V_read : OUT STD_LOGIC;
        input_1_V_data_6_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_6_V_empty_n : IN STD_LOGIC;
        input_1_V_data_6_V_read : OUT STD_LOGIC;
        input_1_V_data_7_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_7_V_empty_n : IN STD_LOGIC;
        input_1_V_data_7_V_read : OUT STD_LOGIC;
        input_1_V_data_8_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_8_V_empty_n : IN STD_LOGIC;
        input_1_V_data_8_V_read : OUT STD_LOGIC;
        input_1_V_data_9_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_9_V_empty_n : IN STD_LOGIC;
        input_1_V_data_9_V_read : OUT STD_LOGIC;
        input_1_V_data_10_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_10_V_empty_n : IN STD_LOGIC;
        input_1_V_data_10_V_read : OUT STD_LOGIC;
        input_1_V_data_11_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_11_V_empty_n : IN STD_LOGIC;
        input_1_V_data_11_V_read : OUT STD_LOGIC;
        input_1_V_data_12_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_12_V_empty_n : IN STD_LOGIC;
        input_1_V_data_12_V_read : OUT STD_LOGIC;
        input_1_V_data_13_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_13_V_empty_n : IN STD_LOGIC;
        input_1_V_data_13_V_read : OUT STD_LOGIC;
        input_1_V_data_14_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_14_V_empty_n : IN STD_LOGIC;
        input_1_V_data_14_V_read : OUT STD_LOGIC;
        input_1_V_data_15_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_15_V_empty_n : IN STD_LOGIC;
        input_1_V_data_15_V_read : OUT STD_LOGIC;
        input_1_V_data_16_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_16_V_empty_n : IN STD_LOGIC;
        input_1_V_data_16_V_read : OUT STD_LOGIC;
        input_1_V_data_17_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_17_V_empty_n : IN STD_LOGIC;
        input_1_V_data_17_V_read : OUT STD_LOGIC;
        input_1_V_data_18_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_18_V_empty_n : IN STD_LOGIC;
        input_1_V_data_18_V_read : OUT STD_LOGIC;
        input_1_V_data_19_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_19_V_empty_n : IN STD_LOGIC;
        input_1_V_data_19_V_read : OUT STD_LOGIC;
        input_1_V_data_20_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_20_V_empty_n : IN STD_LOGIC;
        input_1_V_data_20_V_read : OUT STD_LOGIC;
        input_1_V_data_21_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_21_V_empty_n : IN STD_LOGIC;
        input_1_V_data_21_V_read : OUT STD_LOGIC;
        input_1_V_data_22_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_22_V_empty_n : IN STD_LOGIC;
        input_1_V_data_22_V_read : OUT STD_LOGIC;
        input_1_V_data_23_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_23_V_empty_n : IN STD_LOGIC;
        input_1_V_data_23_V_read : OUT STD_LOGIC;
        input_1_V_data_24_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_24_V_empty_n : IN STD_LOGIC;
        input_1_V_data_24_V_read : OUT STD_LOGIC;
        input_1_V_data_25_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_25_V_empty_n : IN STD_LOGIC;
        input_1_V_data_25_V_read : OUT STD_LOGIC;
        input_1_V_data_26_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_26_V_empty_n : IN STD_LOGIC;
        input_1_V_data_26_V_read : OUT STD_LOGIC;
        input_1_V_data_27_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_27_V_empty_n : IN STD_LOGIC;
        input_1_V_data_27_V_read : OUT STD_LOGIC;
        input_1_V_data_28_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_28_V_empty_n : IN STD_LOGIC;
        input_1_V_data_28_V_read : OUT STD_LOGIC;
        input_1_V_data_29_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_29_V_empty_n : IN STD_LOGIC;
        input_1_V_data_29_V_read : OUT STD_LOGIC;
        input_1_V_data_30_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_30_V_empty_n : IN STD_LOGIC;
        input_1_V_data_30_V_read : OUT STD_LOGIC;
        input_1_V_data_31_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_data_31_V_empty_n : IN STD_LOGIC;
        input_1_V_data_31_V_read : OUT STD_LOGIC;
        tmpdata1_data_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmpdata1_data_V_full_n : IN STD_LOGIC;
        tmpdata1_data_V_write : OUT STD_LOGIC );
    end component;


    component myproject_Loop_1_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmpdata1_data_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        tmpdata1_data_V_empty_n : IN STD_LOGIC;
        tmpdata1_data_V_read : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        layer2_out_V_data_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer2_out_V_data_V_full_n : IN STD_LOGIC;
        layer2_out_V_data_V_write : OUT STD_LOGIC );
    end component;


    component fifo_w32_d32_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_myproject_Loop_1_proc_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    myproject_Block_preheader_i_i_033_proc45_U0 : component myproject_Block_preheader_i_i_033_proc45
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => myproject_Block_preheader_i_i_033_proc45_U0_ap_start,
        start_full_n => start_for_myproject_Loop_1_proc_U0_full_n,
        ap_done => myproject_Block_preheader_i_i_033_proc45_U0_ap_done,
        ap_continue => myproject_Block_preheader_i_i_033_proc45_U0_ap_continue,
        ap_idle => myproject_Block_preheader_i_i_033_proc45_U0_ap_idle,
        ap_ready => myproject_Block_preheader_i_i_033_proc45_U0_ap_ready,
        start_out => myproject_Block_preheader_i_i_033_proc45_U0_start_out,
        start_write => myproject_Block_preheader_i_i_033_proc45_U0_start_write,
        input_1_V_data_0_V_dout => input_1_V_data_0_V_dout,
        input_1_V_data_0_V_empty_n => input_1_V_data_0_V_empty_n,
        input_1_V_data_0_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_0_V_read,
        input_1_V_data_1_V_dout => input_1_V_data_1_V_dout,
        input_1_V_data_1_V_empty_n => input_1_V_data_1_V_empty_n,
        input_1_V_data_1_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_1_V_read,
        input_1_V_data_2_V_dout => input_1_V_data_2_V_dout,
        input_1_V_data_2_V_empty_n => input_1_V_data_2_V_empty_n,
        input_1_V_data_2_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_2_V_read,
        input_1_V_data_3_V_dout => input_1_V_data_3_V_dout,
        input_1_V_data_3_V_empty_n => input_1_V_data_3_V_empty_n,
        input_1_V_data_3_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_3_V_read,
        input_1_V_data_4_V_dout => input_1_V_data_4_V_dout,
        input_1_V_data_4_V_empty_n => input_1_V_data_4_V_empty_n,
        input_1_V_data_4_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_4_V_read,
        input_1_V_data_5_V_dout => input_1_V_data_5_V_dout,
        input_1_V_data_5_V_empty_n => input_1_V_data_5_V_empty_n,
        input_1_V_data_5_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_5_V_read,
        input_1_V_data_6_V_dout => input_1_V_data_6_V_dout,
        input_1_V_data_6_V_empty_n => input_1_V_data_6_V_empty_n,
        input_1_V_data_6_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_6_V_read,
        input_1_V_data_7_V_dout => input_1_V_data_7_V_dout,
        input_1_V_data_7_V_empty_n => input_1_V_data_7_V_empty_n,
        input_1_V_data_7_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_7_V_read,
        input_1_V_data_8_V_dout => input_1_V_data_8_V_dout,
        input_1_V_data_8_V_empty_n => input_1_V_data_8_V_empty_n,
        input_1_V_data_8_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_8_V_read,
        input_1_V_data_9_V_dout => input_1_V_data_9_V_dout,
        input_1_V_data_9_V_empty_n => input_1_V_data_9_V_empty_n,
        input_1_V_data_9_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_9_V_read,
        input_1_V_data_10_V_dout => input_1_V_data_10_V_dout,
        input_1_V_data_10_V_empty_n => input_1_V_data_10_V_empty_n,
        input_1_V_data_10_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_10_V_read,
        input_1_V_data_11_V_dout => input_1_V_data_11_V_dout,
        input_1_V_data_11_V_empty_n => input_1_V_data_11_V_empty_n,
        input_1_V_data_11_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_11_V_read,
        input_1_V_data_12_V_dout => input_1_V_data_12_V_dout,
        input_1_V_data_12_V_empty_n => input_1_V_data_12_V_empty_n,
        input_1_V_data_12_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_12_V_read,
        input_1_V_data_13_V_dout => input_1_V_data_13_V_dout,
        input_1_V_data_13_V_empty_n => input_1_V_data_13_V_empty_n,
        input_1_V_data_13_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_13_V_read,
        input_1_V_data_14_V_dout => input_1_V_data_14_V_dout,
        input_1_V_data_14_V_empty_n => input_1_V_data_14_V_empty_n,
        input_1_V_data_14_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_14_V_read,
        input_1_V_data_15_V_dout => input_1_V_data_15_V_dout,
        input_1_V_data_15_V_empty_n => input_1_V_data_15_V_empty_n,
        input_1_V_data_15_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_15_V_read,
        input_1_V_data_16_V_dout => input_1_V_data_16_V_dout,
        input_1_V_data_16_V_empty_n => input_1_V_data_16_V_empty_n,
        input_1_V_data_16_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_16_V_read,
        input_1_V_data_17_V_dout => input_1_V_data_17_V_dout,
        input_1_V_data_17_V_empty_n => input_1_V_data_17_V_empty_n,
        input_1_V_data_17_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_17_V_read,
        input_1_V_data_18_V_dout => input_1_V_data_18_V_dout,
        input_1_V_data_18_V_empty_n => input_1_V_data_18_V_empty_n,
        input_1_V_data_18_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_18_V_read,
        input_1_V_data_19_V_dout => input_1_V_data_19_V_dout,
        input_1_V_data_19_V_empty_n => input_1_V_data_19_V_empty_n,
        input_1_V_data_19_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_19_V_read,
        input_1_V_data_20_V_dout => input_1_V_data_20_V_dout,
        input_1_V_data_20_V_empty_n => input_1_V_data_20_V_empty_n,
        input_1_V_data_20_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_20_V_read,
        input_1_V_data_21_V_dout => input_1_V_data_21_V_dout,
        input_1_V_data_21_V_empty_n => input_1_V_data_21_V_empty_n,
        input_1_V_data_21_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_21_V_read,
        input_1_V_data_22_V_dout => input_1_V_data_22_V_dout,
        input_1_V_data_22_V_empty_n => input_1_V_data_22_V_empty_n,
        input_1_V_data_22_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_22_V_read,
        input_1_V_data_23_V_dout => input_1_V_data_23_V_dout,
        input_1_V_data_23_V_empty_n => input_1_V_data_23_V_empty_n,
        input_1_V_data_23_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_23_V_read,
        input_1_V_data_24_V_dout => input_1_V_data_24_V_dout,
        input_1_V_data_24_V_empty_n => input_1_V_data_24_V_empty_n,
        input_1_V_data_24_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_24_V_read,
        input_1_V_data_25_V_dout => input_1_V_data_25_V_dout,
        input_1_V_data_25_V_empty_n => input_1_V_data_25_V_empty_n,
        input_1_V_data_25_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_25_V_read,
        input_1_V_data_26_V_dout => input_1_V_data_26_V_dout,
        input_1_V_data_26_V_empty_n => input_1_V_data_26_V_empty_n,
        input_1_V_data_26_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_26_V_read,
        input_1_V_data_27_V_dout => input_1_V_data_27_V_dout,
        input_1_V_data_27_V_empty_n => input_1_V_data_27_V_empty_n,
        input_1_V_data_27_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_27_V_read,
        input_1_V_data_28_V_dout => input_1_V_data_28_V_dout,
        input_1_V_data_28_V_empty_n => input_1_V_data_28_V_empty_n,
        input_1_V_data_28_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_28_V_read,
        input_1_V_data_29_V_dout => input_1_V_data_29_V_dout,
        input_1_V_data_29_V_empty_n => input_1_V_data_29_V_empty_n,
        input_1_V_data_29_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_29_V_read,
        input_1_V_data_30_V_dout => input_1_V_data_30_V_dout,
        input_1_V_data_30_V_empty_n => input_1_V_data_30_V_empty_n,
        input_1_V_data_30_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_30_V_read,
        input_1_V_data_31_V_dout => input_1_V_data_31_V_dout,
        input_1_V_data_31_V_empty_n => input_1_V_data_31_V_empty_n,
        input_1_V_data_31_V_read => myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_31_V_read,
        tmpdata1_data_V_din => myproject_Block_preheader_i_i_033_proc45_U0_tmpdata1_data_V_din,
        tmpdata1_data_V_full_n => tmpdata1_data_V_channel_full_n,
        tmpdata1_data_V_write => myproject_Block_preheader_i_i_033_proc45_U0_tmpdata1_data_V_write);

    myproject_Loop_1_proc_U0 : component myproject_Loop_1_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => myproject_Loop_1_proc_U0_ap_start,
        ap_done => myproject_Loop_1_proc_U0_ap_done,
        ap_continue => myproject_Loop_1_proc_U0_ap_continue,
        ap_idle => myproject_Loop_1_proc_U0_ap_idle,
        ap_ready => myproject_Loop_1_proc_U0_ap_ready,
        tmpdata1_data_V_dout => tmpdata1_data_V_channel_dout,
        tmpdata1_data_V_empty_n => tmpdata1_data_V_channel_empty_n,
        tmpdata1_data_V_read => myproject_Loop_1_proc_U0_tmpdata1_data_V_read,
        ap_return => myproject_Loop_1_proc_U0_ap_return);

    myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0 : component myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_start,
        ap_done => myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_done,
        ap_continue => myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_continue,
        ap_idle => myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_idle,
        ap_ready => myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_ready,
        p_read => p_Val2_loc_channel_dout,
        layer2_out_V_data_V_din => myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_layer2_out_V_data_V_din,
        layer2_out_V_data_V_full_n => layer2_out_V_data_V_full_n,
        layer2_out_V_data_V_write => myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_layer2_out_V_data_V_write);

    tmpdata1_data_V_channel_U : component fifo_w32_d32_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => myproject_Block_preheader_i_i_033_proc45_U0_tmpdata1_data_V_din,
        if_full_n => tmpdata1_data_V_channel_full_n,
        if_write => myproject_Block_preheader_i_i_033_proc45_U0_tmpdata1_data_V_write,
        if_dout => tmpdata1_data_V_channel_dout,
        if_empty_n => tmpdata1_data_V_channel_empty_n,
        if_read => myproject_Loop_1_proc_U0_tmpdata1_data_V_read);

    p_Val2_loc_channel_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => myproject_Loop_1_proc_U0_ap_return,
        if_full_n => p_Val2_loc_channel_full_n,
        if_write => myproject_Loop_1_proc_U0_ap_done,
        if_dout => p_Val2_loc_channel_dout,
        if_empty_n => p_Val2_loc_channel_empty_n,
        if_read => myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_ready);

    start_for_myproject_Loop_1_proc_U0_U : component start_for_myproject_Loop_1_proc_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_myproject_Loop_1_proc_U0_din,
        if_full_n => start_for_myproject_Loop_1_proc_U0_full_n,
        if_write => myproject_Block_preheader_i_i_033_proc45_U0_start_write,
        if_dout => start_for_myproject_Loop_1_proc_U0_dout,
        if_empty_n => start_for_myproject_Loop_1_proc_U0_empty_n,
        if_read => myproject_Loop_1_proc_U0_ap_ready);




    ap_channel_done_p_Val2_loc_channel <= myproject_Loop_1_proc_U0_ap_done;
    ap_done <= myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_done;
    ap_idle <= (myproject_Loop_1_proc_U0_ap_idle and myproject_Block_preheader_i_i_033_proc45_U0_ap_idle and myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_idle and (p_Val2_loc_channel_empty_n xor ap_const_logic_1));
    ap_ready <= myproject_Block_preheader_i_i_033_proc45_U0_ap_ready;
    ap_sync_continue <= ap_continue;
    ap_sync_done <= myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_done;
    ap_sync_ready <= myproject_Block_preheader_i_i_033_proc45_U0_ap_ready;
    input_1_V_data_0_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_0_V_read;
    input_1_V_data_10_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_10_V_read;
    input_1_V_data_11_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_11_V_read;
    input_1_V_data_12_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_12_V_read;
    input_1_V_data_13_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_13_V_read;
    input_1_V_data_14_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_14_V_read;
    input_1_V_data_15_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_15_V_read;
    input_1_V_data_16_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_16_V_read;
    input_1_V_data_17_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_17_V_read;
    input_1_V_data_18_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_18_V_read;
    input_1_V_data_19_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_19_V_read;
    input_1_V_data_1_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_1_V_read;
    input_1_V_data_20_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_20_V_read;
    input_1_V_data_21_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_21_V_read;
    input_1_V_data_22_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_22_V_read;
    input_1_V_data_23_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_23_V_read;
    input_1_V_data_24_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_24_V_read;
    input_1_V_data_25_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_25_V_read;
    input_1_V_data_26_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_26_V_read;
    input_1_V_data_27_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_27_V_read;
    input_1_V_data_28_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_28_V_read;
    input_1_V_data_29_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_29_V_read;
    input_1_V_data_2_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_2_V_read;
    input_1_V_data_30_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_30_V_read;
    input_1_V_data_31_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_31_V_read;
    input_1_V_data_3_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_3_V_read;
    input_1_V_data_4_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_4_V_read;
    input_1_V_data_5_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_5_V_read;
    input_1_V_data_6_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_6_V_read;
    input_1_V_data_7_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_7_V_read;
    input_1_V_data_8_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_8_V_read;
    input_1_V_data_9_V_read <= myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_9_V_read;
    layer2_out_V_data_V_din <= myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_layer2_out_V_data_V_din;
    layer2_out_V_data_V_write <= myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_layer2_out_V_data_V_write;
    myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_continue <= ap_continue;
    myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_start <= p_Val2_loc_channel_empty_n;
    myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_start_full_n <= ap_const_logic_1;
    myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_start_write <= ap_const_logic_0;
    myproject_Block_preheader_i_i_033_proc45_U0_ap_continue <= ap_const_logic_1;
    myproject_Block_preheader_i_i_033_proc45_U0_ap_start <= ap_start;
    myproject_Loop_1_proc_U0_ap_continue <= p_Val2_loc_channel_full_n;
    myproject_Loop_1_proc_U0_ap_start <= start_for_myproject_Loop_1_proc_U0_empty_n;
    myproject_Loop_1_proc_U0_start_full_n <= ap_const_logic_1;
    myproject_Loop_1_proc_U0_start_write <= ap_const_logic_0;
    start_for_myproject_Loop_1_proc_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
