

================================================================
== Vitis HLS Report for 'read_in_stream_direct'
================================================================
* Date:           Wed Jul 31 17:04:14 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                           |                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                         |                      Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74  |read_in_stream_direct_Pipeline_ln181_for_each_i  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      43|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     824|     710|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     218|    -|
|Register         |        -|     -|      87|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     911|     971|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                      Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74  |read_in_stream_direct_Pipeline_ln181_for_each_i  |        0|   0|  824|  710|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                 |        0|   0|  824|  710|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln70_fu_88_p2  |         +|   0|  0|  18|          11|           3|
    |iters_fu_120_p2    |         +|   0|  0|  23|          16|          16|
    |ap_block_state1    |        or|   0|  0|   2|           1|           1|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  43|          28|          20|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  59|         11|    1|         11|
    |ap_done                |   9|          2|    1|          2|
    |in_stream_write        |   9|          2|    1|          2|
    |inout1_blk_n_AR        |   9|          2|    1|          2|
    |m_axi_inout1_ARADDR    |  14|          3|   64|        192|
    |m_axi_inout1_ARBURST   |   9|          2|    2|          4|
    |m_axi_inout1_ARCACHE   |   9|          2|    4|          8|
    |m_axi_inout1_ARID      |   9|          2|    1|          2|
    |m_axi_inout1_ARLEN     |  14|          3|   32|         96|
    |m_axi_inout1_ARLOCK    |   9|          2|    2|          4|
    |m_axi_inout1_ARPROT    |   9|          2|    3|          6|
    |m_axi_inout1_ARQOS     |   9|          2|    4|          8|
    |m_axi_inout1_ARREGION  |   9|          2|    4|          8|
    |m_axi_inout1_ARSIZE    |   9|          2|    3|          6|
    |m_axi_inout1_ARUSER    |   9|          2|    1|          2|
    |m_axi_inout1_ARVALID   |  14|          3|    1|          3|
    |m_axi_inout1_RREADY    |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 218|         46|  126|        358|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                               |  10|   0|   10|          0|
    |ap_done_reg                                                             |   1|   0|    1|          0|
    |grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74_ap_start_reg  |   1|   0|    1|          0|
    |iters_reg_151                                                           |  16|   0|   16|          0|
    |trunc_ln_i_reg_162                                                      |  59|   0|   59|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   |  87|   0|   87|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  read_in_stream_direct|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  read_in_stream_direct|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  read_in_stream_direct|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  read_in_stream_direct|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  read_in_stream_direct|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  read_in_stream_direct|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  read_in_stream_direct|  return value|
|in_stream_din             |  out|  512|     ap_fifo|              in_stream|       pointer|
|in_stream_num_data_valid  |   in|    7|     ap_fifo|              in_stream|       pointer|
|in_stream_fifo_cap        |   in|    7|     ap_fifo|              in_stream|       pointer|
|in_stream_full_n          |   in|    1|     ap_fifo|              in_stream|       pointer|
|in_stream_write           |  out|    1|     ap_fifo|              in_stream|       pointer|
|m_axi_inout1_AWVALID      |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWREADY      |   in|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWADDR       |  out|   64|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWID         |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWLEN        |  out|   32|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWSIZE       |  out|    3|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWBURST      |  out|    2|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWLOCK       |  out|    2|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWCACHE      |  out|    4|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWPROT       |  out|    3|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWQOS        |  out|    4|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWREGION     |  out|    4|       m_axi|                 inout1|       pointer|
|m_axi_inout1_AWUSER       |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_WVALID       |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_WREADY       |   in|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_WDATA        |  out|  256|       m_axi|                 inout1|       pointer|
|m_axi_inout1_WSTRB        |  out|   32|       m_axi|                 inout1|       pointer|
|m_axi_inout1_WLAST        |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_WID          |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_WUSER        |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARVALID      |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARREADY      |   in|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARADDR       |  out|   64|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARID         |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARLEN        |  out|   32|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARSIZE       |  out|    3|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARBURST      |  out|    2|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARLOCK       |  out|    2|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARCACHE      |  out|    4|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARPROT       |  out|    3|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARQOS        |  out|    4|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARREGION     |  out|    4|       m_axi|                 inout1|       pointer|
|m_axi_inout1_ARUSER       |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_RVALID       |   in|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_RREADY       |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_RDATA        |   in|  256|       m_axi|                 inout1|       pointer|
|m_axi_inout1_RLAST        |   in|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_RID          |   in|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_RFIFONUM     |   in|    9|       m_axi|                 inout1|       pointer|
|m_axi_inout1_RUSER        |   in|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_RRESP        |   in|    2|       m_axi|                 inout1|       pointer|
|m_axi_inout1_BVALID       |   in|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_BREADY       |  out|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_BRESP        |   in|    2|       m_axi|                 inout1|       pointer|
|m_axi_inout1_BID          |   in|    1|       m_axi|                 inout1|       pointer|
|m_axi_inout1_BUSER        |   in|    1|       m_axi|                 inout1|       pointer|
|src                       |   in|   64|     ap_none|                    src|        scalar|
|in_dim_offset             |   in|   10|     ap_none|          in_dim_offset|        scalar|
+--------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%in_dim_offset_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %in_dim_offset"   --->   Operation 11 'read' 'in_dim_offset_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_dim_cast_i_i = zext i10 %in_dim_offset_read"   --->   Operation 12 'zext' 'in_dim_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.78ns)   --->   "%add_ln70 = add i11 %in_dim_cast_i_i, i11 7" [Deit_cpp/src/../include/util.hpp:70->Deit_cpp/src/linear.cpp:352]   --->   Operation 13 'add' 'add_ln70' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln_i = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln70, i32 3, i32 10" [Deit_cpp/src/../include/util.hpp:70->Deit_cpp/src/linear.cpp:352]   --->   Operation 14 'partselect' 'lshr_ln_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i8 %lshr_ln_i" [Deit_cpp/src/linear.cpp:179->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 15 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%and_ln_i = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %lshr_ln_i, i7 0" [Deit_cpp/src/linear.cpp:179->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 16 'bitconcatenate' 'and_ln_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i15 %and_ln_i" [Deit_cpp/src/linear.cpp:179->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 17 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.84ns)   --->   "%iters = add i16 %zext_ln179_1, i16 %zext_ln179" [Deit_cpp/src/linear.cpp:179->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 18 'add' 'iters' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%src_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %src"   --->   Operation 19 'read' 'src_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i16 %iters" [Deit_cpp/src/linear.cpp:179->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 20 'zext' 'zext_ln179_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln_i = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %src_read, i32 5, i32 63" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 21 'partselect' 'trunc_ln_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i59 %trunc_ln_i" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 22 'sext' 'sext_ln181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%inout1_addr = getelementptr i256 %inout1, i64 %sext_ln181" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 23 'getelementptr' 'inout1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout1_addr, i32 %zext_ln179_2" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 24 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 25 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout1_addr, i32 %zext_ln179_2" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 26 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout1_addr, i32 %zext_ln179_2" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 27 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout1_addr, i32 %zext_ln179_2" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 28 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout1_addr, i32 %zext_ln179_2" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 29 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout1_addr, i32 %zext_ln179_2" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 30 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout1_addr, i32 %zext_ln179_2" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 1.52>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%empty_183 = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [2/2] (1.52ns)   --->   "%call_ln181 = call void @read_in_stream_direct_Pipeline__ln181_for_each_i, i256 %inout1, i59 %trunc_ln_i, i16 %iters, i512 %in_stream" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 32 'call' 'call_ln181' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %in_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln181 = call void @read_in_stream_direct_Pipeline__ln181_for_each_i, i256 %inout1, i59 %trunc_ln_i, i16 %iters, i512 %in_stream" [Deit_cpp/src/linear.cpp:181->Deit_cpp/src/linear.cpp:352->Deit_cpp/src/linear.cpp:352]   --->   Operation 35 'call' 'call_ln181' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln352 = ret" [Deit_cpp/src/linear.cpp:352]   --->   Operation 36 'ret' 'ret_ln352' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inout1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ src]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_dim_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_dim_offset_read (read          ) [ 00000000000]
in_dim_cast_i_i    (zext          ) [ 00000000000]
add_ln70           (add           ) [ 00000000000]
lshr_ln_i          (partselect    ) [ 00000000000]
zext_ln179         (zext          ) [ 00000000000]
and_ln_i           (bitconcatenate) [ 00000000000]
zext_ln179_1       (zext          ) [ 00000000000]
iters              (add           ) [ 00111111111]
src_read           (read          ) [ 00000000000]
zext_ln179_2       (zext          ) [ 00011111100]
trunc_ln_i         (partselect    ) [ 00011111111]
sext_ln181         (sext          ) [ 00000000000]
inout1_addr        (getelementptr ) [ 00011111100]
empty              (readreq       ) [ 00000000000]
empty_183          (wait          ) [ 00000000000]
specinterface_ln0  (specinterface ) [ 00000000000]
specinterface_ln0  (specinterface ) [ 00000000000]
call_ln181         (call          ) [ 00000000000]
ret_ln352          (ret           ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inout1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_dim_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_dim_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_in_stream_direct_Pipeline__ln181_for_each_i"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="in_dim_offset_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="10" slack="0"/>
<pin id="58" dir="0" index="1" bw="10" slack="0"/>
<pin id="59" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_dim_offset_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="src_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_read/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_readreq_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="256" slack="0"/>
<pin id="71" dir="0" index="2" bw="16" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="256" slack="0"/>
<pin id="77" dir="0" index="2" bw="59" slack="7"/>
<pin id="78" dir="0" index="3" bw="16" slack="8"/>
<pin id="79" dir="0" index="4" bw="512" slack="0"/>
<pin id="80" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln181/9 "/>
</bind>
</comp>

<comp id="84" class="1004" name="in_dim_cast_i_i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in_dim_cast_i_i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="add_ln70_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="lshr_ln_i_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="11" slack="0"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="0" index="3" bw="5" slack="0"/>
<pin id="99" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln_i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln179_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="and_ln_i_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="15" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln_i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln179_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="15" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="iters_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="15" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iters/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln179_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_2/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln_i_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="59" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="0" index="3" bw="7" slack="0"/>
<pin id="135" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln_i/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln181_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="59" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="inout1_addr_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout1_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="iters_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="1"/>
<pin id="153" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="iters "/>
</bind>
</comp>

<comp id="157" class="1005" name="zext_ln179_2_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln179_2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="trunc_ln_i_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="59" slack="7"/>
<pin id="164" dir="1" index="1" bw="59" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln_i "/>
</bind>
</comp>

<comp id="167" class="1005" name="inout1_addr_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="256" slack="1"/>
<pin id="169" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="inout1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="87"><net_src comp="56" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="88" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="107"><net_src comp="94" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="94" pin="4"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="108" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="104" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="126" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="62" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="143"><net_src comp="130" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="140" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="144" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="154"><net_src comp="120" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="74" pin=3"/></net>

<net id="160"><net_src comp="126" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="165"><net_src comp="130" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="170"><net_src comp="144" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="68" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_stream | {9 10 }
	Port: inout1 | {}
 - Input state : 
	Port: read_in_stream_direct : inout1 | {2 3 4 5 6 7 8 9 10 }
	Port: read_in_stream_direct : src | {2 }
	Port: read_in_stream_direct : in_dim_offset | {1 }
  - Chain level:
	State 1
		add_ln70 : 1
		lshr_ln_i : 2
		zext_ln179 : 3
		and_ln_i : 3
		zext_ln179_1 : 4
		iters : 5
	State 2
		sext_ln181 : 1
		inout1_addr : 2
		empty : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|
| Operation|                      Functional Unit                      |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|
|   call   | grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74 |   883   |   639   |
|----------|-----------------------------------------------------------|---------|---------|
|    add   |                       add_ln70_fu_88                      |    0    |    17   |
|          |                        iters_fu_120                       |    0    |    22   |
|----------|-----------------------------------------------------------|---------|---------|
|   read   |               in_dim_offset_read_read_fu_56               |    0    |    0    |
|          |                    src_read_read_fu_62                    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|
|  readreq |                     grp_readreq_fu_68                     |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|
|          |                   in_dim_cast_i_i_fu_84                   |    0    |    0    |
|   zext   |                     zext_ln179_fu_104                     |    0    |    0    |
|          |                    zext_ln179_1_fu_116                    |    0    |    0    |
|          |                    zext_ln179_2_fu_126                    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|
|partselect|                      lshr_ln_i_fu_94                      |    0    |    0    |
|          |                     trunc_ln_i_fu_130                     |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|
|bitconcatenate|                      and_ln_i_fu_108                      |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|
|   sext   |                     sext_ln181_fu_140                     |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|
|   Total  |                                                           |   883   |   678   |
|----------|-----------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| inout1_addr_reg_167|   256  |
|    iters_reg_151   |   16   |
| trunc_ln_i_reg_162 |   59   |
|zext_ln179_2_reg_157|   32   |
+--------------------+--------+
|        Total       |   363  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_68 |  p1  |   2  |  256 |   512  ||    9    |
| grp_readreq_fu_68 |  p2  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   544  ||  0.854  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   883  |   678  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   363  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1246  |   696  |
+-----------+--------+--------+--------+
