/*	$NetBSD: locore.s,v 1.92.2.1 1998/09/30 01:51:02 cgd Exp $	*/

/*
 * Copyright (c) 1988 University of Utah.
 * Copyright (c) 1980, 1990 The Regents of the University of California.
 * All rights reserved.
 *
 * This code is derived from software contributed to Berkeley by
 * the Systems Programming Group of the University of Utah Computer
 * Science Department.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *	This product includes software developed by the University of
 *	California, Berkeley and its contributors.
 * 4. Neither the name of the University nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * from: Utah $Hdr: locore.s 1.58 91/04/22$
 *
 *	@(#)locore.s	7.11 (Berkeley) 5/9/91
 *
 * Original (hp300) Author: unknown, maybe Mike Hibler?
 * Amiga author: Markus Wild
 * Other contributors: Bryan Ford (kernel reload stuff)
 */

#include "assym.h"
#include <machine/asm.h>
#include <machine/trap.h>

	.globl	_kernel_text
_kernel_text:
L_base:
	.long	0x4ef80400+NBPG	/* jmp jmp0.w */
	.fill	NBPG/4-1,4,0/*xdeadbeef*/

#include <amiga/amiga/vectors.s>
#include <amiga/amiga/custom.h>

#ifdef DRACO
#include <amiga/amiga/drcustom.h>
#endif

#define CIAAADDR(ar)	movl	_CIAAbase,ar
#define CIABADDR(ar)	movl	_CIABbase,ar
#define CUSTOMADDR(ar)	movl	_CUSTOMbase,ar
#define INTREQRADDR(ar)	movl	_INTREQRaddr,ar
#define INTREQWADDR(ar)	movl	_INTREQWaddr,ar
#define INTENAWADDR(ar) movl	_amiga_intena_write,ar
#define	INTENARADDR(ar)	movl	_amiga_intena_read,ar

	.text
/*
 * This is where we wind up if the kernel jumps to location 0.
 * (i.e. a bogus PC)  This is known to immediately follow the vector
 * table and is hence at 0x400 (see reset vector in vectors.s).
 */
	.globl	_panic
	pea	Ljmp0panic
	jbsr	_panic
	/* NOTREACHED */
Ljmp0panic:
	.asciz	"kernel jump to zero"
	.even

/*
 * Do a dump.
 * Called by auto-restart.
 */
	.globl	_dumpsys
	.globl	_doadump
_doadump:
	jbsr	_dumpsys
	jbsr	_doboot
	/*NOTREACHED*/

/*
 * Trap/interrupt vector routines
 */
#include <m68k/m68k/trap_subr.s>

	.globl	_trap, _nofault, _longjmp
#if defined(M68040) || defined(M68060)
	.globl _addrerr4060
_addrerr4060:
	clrl	sp@-			| stack adjust count
	moveml	d0-d7/a0-a7,sp@-	| save user registers
	movl	usp,a0			| save the user SP
	movl	a0,sp@(FR_SP)		|   in the savearea
	movl	sp@(FR_HW+8),sp@-
	clrl	sp@-			| dummy code
	movl	#T_ADDRERR,sp@-		| mark address error
	jra	_ASM_LABEL(faultstkadj)	| and deal with it
#endif

#if defined(M68060)
	.globl _buserr60
_buserr60:
	clrl	sp@-			| stack adjust count
	moveml	d0-d7/a0-a7,sp@-	| save user registers
	movl	usp,a0			| save the user SP
	movl	a0,sp@(FR_SP)		|   in the savearea
	movel	sp@(FR_HW+12),d0	| FSLW
	btst	#2,d0			| branch prediction error?
	jeq	Lnobpe			
	movc	cacr,d2
	orl	#IC60_CABC,d2		| clear all branch cache entries
	movc	d2,cacr
	movl	d0,d1
	addql	#1,L60bpe
	andl	#0x7ffd,d1
	jeq	_ASM_LABEL(faultstkadjnotrap2)
Lnobpe:
| we need to adjust for misaligned addresses
	movl	sp@(FR_HW+8),d1		| grab VA
	btst	#27,d0			| check for mis-aligned access
	jeq	Lberr3			| no, skip
	addl	#28,d1			| yes, get into next page
					| operand case: 3,
					| instruction case: 4+12+12
	andl	#PG_FRAME,d1            | and truncate
Lberr3:
	movl	d1,sp@-
	movl	d0,sp@-			| code is FSLW now.
	andw	#0x1f80,d0 
	jeq	Lisberr
	movl	#T_MMUFLT,sp@-		| show that we are an MMU fault
	jra	_ASM_LABEL(faultstkadj)	| and deal with it
#endif
#if defined(M68040)
	.globl _buserr40
_buserr40:
	clrl	sp@-			| stack adjust count
	moveml	d0-d7/a0-a7,sp@-	| save user registers
	movl	usp,a0			| save the user SP
	movl	a0,sp@(FR_SP)		|   in the savearea
	movl	sp@(FR_HW+20),d1	| get fault address
	moveq	#0,d0
	movw	sp@(FR_HW+12),d0	| get SSW
	btst	#11,d0			| check for mis-aligned
	jeq	Lbe1stpg		| no skip
	addl	#3,d1			| get into next page
	andl	#PG_FRAME,d1		| and truncate
Lbe1stpg:
	movl	d1,sp@-			| pass fault address.
	movl	d0,sp@-			| pass SSW as code
	btst	#10,d0			| test ATC
	jeq	Lisberr			| it is a bus error
	movl	#T_MMUFLT,sp@-		| show that we are an MMU fault
	jra	_ASM_LABEL(faultstkadj)	| and deal with it
#endif

_buserr:
_addrerr:
#if !(defined(M68020) || defined(M68030))
	jra	_badtrap
#else
	clrl	sp@-			| stack adjust count
	moveml	d0-d7/a0-a7,sp@-	| save user registers
	movl	usp,a0			| save the user SP
	movl	a0,sp@(FR_SP)		|   in the savearea
	moveq	#0,d0
	movw	sp@(FR_HW+10),d0	| grab SSW for fault processing
	btst	#12,d0			| RB set?
	jeq	LbeX0			| no, test RC
	bset	#14,d0			| yes, must set FB
	movw	d0,sp@(FR_HW+10)	| for hardware too
LbeX0:
	btst	#13,d0			| RC set?
	jeq	LbeX1			| no, skip
	bset	#15,d0			| yes, must set FC
	movw	d0,sp@(FR_HW+10)	| for hardware too
LbeX1:
	btst	#8,d0			| data fault?
	jeq	Lbe0			| no, check for hard cases
	movl	sp@(FR_HW+16),d1	| fault address is as given in frame
	jra	Lbe10			| thats it
Lbe0:
	btst	#4,sp@(FR_HW+6)		| long (type B) stack frame?
	jne	Lbe4			| yes, go handle
	movl	sp@(FR_HW+2),d1		| no, can use save PC
	btst	#14,d0			| FB set?
	jeq	Lbe3			| no, try FC
	addql	#4,d1			| yes, adjust address
	jra	Lbe10			| done
Lbe3:
	btst	#15,d0			| FC set?
	jeq	Lbe10			| no, done
	addql	#2,d1			| yes, adjust address
	jra	Lbe10			| done
Lbe4:
	movl	sp@(FR_HW+36),d1	| long format, use stage B address
	btst	#15,d0			| FC set?
	jeq	Lbe10			| no, all done
	subql	#2,d1			| yes, adjust address
Lbe10:
	movl	d1,sp@-			| push fault VA
	movl	d0,sp@-			| and padded SSW
	movw	sp@(FR_HW+8+6),d0	| get frame format/vector offset
	andw	#0x0FFF,d0		| clear out frame format
	cmpw	#12,d0			| address error vector?
	jeq	Lisaerr			| yes, go to it
	movl	d1,a0			| fault address
	movl	sp@,d0			| function code from ssw
	btst	#8,d0			| data fault?
	jne	Lbe10a
	movql	#1,d0			| user program access FC
					| (we dont seperate data/program)
	btst	#5,sp@(FR_HW+8)		| supervisor mode?
	jeq	Lbe10a			| if no, done
	movql	#5,d0			| else supervisor program access
Lbe10a:
	ptestr	d0,a0@,#7		| do a table search
	pmove	psr,sp@			| save result
	movb	sp@,d1
	btst	#2,d1			| invalid (incl. limit viol. and berr)?
	jeq	Lmightnotbemerr		| no -> wp check
	btst	#7,d1			| is it MMU table berr?
	jeq	Lismerr			| no, must be fast
	jra	Lisberr1		| real bus err needs not be fast.
Lmightnotbemerr:
	btst	#3,d1			| write protect bit set?
	jeq	Lisberr1		| no: must be bus error
	movl	sp@,d0			| ssw into low word of d0
	andw	#0xc0,d0		| Write protect is set on page:
	cmpw	#0x40,d0		| was it read cycle?
	jeq	Lisberr1		| yes, was not WPE, must be bus err
Lismerr:
	movl	#T_MMUFLT,sp@-		| show that we are an MMU fault
	jra	_ASM_LABEL(faultstkadj)	| and deal with it
Lisaerr:
	movl	#T_ADDRERR,sp@-		| mark address error
	jra	_ASM_LABEL(faultstkadj)	| and deal with it
Lisberr1:
	clrw	sp@			| re-clear pad word
#endif
Lisberr:				| also used by M68040/60
	tstl	_nofault		| device probe?
	jeq	LberrIsProbe		| no, handle as usual
	movl	_nofault,sp@-		| yes,
	jbsr	_longjmp		|  longjmp(nofault)
	/* NOTREACHED */
LberrIsProbe:
	movl	#T_BUSERR,sp@-		| mark bus error
	jra	_ASM_LABEL(faultstkadj)	| and deal with it

/*
 * FP exceptions.
 */
_fpfline:
#if defined(M68040)
	cmpw	#0x202c,sp@(6)		| format type 2?
	jne	_illinst		| no, not an FP emulation
#ifdef FPSP
	.globl fpsp_unimp
	jmp	fpsp_unimp		| yes, go handle it
#endif
#endif

#ifdef FPU_EMULATE
	.globl _fpemuli
_fpemuli:
	addql	#1,Lfpecnt
	clrl	sp@-			| stack adjust count
	moveml	d0-d7/a0-a7,sp@-	| save registers
	movql	#T_FPEMULI,d0		| denote as FP emulation trap
	jra	fault			| do it
#endif
	
_fpunsupp:
#if defined(M68040)
	cmpl	#MMU_68040,_mmutype	| 68040?
	jne	_illinst		| no, treat as illinst
#ifdef FPSP
	.globl	fpsp_unsupp
	jmp	fpsp_unsupp		| yes, go handle it
#else
	clrl	sp@-			| stack adjust count
	moveml	d0-d7/a0-a7,sp@-	| save registers
	movql	#T_FPEMULD,d0		| denote as FP emulation trap
	jra	fault			| do it
#endif
#else
	jra	_illinst
#endif
/*
 * Handles all other FP coprocessor exceptions.
 * Note that since some FP exceptions generate mid-instruction frames
 * and may cause signal delivery, we need to test for stack adjustment
 * after the trap call.
 */
	.globl	_fpfault
_fpfault:
#ifdef FPCOPROC
	clrl	sp@-			| stack adjust count
	moveml	d0-d7/a0-a7,sp@-	| save user registers
	movl	usp,a0			| and save
	movl	a0,sp@(FR_SP)		|   the user stack pointer
	clrl	sp@-			| no VA arg
	movl	_curpcb,a0		| current pcb
	lea	a0@(PCB_FPCTX),a0	| address of FP savearea
	fsave	a0@			| save state
#if defined(M68020) || defined(M68030)
#if defined(M68060) || defined(M68040)
	movb	_machineid+3,d0
	andb	#0x90,d0		| AMIGA_68060 | AMIGA_68040
	jne	Lfptnull		| XXX
#endif
	tstb	a0@			| null state frame? 
	jeq	Lfptnull		| yes, safe
	clrw	d0			| no, need to tweak BIU
	movb	a0@(1),d0		| get frame size
	bset	#3,a0@(0,d0:w)		| set exc_pend bit of BIU
Lfptnull:
#endif
	fmovem	fpsr,sp@-		| push fpsr as code argument
	frestore a0@			| restore state
	movl	#T_FPERR,sp@-		| push type arg
	jra	_ASM_LABEL(faultstkadj) | call trap and deal with stack cleanup
#else
	jra	_badtrap		| treat as an unexpected trap
#endif

/*
 * Other exceptions only cause four and six word stack frame and require
 * no post-trap stack adjustment.
 */

	.globl	_straytrap
_badtrap:
	moveml	d0/d1/a0/a1,sp@-	| save scratch regs
	movw	sp@(22),sp@-		| push exception vector info
	clrw	sp@-
	movl	sp@(22),sp@-		| and PC
	jbsr	_straytrap		| report
	addql	#8,sp			| pop args
	moveml	sp@+,d0/d1/a0/a1	| restore regs
	jra	rei			| all done

	.globl	_syscall
_trap0:
	clrl	sp@-			| stack adjust count
	moveml	d0-d7/a0-a7,sp@-	| save user registers
	movl	usp,a0			| save the user SP
	movl	a0,sp@(FR_SP)		|   in the savearea
	movl	d0,sp@-			| push syscall number
	jbsr	_syscall		| handle it
	addql	#4,sp			| pop syscall arg
	movl	sp@(FR_SP),a0		| grab and restore
	movl	a0,usp			|   user SP
	moveml	sp@+,d0-d7/a0-a6	| restore most registers
	addql	#8,sp			| pop SP and stack adjust
	jra	rei			| all done

/*
 * Our native 4.3 implementation uses trap 1 as sigreturn() and trap 2
 * as a breakpoint trap.
 */
_trap1:
	jra	sigreturn

_trap2:
	jra	_trace

/*
 * Trap 12 is the entry point for the cachectl "syscall"
 *	cachectl(command, addr, length)
 * command in d0, addr in a1, length in d1
 */
	.globl	_cachectl
_trap12:
	movl	d1,sp@-			| push length
	movl	a1,sp@-			| push addr
	movl	d0,sp@-			| push command
	jbsr	_cachectl		| do it
	lea	sp@(12),sp		| pop args
	jra	rei			| all done

/*
 * Trap 15 is used for:
 *	- KGDB traps
 *	- trace traps for SUN binaries (not fully supported yet)
 * We just pass it on and let trap() sort it all out
 */
_trap15:
	clrl	sp@-
	moveml	d0-d7/a0-a7,sp@-
#ifdef KGDB
	moveq	#T_TRAP15,d0
	movw	sp@(FR_HW),d1		| get PSW
	andw	#PSL_S,d1		| from user mode?
	jeq	fault			| yes, just a regular fault
	movl	d0,sp@-
	.globl	_kgdb_trap_glue
	jbsr	_kgdb_trap_glue		| returns if no debugger
	addl	#4,sp
#endif
	moveq	#T_TRAP15,d0
	jra	fault

/*
 * Hit a breakpoint (trap 1 or 2) instruction.
 * Push the code and treat as a normal fault.
 */
_trace:
	clrl	sp@-
	moveml	d0-d7/a0-a7,sp@-
#ifdef KGDB
	moveq	#T_TRACE,d0
	movw	sp@(FR_HW),d1		| get SSW
	andw	#PSL_S,d1		| from user mode?
	jeq	fault			| no, regular fault
	movl	d0,sp@-
	jbsr	_kgdb_trap_glue		| returns if no debugger
	addl	#4,sp
#endif
	moveq	#T_TRACE,d0
	jra	fault

/* Use common m68k sigreturn */
#include <m68k/m68k/sigreturn.s>

/*
 * Interrupt handlers.
 *
 *	Level 0:	Spurious: ignored.
 *	Level 1:	builtin-RS232 TBE, softint (not used yet)
 *	Level 2:	keyboard (CIA-A) + DMA + SCSI
 *	Level 3:	VBL
 *	Level 4:	not used
 *	Level 5:	builtin-RS232 RBF
 *	Level 6:	Clock (CIA-B-Timers), Floppy index pulse
 *	Level 7:	Non-maskable: shouldn't be possible. ignore.
 */

/* Provide a generic interrupt dispatcher, only handle hardclock (int6)
 * and serial RBF (int5) specially, to improve performance
 */

	.globl	_intrhand, _hardclock

_spurintr:
	addql	#1,_intrcnt+0
	addql	#1,_cnt+V_INTR
	jra	rei

_lev5intr:
	moveml	d0/d1/a0/a1,sp@-
#include "ser.h"
#if NSER > 0
	jsr	_ser_fastint
#else
	INTREQWADDR(a0)
	movew	#INTF_RBF,a0@		| clear RBF interrupt in intreq
#endif
	moveml	sp@+,d0/d1/a0/a1
	addql	#1,_intrcnt+20
	addql	#1,_cnt+V_INTR
	jra	rei

#ifdef DRACO
	.globl _DraCoLev2intr
_DraCoLev2intr:
	moveml	d0/d1/a0/a1,sp@-

	CIAAADDR(a0)
	movb	a0@(CIAICR),d0		| read irc register (clears ints!)
	jge     Ldrintrcommon		| CIAA IR not set, go through isr chain
	movel	_draco_intpen,a0
|	andib	#4,a0@
|XXX this would better be 
	bclr	#2,a0@
	btst	#0,d0			| timerA interrupt?
	jeq	Ldraciaend

	lea	sp@(16),a1		| get pointer to PS
	movl	a1,sp@-			| push pointer to PS, PC
	
	movw	#PSL_HIGHIPL,sr		| hardclock at high IPL
	jbsr	_hardclock		| call generic clock int routine
	addql	#4,sp			| pop params
	addql	#1,_intrcnt+32		| add another system clock interrupt

Ldraciaend:
	moveml	sp@+,d0/d1/a0/a1
	addql	#1,_cnt+V_INTR
	jra	rei

/* XXX on the DraCo rev. 4 or later, lev 1 is vectored here. */
	.globl _DraCoLev1intr
	.globl _amiga_clk_interval
_DraCoLev1intr:
	moveml	d0/d1/a0/a1,sp@-
	movl	_draco_ioct,a0
	btst	#5,a0@(7)
	jeq	Ldrintrcommon
	btst	#4,a0@(7)	| this only happens during autoconfiguration,
	jeq	Ldrintrcommon	| so test last.
	movw	#PSL_HIGHIPL,sr	| run clock at high ipl
Ldrclockretry:
	lea	sp@(16),a1	| get pointer to PS
	movl	a1,sp@-		| push pointer to PS, PC
	jbsr	_hardclock
	addql	#4,sp		| pop params
	addql	#1,_intrcnt+32	| add another system clock interrupt

	movl	_draco_ioct,a0
	tstb	a0@(9)		| latch timer value
	movw	a0@(11),d0	| can't use movpw here, might be 68060
	movb	a0@(13),d0
	addw	_amiga_clk_interval+2,d0
	movb	d0,a0@(13)	| low byte: latch write value
	movw	d0,a0@(11)	| ...and write it into timer
	tstw	d0		| already positive?
	jcs	Ldrclockretry	| we lost more than one tick, call us again.

	clrb	a0@(9)		| reset timer irq

	moveml	sp@+,d0/d1/a0/a1
	addql	#1,_cnt+V_INTR
	jra	rei

/* XXX on the DraCo, lev 1, 3, 4, 5 and 6 are vectored here by initcpu() */
	.globl _DraCoIntr
_DraCoIntr:
	moveml  d0/d1/a0/a1,sp@-
Ldrintrcommon:
	lea	Drintrcnt-4,a0
	movw	sp@(22),d0		| use vector offset
	andw	#0xfff,d0		|   sans frame type
	addql	#1,a0@(-0x60,d0:w)	|     to increment apropos counter
	movw	sr,sp@-			| push current SR value
	clrw	sp@-			|    padded to longword
	jbsr	_intrhand		| handle interrupt
	addql	#4,sp			| pop SR
	moveml	sp@+,d0/d1/a0/a1
	addql	#1,_cnt+V_INTR
	jra	rei
#endif
	

_lev1intr:
_lev2intr:
_lev3intr:
#ifndef LEV6_DEFER
_lev4intr:
#endif
	moveml	d0/d1/a0/a1,sp@-
Lintrcommon:
	lea	_intrcnt,a0
	movw	sp@(22),d0		| use vector offset
	andw	#0xfff,d0		|   sans frame type
	addql	#1,a0@(-0x60,d0:w)	|     to increment apropos counter
	movw	sr,sp@-			| push current SR value
	clrw	sp@-			|    padded to longword
	jbsr	_intrhand		| handle interrupt
	addql	#4,sp			| pop SR
	moveml	sp@+,d0/d1/a0/a1
	addql	#1,_cnt+V_INTR
	jra	rei

/* XXX used to be ifndef DRACO; vector will be overwritten by initcpu() */

_lev6intr:
#ifdef LEV6_DEFER
	/*
	 * cause a level 4 interrupt (AUD3) to occur as soon
	 * as we return. Block generation of level 6 ints until
	 * we have dealt with this one.
	 */
	moveml	d0/a0,sp@-
	INTREQRADDR(a0)
	movew	a0@,d0
	btst	#INTB_EXTER,d0
	jeq	Llev6spur
	INTREQWADDR(a0)
	movew	#INTF_SETCLR+INTF_AUD3,a0@
	INTENAWADDR(a0)
	movew	#INTF_EXTER,a0@
	movew	#INTF_SETCLR+INTF_AUD3,a0@	| make sure THIS one is ok...
	moveml	sp@+,d0/a0
	rte
Llev6spur:
	addql	#1,_intrcnt+36		| count spurious level 6 interrupts
	moveml	sp@+,d0/a0
	rte

_lev4intr:
_fake_lev6intr:
#endif
	moveml	d0/d1/a0/a1,sp@-
#ifdef LEV6_DEFER
	/*
	 * check for fake level 6
	 */
	INTREQRADDR(a0)
	movew	a0@,d0
	btst	#INTB_EXTER,d0
	jeq	Lintrcommon		| if EXTER not pending, handle normally
#endif

	CIABADDR(a0)
	movb	a0@(CIAICR),d0		| read irc register (clears ints!)
	jge	Lchkexter		| CIAB IR not set, go through isr chain
	INTREQWADDR(a0)
#ifndef LEV6_DEFER
	movew	#INTF_EXTER,a0@		| clear EXTER interrupt in intreq
#else
	movew	#INTF_EXTER+INTF_AUD3,a0@ | clear EXTER & AUD3 in intreq
	INTENAWADDR(a0)
	movew	#INTF_SETCLR+INTF_EXTER,a0@ | reenable EXTER interrupts
#endif
	btst	#0,d0			| timerA interrupt?
	jeq     Ltstciab4		| no
	movl	d0,sp@-			| push CIAB interrupt flags
	lea	sp@(20),a1		| get pointer to PS
	movl	a1,sp@-			| push pointer to PS, PC
	jbsr	_hardclock		| call generic clock int routine
	addql	#4,sp			| pop params
	addql	#1,_intrcnt+32		| add another system clock interrupt
	movl	sp@+,d0			| pop interrupt flags
Ltstciab4:
#include "fd.h"
#if NFD > 0
	btst	#4,d0			| FLG (dskindex) interrupt?
	jeq	Lskipciab		| no
	jbsr	_fdidxintr		| tell floppy driver we got it
Lskipciab:
#endif
| other ciab interrupts?
Llev6done:
	moveml	sp@+,d0/d1/a0/a1		| restore scratch regs
	addql	#1,_cnt+V_INTR		| chalk up another interrupt
	jra	rei			| all done [can we do rte here?]
Lchkexter:
| check to see if EXTER request is really set?
	movl	_isr_exter,a0		| get head of EXTER isr chain
Lnxtexter:
	movl	a0,d0			| test if any more entries
	jeq	Lexterdone		| (spurious interrupt?)
	movl	a0,sp@-			| save isr pointer
	movl	a0@(ISR_ARG),sp@-
	movl	a0@(ISR_INTR),a0
	jsr	a0@			| call isr handler
	addql	#4,sp
	movl	sp@+,a0			| restore isr pointer
	movl	a0@(ISR_FORW),a0	| get next pointer
	tstl	d0			| did handler process the int?
	jeq	Lnxtexter		| no, try next
Lexterdone:
	INTREQWADDR(a0)
#ifndef LEV6_DEFER
	movew	#INTF_EXTER,a0@		| clear EXTER interrupt
#else
	movew	#INTF_EXTER+INTF_AUD3,a0@ | clear EXTER & AUD3 interrupt
	INTENAWADDR(a0)
	movew	#INTF_SETCLR+INTF_EXTER,a0@ | reenable EXTER interrupts
#endif
	addql	#1,_intrcnt+24		| count EXTER interrupts
	jra	Llev6done
/* XXX endifndef DRACO used to be here */

_lev7intr:
	addql	#1,_intrcnt+28
	/*
	 * some amiga zorro2 boards seem to generate spurious NMIs. Best
	 * thing to do is to return as quick as possible. That's the
	 * reason why I do RTE here instead of jra rei.
	 */
	rte				| all done


/*
 * Emulation of VAX REI instruction.
 *
 * This code deals with checking for and servicing ASTs
 * (profiling, scheduling) and software interrupts (network, softclock).
 * We check for ASTs first, just like the VAX.  To avoid excess overhead
 * the T_ASTFLT handling code will also check for software interrupts so we
 * do not have to do it here.
 * do not have to do it here.  After identifing that we need an AST we
 * drop the IPL to allow device interrupts.
 *
 * This code is complicated by the fact that sendsig may have been called
 * necessitating a stack cleanup.  A cleanup should only be needed at this
 * point for coprocessor mid-instruction frames (type 9), but we also test
 * for bus error frames (type 10 and 11).
 */
	.globl	_astpending
	.globl	rei
	.globl	_rei
_rei:
rei:
#ifdef DEBUG
	tstl	_panicstr		| have we paniced?
	jne	Ldorte			| yes, do not make matters worse
#endif
	tstl	_astpending		| AST pending?
	jeq	Ldorte			| no, done
Lrei1:
	btst	#5,sp@			| yes, are we returning to user mode?
	jne	Ldorte			| no, done
	movw	#PSL_LOWIPL,sr		| lower SPL
	clrl	sp@-			| stack adjust
	moveml	d0-d7/a0-a7,sp@-	| save all registers
	movl	usp,a1			| including
	movl	a1,sp@(FR_SP)		|    the users SP
	clrl	sp@-			| VA == none
	clrl	sp@-			| code == none
	movl	#T_ASTFLT,sp@-		| type == async system trap
	jbsr	_trap			| go handle it
	lea	sp@(12),sp		| pop value args
	movl	sp@(FR_SP),a0		| restore user SP
	movl	a0,usp			|   from save area
	movw	sp@(FR_ADJ),d0		| need to adjust stack?
	jne	Laststkadj		| yes, go to it
	moveml	sp@+,d0-d7/a0-a6	| no, restore most user regs
	addql	#8,sp			| toss SP and stack adjust
	rte				| and do real RTE
Laststkadj:
	lea	sp@(FR_HW),a1		| pointer to HW frame
	addql	#8,a1			| source pointer
	movl	a1,a0			| source
	addw	d0,a0			|  + hole size = dest pointer
	movl	a1@-,a0@-		| copy
	movl	a1@-,a0@-		|  8 bytes
	movl	a0,sp@(FR_SP)		| new SSP
	moveml	sp@+,d0-d7/a0-a6	| restore user registers
	movl	sp@,sp			| and our SP
Ldorte:
	rte				| real return

/*
 * Kernel access to the current processes kernel stack is via a fixed
 * virtual address.  It is at the same address as in the users VA space.
 */
	.data
_esym:	.long	0
	.globl	_esym


/*
 * Initialization
 *
 * A5 contains physical load point from boot
 * exceptions vector thru our table, that's bad.. just hope nothing exceptional
 * happens till we had time to initialize ourselves..
 */
	.comm	_lowram,4

#define	RELOC(var, ar)	\
	lea	var,ar;	\
	addl	a5,ar

	.text
	.globl	_eclockfreq
	.globl	_edata
	.globl	_etext,_end
	.globl	start

	| XXX should be a symbol?
	| 2: needs a4 = esym
	| 3: no chipmem requirement
	|    bootinfo data structure

	.word	0
	.word	0x0003			| loadbsd version required
start:
	lea	pc@(L_base),a5		| initialize relocation register

	movw	#PSL_HIGHIPL,sr		| no interrupts
	RELOC(tmpstk,a6)
	movl	a6,sp			| give ourselves a temporary stack

	| save the passed parameters. "prepass" them on the stack for
	| later catch by _start_c
	movl	d6,sp@-			| pass boot partition offset
	movl	a2,sp@-			| pass sync inhibit flags
	movl	d3,sp@-			| pass AGA mode
	movl	a4,sp@-			| pass address of _esym
	movl	d1,sp@-			| pass chipmem-size
	movl	d0,sp@-			| pass fastmem-size
	movl	a0,sp@-			| pass fastmem_start
	movl	d5,sp@-			| pass machine id

	/*
	 * initialize some hw addresses to their physical address 
	 * for early running
	 */
#ifdef DRACO
	/*
	 * this is already dynamically done on DraCo
	 */
	cmpb	#0x7D,sp@
	jne	LisAmiga1
| debug code:
| we should need about 1 uSec for the loop.
| we dont need the AGA mode register.
	movel	#100000,d3
LisDraco0:
#ifdef DEBUG_KERNEL_START
	movb	#0,0x200003c8
	movb	#00,0x200003c9
	movb	#40,0x200003c9
	movb	#00,0x200003c9
|XXX:
	movb	#0,0x200003c8
	movb	#40,0x200003c9
	movb	#00,0x200003c9
	movb	#00,0x200003c9
	subql	#1,d3
	jcc	LisDraco0
#endif

	RELOC(_chipmem_start, a0)
	movl	#0,a0@

	RELOC(_CIAAbase, a0)
	movl	#0x2801001, a0@
	RELOC(_CIABbase, a0)
	movl	#0x2800000, a0@

	/* XXXX more to come here; as we need it */

	jra	LisDraco1
LisAmiga1:
#endif
	RELOC(_chipmem_start, a0)
	movl	#0x400,a0@
	RELOC(_CIAAbase, a0)
	movl	#0xbfe001,a0@
	RELOC(_CIABbase, a0)
	movl	#0xbfd000,a0@
	RELOC(_CUSTOMbase, a0)
	movl	#0xdff000,a0@

#ifdef DRACO
LisDraco1:
#endif
	/*
	 * initialize the timer frequency
	 */
	RELOC(_eclockfreq, a0)
	movl	d4,a0@

	movl	#AMIGA_68030,d1		| 68030 Attn flag from exec
	andl	d5,d1
	jeq	Ltestfor020
	RELOC(_mmutype, a0)
	movl	#MMU_68030,a0@		| assume 020 means 851
	RELOC(_cputype, a0)
	movl	#CPU_68030,a0@
	jra	Lsetcpu040		| skip to init.
Ltestfor020:
	movl	#AMIGA_68020,d1		| 68020 Attn flag from exec
	andl	d5,d1
	jeq	Lsetcpu040
	RELOC(_mmutype, a0)
	movl	#MMU_68851,a0@
	RELOC(_cputype, a0)
	movl	#CPU_68020,a0@
Lsetcpu040:
	movl	#CACHE_OFF,d0		| 68020/030 cache
	movl	#AMIGA_68040,d1
	andl	d1,d5
	jeq	Lstartnot040		| it is not 68040
	RELOC(_mmutype, a0)
	movl	#MMU_68040,a0@		| same as hp300 for compat
	RELOC(_cputype, a0)
	movl	#CPU_68040,a0@
	.word	0xf4f8			| cpusha bc - push and invalidate caches
	movl	#CACHE40_OFF,d0		| 68040 cache disable
#ifndef BB060STUPIDROM
	btst	#7,sp@(3)
	jeq	Lstartnot040
	movl	#CPU_68060,a0@		| and in the cputype
	orl	#IC60_CABC,d0		| XXX and clear all 060 branch cache 
#else
	movc	d0,cacr
	bset	#30,d0			| not allocate data cache bit
	movc	d0,cacr			| does it stick?
	movc	cacr,d0
	tstl	d0
	jeq	Lstartnot040
	bset	#7,sp@(3)		| note it is '60 family in machineid
	movl	#CPU_68060,a0@		| and in the cputype
	orl	#IC60_CABC,d0		| XXX and clear all 060 branch cache 
	.word	0x4e7a,0x1808		| movc	pcr,d1
	swap	d1
	cmpw	#0x430,d1		
	jne	Lstartnot040		| but no FPU
	bset	#6,sp@(3)		| yes, we have FPU, note that
	swap	d1
	bclr	#1,d1			| ... and switch it on.
	.word	0x4e7b,0x1808		| movc	d1,pcr
#endif
Lstartnot040:
	movc	d0,cacr			| clear and disable on-chip cache(s)
	movl	#Lvectab,a0
	movc	a0,vbr

/* initialize source/destination control registers for movs */
	moveq	#FC_USERD,d0		| user space
	movc	d0,sfc			|   as source
	movc	d0,dfc			|   and destination of transfers

/* let the C function initialize everything and enable the MMU */
	RELOC(_start_c, a0)
	jbsr	a0@
	addl	#28,sp
	jmp	Lunshadow

Lunshadow:

	lea	tmpstk,sp		| give ourselves a temporary stack
	jbsr	_start_c_cleanup

/* set kernel stack, user SP, and initial pcb */
	movl	_proc0paddr,a1		| proc0 kernel stack
	lea	a1@(USPACE),sp	| set kernel stack to end of area
	movl	#USRSTACK-4,a2
	movl	a2,usp			| init user SP
	movl	a2,a1@(PCB_USP)		| and save it
	movl	a1,_curpcb		| proc0 is running
	clrw	a1@(PCB_FLAGS)		| clear flags
#ifdef FPCOPROC
	clrl	a1@(PCB_FPCTX)		| ensure null FP context
|WRONG!	movl	a1,sp@-
|	pea	a1@(PCB_FPCTX)
|	jbsr	_m68881_restore		| restore it (does not kill a1)
|	addql	#4,sp
#endif
/* flush TLB and turn on caches */

	
	jbsr	_TBIA			| invalidate TLB
	movl	#CACHE_ON,d0
	tstl	d5
	jeq	Lcacheon
| is this needed? MLH
	.word	0xf4f8		| cpusha bc - push & invalidate caches
	movl	#CACHE40_ON,d0
#ifdef M68060
	cmpl	#CPU_68060,_cputype
	jne	Lcacheon
	movl	#CACHE60_ON,d0
#endif
Lcacheon:
	movc	d0,cacr			| clear cache(s)
/* final setup for C code */

	movw	#PSL_LOWIPL,sr		| lower SPL

	movl	d7,_boothowto		| save reboot flags
/*
 * Create a fake exception frame that returns to user mode,
 * make space for the rest of a fake saved register set, and
 * pass the first available RAM and a pointer to the register
 * set to "main()".  "main()" will do an "execve()" using that
 * stack frame.
 * When "main()" returns, we're running in process 1 and have
 * successfully executed the "execve()".  We load up the registers from
 * that set; the "rte" loads the PC and PSR, which jumps to "init".
 */
	.globl	_proc0
  	clrw	sp@-			| vector offset/frame type
	clrl	sp@-			| PC - filled in by "execve"
  	movw	#PSL_USER,sp@-		| in user mode
	clrl	sp@-			| stack adjust count
	lea	sp@(-64),sp		| construct space for D0-D7/A0-A7
	lea	_proc0,a0		| proc0 in a0
	movl	sp,a0@(P_MD + MD_REGS)	| save frame for proc0
	movl	usp,a1
	movl	a1,sp@(FR_SP)		| save user stack pointer in frame
	pea	sp@			| addr of space for D0 

	jbsr	_main			| main(firstaddr, r0)
	addql	#4,sp			| pop args

	cmpl	#MMU_68040,_mmutype	| 68040?
	jne	Lnoflush		| no, skip
	.word	0xf478			| cpusha dc
	.word	0xf498			| cinva ic, also clears the 060 btc
Lnoflush:
	movl	sp@(FR_SP),a0		| grab and load
	movl	a0,usp			|   user SP
	moveml	sp@+,d0-d7/a0-a6	| load most registers (all but SSP)
	addql	#8,sp			| pop SSP and stack adjust count
  	rte

/*
 * proc_trampoline call function in register a2 with a3 as an arg
 * and then rei.  Note we restore the stack before calling thus giving
 * "a2" more stack  (e.g. if curproc had a deeply nested call chain...)
 * cpu_fork() also depends on struct frame being a second arg to the
 * function in a2.
 */
	.globl	_proc_trampoline
_proc_trampoline:
	movl	a3@(P_MD + MD_REGS),sp	| frame pointer of process in sp
	movl	a3,sp@-			| push function arg (curproc)
	jbsr	a2@			| call function
	addql	#4,sp			| pop arg
	movl	sp@(FR_SP),a0		| usp to a0
	movl	a0,usp			| setup user stack pointer
	moveml	sp@+,d0-d7/a0-a6	| restore all but sp
	addql	#8,sp			| pop sp and stack adjust
	jra	rei			| all done

/*
 * Use common m68k sigcode.
 */
#include <m68k/m68k/sigcode.s>

/*
 * Primitives
 */

/*
 * Use common m68k support routines.
 */
#include <m68k/m68k/support.s>

/*
 * update profiling information for the user
 * addupc(pc, &u.u_prof, ticks)
 */
ENTRY(addupc)
	movl	a2,sp@-			| scratch register
	movl	sp@(12),a2		| get &u.u_prof
	movl	sp@(8),d0		| get user pc
	subl	a2@(8),d0		| pc -= pr->pr_off
	jlt	Lauexit			| less than 0, skip it
	movl	a2@(12),d1		| get pr->pr_scale
	lsrl	#1,d0			| pc /= 2
	lsrl	#1,d1			| scale /= 2
	mulul	d1,d0			| pc /= scale
	moveq	#14,d1
	lsrl	d1,d0			| pc >>= 14
	bclr	#0,d0			| pc &= ~1
	cmpl	a2@(4),d0		| too big for buffer?
	jge	Lauexit			| yes, screw it
	addl	a2@,d0			| no, add base
	movl	d0,sp@-			| push address
	jbsr	_fusword		| grab old value
	movl	sp@+,a0			| grab address back
	cmpl	#-1,d0			| access ok
	jeq	Lauerror		| no, skip out
	addw	sp@(18),d0		| add tick to current value
	movl	d0,sp@-			| push value
	movl	a0,sp@-			| push address
	jbsr	_susword		| write back new value
	addql	#8,sp			| pop params
	tstl	d0			| fault?
	jeq	Lauexit			| no, all done
Lauerror:
	clrl	a2@(12)			| clear scale (turn off prof)
Lauexit:
	movl	sp@+,a2			| restore scratch reg
	rts

/*
 * non-local gotos
 */
ENTRY(qsetjmp)
	movl	sp@(4),a0	| savearea pointer
	lea	a0@(40),a0	| skip regs we do not save
	movl	a6,a0@+		| save FP
	movl	sp,a0@+		| save SP
	movl	sp@,a0@		| and return address
	moveq	#0,d0		| return 0
	rts

	.globl	_whichqs,_qs,_cnt,_panic
	.globl	_curproc
	.comm	_want_resched,4

/*
 * Use common m68k process manipulation routines.
 */
#include <m68k/m68k/proc_subr.s>

Lsw0:
	.asciz	"cpu_switch"
	.even

	.globl	_curpcb
	.globl	_masterpaddr	| XXX compatibility (debuggers)
	.data
_masterpaddr:			| XXX compatibility (debuggers)
_curpcb:
	.long	0
pcbflag:
	.byte	0		| copy of pcb_flags low byte
	.align	2
	.comm	nullpcb,SIZEOF_PCB
	.text

/*
 * At exit of a process, do a switch for the last time.
 * Switch to a safe stack and PCB, and deallocate the process's user area.
 */
ENTRY(switch_exit)
	movl	sp@(4),a0
	movl	#nullpcb,_curpcb	| save state into garbage pcb
	lea	tmpstk,sp		| goto a tmp stack

	/* Free old process's user area. */
	movl	#USPACE,sp@-		| size of u-area
	movl	a0@(P_ADDR),sp@-	| address u-area of process
	movl	_kernel_map,sp@-	| map it was allocated in
	jbsr	_kmem_free		| deallocate it
	lea	sp@(12),sp		| pop args

	jra	_cpu_switch

/*
 * When no processes are on the runq, Swtch branches to idle
 * to wait for something to come ready.
 */
	.globl	Idle
Lidle:
	stop	#PSL_LOWIPL
Idle:
idle:
	movw	#PSL_HIGHIPL,sr
	tstl	_whichqs
	jeq	Lidle
	movw	#PSL_LOWIPL,sr
	jra	Lsw1

Lbadsw:
	movl	#Lsw0,sp@-
	jbsr	_panic
	/*NOTREACHED*/

/*
 * Cpu_switch()
 *
 * NOTE: On the mc68851 (318/319/330) we attempt to avoid flushing the
 * entire ATC.  The effort involved in selective flushing may not be
 * worth it, maybe we should just flush the whole thing?
 *
 * NOTE 2: With the new VM layout we now no longer know if an inactive
 * user's PTEs have been changed (formerly denoted by the SPTECHG p_flag
 * bit).  For now, we just always flush the full ATC.
 */
ENTRY(cpu_switch)
	movl	_curpcb,a0		| current pcb
	movw	sr,a0@(PCB_PS)		| save sr before changing ipl

#ifdef notyet
	movl	_curproc,sp@-		| remember last proc running
#endif
	clrl	_curproc
Lsw1:
	/*
	 * Find the highest-priority queue that isn't empty,
	 * then take the first proc from that queue.
	 */
	clrl	d0
	lea	_whichqs,a0
	movl	a0@,d1
Lswchk:
	btst	d0,d1
	jne	Lswfnd
	addqb	#1,d0
	cmpb	#32,d0
	jne	Lswchk
	jra	idle
Lswfnd:
	movw	#PSL_HIGHIPL,sr		| lock out interrupts
	movl	a0@,d1			| and check again...
	bclr	d0,d1
	jeq	Lsw1			| proc moved, rescan
	movl	d1,a0@			| update whichqs
	moveq	#1,d1			| double check for higher priority
	lsll	d0,d1			| process (which may have snuck in
	subql	#1,d1			| while we were finding this one)
	andl	a0@,d1
	jeq	Lswok			| no one got in, continue
	movl	a0@,d1
	bset	d0,d1			| otherwise put this one back
	movl	d1,a0@
	jra	Lsw1			| and rescan
Lswok:
	movl	d0,d1
	lslb	#3,d1			| convert queue number to index
	addl	#_qs,d1			| locate queue (q)
	movl	d1,a1
	cmpl	a1@(P_FORW),a1		| anyone on queue?
	jeq	Lbadsw			| no, panic
	movl	a1@(P_FORW),a0			| p = q->p_forw
	movl	a0@(P_FORW),a1@(P_FORW)		| q->p_forw = p->p_forw
	movl	a0@(P_FORW),a1			| q = p->p_forw
	movl	a0@(P_BACK),a1@(P_BACK)	| q->p_back = p->p_back
	cmpl	a0@(P_FORW),d1		| anyone left on queue?
	jeq	Lsw2			| no, skip
	movl	_whichqs,d1
	bset	d0,d1			| yes, reset bit
	movl	d1,_whichqs
Lsw2:
	movl	a0,_curproc
	clrl	_want_resched
#ifdef notyet
	movl	sp@+,a1
	cmpl	a0,a1				| switching to same proc?
	jeq	Lswdone				| yes, skip save and restore
#endif
	/*
	 * Save state of previous process in its pcb.
	 */
	movl	_curpcb,a1
	moveml	d2-d7/a2-a7,a1@(PCB_REGS)	| save non-scratch registers
	movl	usp,a2				| grab USP (a2 has been saved)
	movl	a2,a1@(PCB_USP)			| and save it
	movl	_CMAP2,a1@(PCB_CMAP2)		| save temporary map PTE
#ifdef FPCOPROC
#ifdef FPU_EMULATE
	tstl	_fputype			| do we have any FPU?
	jeq	Lswnofpsave			| no, dont save
#endif
	lea	a1@(PCB_FPCTX),a2		| pointer to FP save area
	fsave	a2@				| save FP state
#if defined(M68020) || defined(M68030) || defined(M68040)
#ifdef M68060
	cmpl	#CPU_68060,_cputype
	jeq	Lsavfp60
#endif
	tstb	a2@				| null state frame?
	jeq	Lswnofpsave			| yes, all done
	fmovem	fp0-fp7,a2@(216)		| save FP general registers
	fmovem	fpcr/fpsr/fpi,a2@(312)		| save FP control registers
#ifdef M68060
	jra	Lswnofpsave
#endif
#endif
#ifdef M68060
Lsavfp60:
	tstb	a2@(2)				| null state frame?
	jeq	Lswnofpsave			| yes, all done
	fmovem	fp0-fp7,a2@(216)		| save FP general registers
	fmovem	fpcr,a2@(312)			| save FP control registers
	fmovem	fpsr,a2@(316)
	fmovem	fpi,a2@(320)
#endif
Lswnofpsave:
#endif

#ifdef DIAGNOSTIC
	tstl	a0@(P_WCHAN)
	jne	Lbadsw
	cmpb	#SRUN,a0@(P_STAT)
	jne	Lbadsw
#endif
	clrl	a0@(P_BACK)			| clear back link
	movl	a0@(P_ADDR),a1			| get p_addr
	movl	a1,_curpcb
	movb	a1@(PCB_FLAGS+1),pcbflag	| copy of pcb_flags low byte

	/* see if pmap_activate needs to be called; should remove this */
	movl	a0@(P_VMSPACE),a0		| vmspace = p->p_vmspace
#ifdef DIAGNOSTIC
	tstl	a0				| map == VM_MAP_NULL?
	jeq	Lbadsw				| panic
#endif
	movl	a0@(VM_PMAP),a0			| pmap = vmspace->vm_map.pmap
	tstl	a0@(PM_STCHG)			| pmap->st_changed?
	jeq	Lswnochg			| no, skip
	pea	a1@				| push pcb (at p_addr)
	pea	a0@				| push pmap
	jbsr	_pmap_activate			| pmap_activate(pmap, pcb)
	addql	#8,sp
	movl	_curpcb,a1			| restore p_addr
Lswnochg:
	lea	tmpstk,sp			| now goto a tmp stack for NMI
	cmpl	#MMU_68040,_mmutype
	jeq	Lres2
	movl	#CACHE_CLR,d0
	movc	d0,cacr				| invalidate cache(s)
	pflusha					| flush entire TLB
	jra	Lres3
Lres2:
	.word	0xf518				| pflusha (68040)
|	movl	#CACHE40_ON,d0
|	movc	d0,cacr				| invalidate cache(s)
#ifdef M68060
	cmpl	#CPU_68060,_cputype
	jne	Lres3
	movc	cacr,d2
	orl	#IC60_CUBC,d2			| clear user btc
	movc	d2,cacr
#endif
Lres3:
	movl	a1@(PCB_USTP),d0		| get USTP
	moveq	#PGSHIFT,d1
	lsll	d1,d0				| convert to addr
	cmpl	#MMU_68040,_mmutype
	jeq	Lres4
	lea	_protorp,a0			| CRP prototype
	movl	d0,a0@(4)			| stash USTP
	pmove	a0@,crp				| load new user root pointer
	jra	Lres5
Lres4:
	.word	0x4e7b,0x0806			| movc d0,URP
Lres5:
	movl	a1@(PCB_CMAP2),_CMAP2		| reload tmp map
	moveml	a1@(PCB_REGS),d2-d7/a2-a7	| and registers
	movl	a1@(PCB_USP),a0
	movl	a0,usp				| and USP
#ifdef FPCOPROC
#ifdef FPU_EMULATE
	tstl	_fputype			| do we _have_ any fpu?
	jne	Lresnonofpatall
	movw	a1@(PCB_PS),sr			| no, restore PS
	moveq	#1,d0				| return 1 (for alternate rets)
	rts
Lresnonofpatall:
#endif
	lea	a1@(PCB_FPCTX),a0		| pointer to FP save area
#if defined(M68020) || defined(M68030) || defined(M68040)
#ifdef M68060
	cmpl	#CPU_68060,_cputype
	jeq	Lresfp60rest1
#endif
	tstb	a0@				| null state frame?
	jeq	Lresfprest2			| yes, easy
	fmovem	a0@(312),fpcr/fpsr/fpi		| restore FP control registers
	fmovem	a0@(216),fp0-fp7		| restore FP general registers
Lresfprest2:
	frestore a0@				| restore state
	movw	a1@(PCB_PS),sr			| no, restore PS
	moveq	#1,d0				| return 1 (for alternate rets)
	rts
#endif

#ifdef M68060
Lresfp60rest1:
	tstb	a0@(2)				| null state frame?
	jeq	Lresfp60rest2			| yes, easy
	fmovem	a0@(312),fpcr			| restore FP control registers
	fmovem	a0@(316),fpsr
	fmovem	a0@(320),fpi
	fmovem	a0@(216),fp0-fp7		| restore FP general registers
Lresfp60rest2:
	frestore a0@				| restore state
	movw	a1@(PCB_PS),sr			| no, restore PS
	moveq	#1,d0				| return 1 (for alternate rets)
	rts
#endif
#endif

/*
 * savectx(pcb)
 * Update pcb, saving current processor state
 */
ENTRY(savectx)
	movl	sp@(4),a1
	movw	sr,a1@(PCB_PS)
	movl	usp,a0				| grab USP
	movl	a0,a1@(PCB_USP)			| and save it
	moveml	d2-d7/a2-a7,a1@(PCB_REGS)	| save non-scratch registers
	movl	_CMAP2,a1@(PCB_CMAP2)		| save temporary map PTE
#ifdef FPCOPROC
#ifdef FPU_EMULATE
	tstl	_fputype
	jeq	Lsavedone
#endif
	lea	a1@(PCB_FPCTX),a0		| pointer to FP save area
	fsave	a0@				| save FP state
#if defined(M68020) || defined(M68030) || defined(M68040)
#ifdef M68060
	cmpl	#CPU_68060,_cputype
	jeq	Lsavctx60
#endif
	tstb	a0@				| null state frame?
	jeq	Lsavedone			| yes, all done
	fmovem	fp0-fp7,a0@(216)		| save FP general registers
	fmovem	fpcr/fpsr/fpi,a0@(312)		| save FP control registers
#ifdef	M68060
	moveq	#0,d0
	rts
#endif
#endif
#ifdef	M68060
Lsavctx60:
	tstb	a0@(2)
	jeq	Lsavedone
	fmovem	fp0-fp7,a0@(216)		| save FP general registers
	fmovem	fpcr,a0@(312)			| save FP control registers
	fmovem	fpsr,a0@(316)
	fmovem	fpi,a0@(320)
#endif
#endif
Lsavedone:
	moveq	#0,d0				| return 0
	rts

/*
 * Copy 1 relocation unit (NBPG bytes)
 * from user virtual address to physical address
 */
ENTRY(copyseg)
	movl	_curpcb,a1			| current pcb
	movl	#Lcpydone,a1@(PCB_ONFAULT)	| where to return to on a fault
	movl	sp@(8),d0			| destination page number
	moveq	#PGSHIFT,d1
	lsll	d1,d0				| convert to address
	orl	#PG_CI+PG_RW+PG_V,d0		| make sure valid and writable
	movl	_CMAP2,a0
	movl	_CADDR2,sp@-			| destination kernel VA
	movl	d0,a0@				| load in page table
	jbsr	_TBIS				| invalidate any old mapping
	addql	#4,sp
	movl	_CADDR2,a1			| destination addr
	movl	sp@(4),a0			| source addr
	movl	#NBPG/4-1,d0			| count
Lcpyloop:
	movsl	a0@+,d1				| read longword
	movl	d1,a1@+				| write longword
	dbf	d0,Lcpyloop			| continue until done
Lcpydone:
	movl	_curpcb,a1			| current pcb
	clrl	a1@(PCB_ONFAULT) 		| clear error catch
	rts

/*
 * Copy 1 relocation unit (NBPG bytes)
 * from physical address to physical address
 */
ENTRY(physcopyseg)
	movl	sp@(4),d0			| source page number
	moveq	#PGSHIFT,d1
	lsll	d1,d0				| convert to address
	orl	#PG_CI+PG_RW+PG_V,d0		| make sure valid and writable
	movl	_CMAP1,a0
	movl	d0,a0@				| load in page table
	movl	_CADDR1,sp@-			| destination kernel VA
	jbsr	_TBIS				| invalidate any old mapping
	addql	#4,sp

	movl	sp@(8),d0			| destination page number
	moveq	#PGSHIFT,d1
	lsll	d1,d0				| convert to address
	orl	#PG_CI+PG_RW+PG_V,d0		| make sure valid and writable
	movl	_CMAP2,a0
	movl	d0,a0@				| load in page table
	movl	_CADDR2,sp@-			| destination kernel VA
	jbsr	_TBIS				| invalidate any old mapping
	addql	#4,sp

	movl	_CADDR1,a0			| source addr
	movl	_CADDR2,a1			| destination addr
	movl	#NBPG/4-1,d0			| count
Lpcpy:
	movl	a0@+,a1@+			| copy longword
	dbf	d0,Lpcpy			| continue until done
	rts

/*
 * zero out physical memory
 * specified in relocation units (NBPG bytes)
 */
ENTRY(clearseg)
	movl	sp@(4),d0			| destination page number
	moveq	#PGSHIFT,d1
	lsll	d1,d0				| convert to address
	orl	#PG_CI+PG_RW+PG_V,d0		| make sure valid and writable
	movl	_CMAP1,a0
	movl	_CADDR1,sp@-			| destination kernel VA
	movl	d0,a0@				| load in page map
	jbsr	_TBIS				| invalidate any old mapping
	addql	#4,sp
	movl	_CADDR1,a1			| destination addr
	movl	#NBPG/4-1,d0			| count
/* simple clear loop is fastest on 68020 */
Lclrloop:
	clrl	a1@+				| clear a longword
	dbf	d0,Lclrloop			| continue til done
	rts

/*
 * Invalidate entire TLB.
 */
ENTRY(TBIA)
__TBIA:
	cmpl	#MMU_68040,_mmutype
	jeq	Ltbia040
	pflusha					| flush entire TLB
	tstl	_mmutype
	jpl	Lmc68851a			| 68851 implies no d-cache
	movl	#DC_CLEAR,d0
	movc	d0,cacr				| invalidate on-chip d-cache
Lmc68851a:
	rts
Ltbia040:
	.word	0xf518				| pflusha
#ifdef M68060
	cmpl	#CPU_68060,_cputype
	jne	Ltbiano60
	movc	cacr,d0
	orl	#IC60_CABC,d0			| and clear all btc entries
	movc	d0,cacr
#endif
Ltbiano60:
	rts

/*
 * Invalidate any TLB entry for given VA (TB Invalidate Single)
 */
ENTRY(TBIS)
#ifdef DEBUG
	tstl	fulltflush			| being conservative?
	jne	__TBIA				| yes, flush entire TLB
#endif
	movl	sp@(4),a0			| get addr to flush
	cmpl	#MMU_68040,_mmutype
	jeq	Ltbis040
	tstl	_mmutype
	jpl	Lmc68851b			| is 68851?
	pflush	#0,#0,a0@			| flush address from both sides
	movl	#DC_CLEAR,d0
	movc	d0,cacr				| invalidate on-chip data cache
	rts
Lmc68851b:
	pflushs	#0,#0,a0@			| flush address from both sides
	rts
Ltbis040:
	moveq	#FC_SUPERD,d0			| select supervisor
	movc	d0,dfc
	.word	0xf508				| pflush a0@
	moveq	#FC_USERD,d0			| select user
	movc	d0,dfc
	.word	0xf508				| pflush a0@
#ifdef M68060
	cmpl	#CPU_68060,_cputype
	jne	Ltbisno60
	movc	cacr,d0
	orl	#IC60_CABC,d0			| and clear all btc entries
	movc	d0,cacr
Ltbisno60:
#endif
	rts

/*
 * Invalidate supervisor side of TLB
 */
ENTRY(TBIAS)
#ifdef DEBUG
	tstl	fulltflush			| being conservative?
	jne	__TBIA				| yes, flush everything
#endif
	cmpl	#MMU_68040,_mmutype
	jeq	Ltbias040
	tstl	_mmutype
	jpl	Lmc68851c			| 68851?
	pflush #4,#4				| flush supervisor TLB entries
	movl	#DC_CLEAR,d0
	movc	d0,cacr				| invalidate on-chip d-cache
	rts
Lmc68851c:
	pflushs #4,#4				| flush supervisor TLB entries
	rts
Ltbias040:
| 68040 cannot specify supervisor/user on pflusha, so we flush all
	.word	0xf518				| pflusha
#ifdef M68060
	cmpl	#CPU_68060,_cputype
	jne	Ltbiasno60
	movc	cacr,d0
	orl	#IC60_CABC,d0			| and clear all btc entries
	movc	d0,cacr
Ltbiasno60:
#endif
	rts

/*
 * Invalidate user side of TLB
 */
ENTRY(TBIAU)
#ifdef DEBUG
	tstl	fulltflush			| being conservative?
	jne	__TBIA				| yes, flush everything
#endif
	cmpl	#MMU_68040,_mmutype
	jeq	Ltbiau040
	tstl	_mmutype
	jpl	Lmc68851d			| 68851?
	pflush	#0,#4				| flush user TLB entries
	movl	#DC_CLEAR,d0
	movc	d0,cacr				| invalidate on-chip d-cache
	rts
Lmc68851d:
	pflushs	#0,#4				| flush user TLB entries
	rts
Ltbiau040:
| 68040 cannot specify supervisor/user on pflusha, so we flush all
	.word	0xf518				| pflusha
#ifdef M68060
	cmpl	#CPU_68060,_cputype
	jne	Ltbiauno60
	movc	cacr,d0
	orl	#IC60_CUBC,d0			| but only user btc entries
	movc	d0,cacr
Ltbiauno60:
#endif
	rts

/*
 * Invalidate instruction cache
 */
ENTRY(ICIA)
ENTRY(ICPA)
#if defined(M68030) || defined(M68020)
#if defined(M68040) || defined(M68060)
	cmpl	#MMU_68040,_mmutype
	jeq	Licia040
#endif
	movl	#IC_CLEAR,d0
	movc	d0,cacr				| invalidate i-cache
	rts
Licia040:
#endif
#if defined(M68040) || defined(M68060) 
	.word	0xf498				| cinva ic, clears btc on 060
	rts
#endif

/*
 * Invalidate data cache.
 * NOTE: we do not flush 68030 on-chip cache as there are no aliasing
 * problems with DC_WA.  The only cases we have to worry about are context
 * switch and TLB changes, both of which are handled "in-line" in resume
 * and TBI*.
 */
ENTRY(DCIA)
__DCIA:
	cmpl	#MMU_68040,_mmutype
	jne	Ldciax
	.word	0xf478				| cpusha dc
Ldciax:
	rts

ENTRY(DCIS)
__DCIS:
	cmpl	#MMU_68040,_mmutype
	jne	Ldcisx
	.word	0xf478				| cpusha dc
	nop
Ldcisx:
	rts

ENTRY(DCIU)
__DCIU:
	cmpl	#MMU_68040,_mmutype
	jne	Ldciux
	.word	0xf478				| cpusha dc
Ldciux:
	rts

| Invalid single cache line
ENTRY(DCIAS)
__DCIAS:
	cmpl	#MMU_68040,_mmutype
	jne	Ldciasx
	movl	sp@(4),a0
	.word	0xf468				| cpushl dc,a0@
Ldciasx:
	rts
#if defined(M68040) || defined(M68060)
ENTRY(ICPL)	/* invalidate instruction physical cache line */
	movl    sp@(4),a0			| address
	.word   0xf488				| cinvl ic,a0@
	rts
ENTRY(ICPP)	/* invalidate instruction physical cache page */
	movl    sp@(4),a0			| address
	.word   0xf490				| cinvp ic,a0@
	rts
ENTRY(DCPL)	/* invalidate data physical cache line */
	movl    sp@(4),a0			| address
	.word   0xf448				| cinvl dc,a0@
	rts
ENTRY(DCPP)	/* invalidate data physical cache page */
	movl    sp@(4),a0			| address
	.word   0xf450				| cinvp dc,a0@
	rts
ENTRY(DCPA)	/* invalidate data physical all */
	.word   0xf458				| cinva dc
	rts
ENTRY(DCFL)	/* data cache flush line */
	movl    sp@(4),a0			| address
	.word   0xf468				| cpushl dc,a0@
	rts
ENTRY(DCFP)	/* data cache flush page */
	movl    sp@(4),a0			| address
	.word   0xf470				| cpushp dc,a0@
	rts
#endif	/* M68040 */

ENTRY(PCIA)
#if defined(M68030) || defined(M68030)
#if defined(M68040) || defined(M68060)
	cmpl	#MMU_68040,_mmutype
	jeq	Lpcia040
#endif
	movl	#DC_CLEAR,d0
	movc	d0,cacr				| invalidate on-chip d-cache
	rts
#endif
#if defined(M68040) || defined(M68060)
ENTRY(DCFA)
Lpcia040:
	.word	0xf478				| cpusha dc
	rts
#endif

ENTRY(ecacheon)
	rts

ENTRY(ecacheoff)
	rts

/*
 * Get callers current SP value.
 * Note that simply taking the address of a local variable in a C function
 * doesn't work because callee saved registers may be outside the stack frame
 * defined by A6 (e.g. GCC generated code).
 */
	.globl	_getsp
_getsp:
	movl	sp,d0				| get current SP
	addql	#4,d0				| compensate for return address
	rts

	.globl	_getsfc, _getdfc
_getsfc:
	movc	sfc,d0
	rts
_getdfc:
	movc	dfc,d0
	rts

/*
 * Check out a virtual address to see if it's okay to write to.
 *
 * probeva(va, fc)
 *
 */
ENTRY(probeva)
	movl	sp@(8),d0
	movec	d0,dfc
	movl	sp@(4),a0
	.word	0xf548				| ptestw (a0)
	moveq	#FC_USERD,d0			| restore DFC to user space
	movc	d0,dfc
	.word	0x4e7a,0x0805			| movec  MMUSR,d0
	rts

/*
 * Load a new user segment table pointer.
 */
ENTRY(loadustp)
	movl	sp@(4),d0			| new USTP
	moveq	#PGSHIFT,d1
	lsll	d1,d0				| convert to addr
#ifdef M68060
	cmpl	#CPU_68060,_cputype
	jeq	Lldustp060
#endif
	cmpl	#MMU_68040,_mmutype
	jeq	Lldustp040
	lea	_protorp,a0			| CRP prototype
	movl	d0,a0@(4)			| stash USTP
	pmove	a0@,crp				| load root pointer
	movl	#DC_CLEAR,d0
	movc	d0,cacr				| invalidate on-chip d-cache
	rts					|   since pmove flushes TLB
#ifdef M68060
Lldustp060:
	movc	cacr,d1
	orl	#IC60_CUBC,d1			| clear user btc entries
	movc	d1,cacr
#endif
Lldustp040:
	.word	0x4e7b,0x0806			| movec d0,URP
	rts

/*
 * Flush any hardware context associated with given USTP.
 * Only does something for HP330 where we must flush RPT
 * and ATC entries in PMMU.
 */
ENTRY(flushustp)
#ifdef M68060
	cmpl	#CPU_68060,_cputype
	jeq	Lflustp060
#endif
	cmpl	#MMU_68040,_mmutype
	jeq	Lnot68851
	tstl	_mmutype			| 68851 PMMU?
	jle	Lnot68851			| no, nothing to do
	movl	sp@(4),d0			| get USTP to flush
	moveq	#PGSHIFT,d1
	lsll	d1,d0				| convert to address
	movl	d0,_protorp+4			| stash USTP
	pflushr	_protorp			| flush RPT/TLB entries
Lnot68851:
	rts
#ifdef M68060
Lflustp060:
	movc	cacr,d1
	orl	#IC60_CUBC,d1			| clear user btc entries
	movc	d1,cacr
	rts
#endif
	

ENTRY(ploadw)
	movl	sp@(4),a0			| address to load
	cmpl	#MMU_68040,_mmutype
	jeq	Lploadw040
	ploadw	#1,a0@				| pre-load translation
Lploadw040:					| should 68040 do a ptest?
	rts

#ifdef FPCOPROC
/*
 * Save and restore 68881 state.
 * Pretty awful looking since our assembler does not
 * recognize FP mnemonics.
 */
ENTRY(m68881_save)
	movl	sp@(4),a0			| save area pointer
	fsave	a0@				| save state
#if defined(M68020) || defined(M68030) || defined(M68040)
#ifdef M68060
	cmpl	#CPU_68060,_cputype
	jeq	Lm68060fpsave
#endif
	tstb	a0@				| null state frame?
	jeq	Lm68881sdone			| yes, all done
	fmovem fp0-fp7,a0@(216)			| save FP general registers
	fmovem fpcr/fpsr/fpi,a0@(312)		| save FP control registers
Lm68881sdone:
	rts
#endif

#ifdef M68060
Lm68060fpsave:
	tstb	a0@(2)				| null state frame?
	jeq	Lm68060sdone			| yes, all done
	fmovem fp0-fp7,a0@(216)			| save FP general registers
	fmovem	fpcr,a0@(312)			| save FP control registers
	fmovem	fpsr,a0@(316)
	fmovem	fpi,a0@(320)
Lm68060sdone:
	rts
#endif

ENTRY(m68881_restore)
	movl	sp@(4),a0			| save area pointer
#if defined(M68020) || defined(M68030) || defined(M68040)
#if defined(M68060)
	cmpl	#CPU_68060,_cputype
	jeq	Lm68060fprestore
#endif
	tstb	a0@				| null state frame?
	jeq	Lm68881rdone			| yes, easy
	fmovem	a0@(312),fpcr/fpsr/fpi		| restore FP control registers
	fmovem	a0@(216),fp0-fp7		| restore FP general registers
Lm68881rdone:
	frestore a0@				| restore state
	rts
#endif

#ifdef M68060
Lm68060fprestore:
	tstb	a0@(2)				| null state frame?
	jeq	Lm68060fprdone			| yes, easy
	fmovem	a0@(312),fpcr			| restore FP control registers
	fmovem	a0@(316),fpsr
	fmovem	a0@(320),fpi
	fmovem	a0@(216),fp0-fp7		| restore FP general registers
Lm68060fprdone:
	frestore a0@				| restore state
	rts
#endif
#endif

/*
 * Handle the nitty-gritty of rebooting the machine.
 *
 */
	.globl	_doboot
_doboot:
	movl	#CACHE_OFF,d0
	cmpl	#MMU_68040,_mmutype		| is it 68040
	jne	Ldoboot0
	.word	0xf4f8			| cpusha bc - push and invalidate caches
	nop
	movl	#CACHE40_OFF,d0
Ldoboot0:
	movc	d0,cacr				| disable on-chip cache(s)

	movw	#0x2700,sr			| cut off any interrupts

#if defined(DRACO)
	cmpb	#0x7d,_machineid
	jeq	LdbOnDraCo
#endif

	| clear first 4k of CHIPMEM
	movl	_CHIPMEMADDR,a0
	movl	a0,a1
	movl	#1024,d0
Ldb1:
	clrl	a0@+
	dbra	d0,Ldb1

	| now, copy the following code over
|	lea	a1@(Ldoreboot),a0	| KVA starts at 0, CHIPMEM is phys 0
|	lea	a1@(Ldorebootend),a1
|	lea	pc@(Ldoreboot-.+2),a0
|	addl	a1,a0
|	lea	a0@(128),a1
|	lea	pc@(Ldoreboot-.+2),a2
	lea	Ldoreboot,a2
	lea	Ldorebootend,a0
	addl	a1,a0
	addl	a2,a1
	exg	a0,a1
Ldb2:
	movel	a2@+,a0@+
	cmpl	a1,a0
	jle	Ldb2

	| ok, turn off MMU..
Ldoreboot:
	cmpl	#MMU_68040,_mmutype	| is it 68040
 	jeq	Lmmuoff040
	lea	zero,a0
	pmove	a0@,tc			| Turn off MMU
	lea	nullrp,a0
	pmove	a0@,crp			| Turn off MMU some more
	pmove	a0@,srp			| Really, really, turn off MMU
	jra	Ldoboot1
Lmmuoff040:
	movl	#0,d0
	.word	0x4e7b,0x0003		| movc d0,TC
	.word	0x4e7b,0x0806		| movc d0,URP
	.word	0x4e7b,0x0807		| movc d0,SRP
Ldoboot1:

	| this weird code is the OFFICIAL way to reboot an Amiga ! ..
	lea	0x1000000,a0
	subl	a0@(-0x14),a0
	movl	a0@(4),a0
	subl	#2,a0
	cmpw	#0x4e70,a0@		| 68040 kludge: if ROM entry is not
	jne	Ldoreset		| a reset, do the reset here
	jmp	a0@			| otherwise, jump to the ROM to reset
	| reset needs to be on longword boundary
	nop
	.align	2
Ldoreset:
	| reset unconfigures all memory!
	reset
	| now rely on prefetch for next jmp
	jmp	a0@
	| NOT REACHED
#ifdef DRACO
LdbOnDraCo:
| we use a TTR. We want to boot even if half of us is already dead.

	movl	_boot_fphystart, d0
	lea	LdoDraCoBoot, a0
	lea	a0@(d0),a0
	andl	#0xFF000000,d0
	orl	#0x0000C044,d0	| enable, supervisor, CI, RO
	.word	0x4e7b,0x0004	| movc d0,ITT0
	jmp	a0@

	.align	2
LdoDraCoBoot:
| turn off MMU now ... were more ore less guaranteed to run on 040/060:
	movl	#0,d0
	.word	0x4e7b,0x0003	| movc d0,TC
	.word	0x4e7b,0x0806	| movc d0,URP
	.word	0x4e7b,0x0807	| movc d0,SRP
	.word	0x4e7b,0x0004	| movc d0,ITT0
	nop
| map in boot ROM @0:
	reset
| and simulate what a reset exception would have done.
	movl	4,a0
	movl	0,a7
	jmp	a0@
	| NOT REACHED
#endif
/*
 * Reboot directly into a new kernel image.
 * kernel_reload(image, image_size, entry,
 *		 fastram_start, fastram_size, chipram_start, esym, eclockfreq)
 */
	.globl	_kernel_reload
_kernel_reload:
	lea	Lreload_copy,a0		| cursory validity check of new kernel
	movl	a0@,d0			|  to see if the kernel reload code
	addl	sp@(4),a0		|  in new image matches running kernel
	cmpl	a0@,d0
	jeq	Lreload_ok
	rts				| It doesn't match - can't reload
Lreload_ok:
	jsr	_bootsync
	CUSTOMADDR(a5)

	movew	#(1<<9),a5@(0x096)	| disable DMA (before clobbering chipmem)

	movl	#CACHE_OFF,d0
	cmpl	#MMU_68040,_mmutype
	jne	Lreload1
	.word	0xf4f8		| cpusha bc - push and invalidate caches
	nop
	movl	#CACHE40_OFF,d0
Lreload1:
	movc	d0,cacr			| disable on-chip cache(s)

	movw	#0x2700,sr		| cut off any interrupts
	movel	_boothowto,d7		| save boothowto
	movel	_machineid,d5		| (and machineid)

	movel	sp@(16),a0		| load memory parameters
	movel	sp@(20),d0
	movel	sp@(24),d1
	movel	sp@(28),a4		| esym
	movel	sp@(32),d4		| eclockfreq
	movel	sp@(36),d3		| AGA mode
	movel	sp@(40),a2		| sync inhibit flags
	movel	sp@(44),d6		| boot partition offset

	movel	sp@(12),a6		| find entrypoint (a6)

	movel	sp@(4),a1		| copy kernel to low chip memory
	movel	sp@(8),d2
	movl	_CHIPMEMADDR,a3
Lreload_copy:
	movel	a1@+,a3@+
	subl	#4,d2
	jcc	Lreload_copy

	| ok, turn off MMU..
	cmpl	#MMU_68040,_mmutype
	jeq	Lreload040
	lea	zero,a3
	pmove	a3@,tc			| Turn off MMU
	lea	nullrp,a3
	pmove	a3@,crp			| Turn off MMU some more
	pmove	a3@,srp			| Really, really, turn off MMU
	jra	Lreload2
Lreload040:
	movl	#0,d2
	.word	0x4e7b,0x2003	| movc d2,TC
	.word	0x4e7b,0x2806	| movc d2,URP
	.word	0x4e7b,0x2807	| movc d2,SRP
Lreload2:

	moveq	#0,d2			| clear unused registers
	subl	a1,a1
	subl	a3,a3
	subl	a5,a5
	jmp	a6@			| start new kernel


| A do-nothing MMU root pointer (includes the following long as well)

nullrp:	.long	0x7fff0001
zero:	.long	0
Ldorebootend:

	.align 2
	.globl _DELAY
	.globl _delay
	nop
_delay:
_DELAY:
	movql #10,d1		| 2 +2
	movl sp@(4),d0		| 4 +4
	lsll d1,d0		| 8 +2
	movl _delaydivisor,d1	| A +6
Ldelay:				| longword aligned again.
	subl d1,d0
	jcc Ldelay
	rts

#ifdef M68060
	.globl _intemu60, _fpiemu60, _fpdemu60, _fpeaemu60
_intemu60:
	addql	#1,L60iem
	jra	_I_CALL_TOP+128+0x00
_fpiemu60:
	addql	#1,L60fpiem
	jra	_FP_CALL_TOP+128+0x30
_fpdemu60:
	addql	#1,L60fpdem
	jra	_FP_CALL_TOP+128+0x38
_fpeaemu60:
	addql	#1,L60fpeaem
	jra	_FP_CALL_TOP+128+0x40
#endif

	.data
	.space	NBPG
tmpstk:
	.globl	_mmutype,_fputype,_cputype,_ectype,_protorp
_mmutype:
	.long	MMU_68851
_cputype:
	.long	CPU_68020
_ectype:
	.long	EC_NONE
_fputype:
	.long	FPU_NONE
_protorp:
	.long	0x80000002,0	| prototype root pointer
	.globl	_cold
_cold:
	.long	1		| cold start flag
	.globl	_proc0paddr
_proc0paddr:
	.long	0		| KVA of proc0 u-area
	.globl _delaydivisor
_delaydivisor:
	.long	12		| should be enough for 80 MHz 68060
				| will be adapted to other CPUs in
				| start_c_cleanup and calibrated
				| at clock attach time.
#ifdef DEBUG
	.globl	fulltflush, fullcflush
fulltflush:
	.long	0
fullcflush:
	.long	0
	.globl	timebomb
timebomb:
	.long	0
#endif
/* interrupt counters */
	.globl	_intrcnt,_eintrcnt,_intrnames,_eintrnames
_intrnames:
	.asciz	"spur"		| spurious interrupt
	.asciz	"tbe/soft"	| serial TBE & software
	.asciz	"kbd/ports"	| keyboard & PORTS
	.asciz	"vbl"		| vertical blank
	.asciz	"audio"		| audio channels
	.asciz	"rbf"		| serial receive
	.asciz	"exter"		| EXTERN
	.asciz	"nmi"		| non-maskable
	.asciz	"clock"		| clock interrupts
	.asciz	"spur6"		| spurious level 6
#ifdef DRACO
	.asciz	"kbd/soft"	| 1: native keyboard, soft ints
	.asciz	"cia/zbus"	| 2: cia, PORTS
	.asciz	"lclbus"	| 3: local bus, e.g. Altais vbl
	.asciz	"drscsi"	| 4: mainboard scsi
	.asciz	"superio"	| 5: superio chip
	.asciz	"lcl/zbus"	| 6: lcl/zorro lev6
	.asciz	"buserr"	| 7: nmi: bus timeout
#endif
#ifdef M68060
	.asciz	"60intemu"
	.asciz	"60fpiemu"
	.asciz	"60fpdemu"
	.asciz	"60fpeaemu"
	.asciz	"60bpe"
#endif
#ifdef FPU_EMULATE
	.asciz	"fpe"
#endif
_eintrnames:
	.align	2
_intrcnt:
	.long	0,0,0,0,0,0,0,0,0,0
#ifdef DRACO
Drintrcnt:
	.long	0,0,0,0,0,0,0
#endif
#ifdef M68060
L60iem:		.long	0
L60fpiem:	.long	0
L60fpdem:	.long	0
L60fpeaem:	.long	0
L60bpe:		.long	0
#endif
#ifdef FPU_EMULATE
Lfpecnt:	.long	0
#endif
_eintrcnt:
