set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/zerotoasic/asic_tools/pdk/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/zerotoasic/asic_tools/pdk/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/simproc_system"
set ::env(DESIGN_NAME) "simproc_system"
set ::env(VERILOG_FILES) "/openlane/designs/simproc_system/src/simproc_system.sv"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_NET) "clk"
set ::env(GLB_RESIZER_TIMING_OPTIMIZATIONS) "1"
set ::env(GPL_CELL_PADDING) "4"
set ::env(DPL_CELL_PADDING) "4"
set ::env(CLOCK_PERIOD) "10"
set ::env(FP_CORE_UTIL) "25"
set ::env(DESIGN_IS_CORE) "1"
