TimeQuest Timing Analyzer report for the_project
Thu Oct 20 16:21:44 2016
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 12. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 28. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 29. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Slow 1200mV 0C Model Metastability Report
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 43. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 45. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Fast 1200mV 0C Model Metastability Report
 52. Multicorner Timing Analysis Summary
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; the_project                                       ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 2.71        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  25.0%      ;
;     5-8 processors         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; Clocks                                                                         ;
+--------------------------------------------------------------------------------+
Clock Name  : altera_reserved_tck
Type        : Base
Period      : 100.000
Frequency   : 10.0 MHz
Rise        : 0.000
Fall        : 50.000
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { altera_reserved_tck }
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                             ;
+--------------------------------------------------------------------------------+
Fmax            : 97.35 MHz
Restricted Fmax : 97.35 MHz
Clock Name      : altera_reserved_tck
Note            : 
+--------------------------------------------------------------------------------+

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 44.864
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 0.403
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                         ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 48.380
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                          ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 1.242
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 49.574
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                             ;
+--------------------------------------------------------------------------------+
Slack        : 44.864
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.090
Data Delay   : 5.244

Slack        : 45.107
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.087
Data Delay   : 4.998

Slack        : 45.213
From Node    : sld_hub:auto_hub|irf_reg[1][4]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.091
Data Delay   : 4.896

Slack        : 45.246
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.081
Data Delay   : 4.853

Slack        : 45.265
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.083
Data Delay   : 4.836

Slack        : 45.279
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.084
Data Delay   : 4.823

Slack        : 45.626
From Node    : sld_hub:auto_hub|irf_reg[1][5]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.091
Data Delay   : 4.483

Slack        : 45.948
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.067
Data Delay   : 4.137

Slack        : 46.010
From Node    : sld_hub:auto_hub|irf_reg[1][1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.091
Data Delay   : 4.099

Slack        : 46.226
From Node    : sld_hub:auto_hub|irf_reg[1][7]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.091
Data Delay   : 3.883

Slack        : 46.357
From Node    : sld_hub:auto_hub|irf_reg[1][6]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.091
Data Delay   : 3.752

Slack        : 46.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.107
Data Delay   : 3.730

Slack        : 46.486
From Node    : sld_hub:auto_hub|irsr_reg[1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.089
Data Delay   : 3.621

Slack        : 46.574
From Node    : sld_hub:auto_hub|irf_reg[1][3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.091
Data Delay   : 3.535

Slack        : 46.666
From Node    : sld_hub:auto_hub|irsr_reg[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.089
Data Delay   : 3.441

Slack        : 46.819
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.092
Data Delay   : 3.291

Slack        : 46.907
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.095
Data Delay   : 3.206

Slack        : 47.066
From Node    : sld_hub:auto_hub|irsr_reg[8]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.085
Data Delay   : 3.037

Slack        : 47.165
From Node    : sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.084
Data Delay   : 2.937

Slack        : 47.542
From Node    : sld_hub:auto_hub|irsr_reg[2]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.087
Data Delay   : 2.563

Slack        : 47.823
From Node    : sld_hub:auto_hub|tdo_bypass_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.080
Data Delay   : 2.275

Slack        : 47.923
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.095
Data Delay   : 2.190

Slack        : 93.299
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 6.651

Slack        : 93.299
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 6.651

Slack        : 93.299
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 6.651

Slack        : 93.299
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 6.651

Slack        : 93.299
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 6.651

Slack        : 93.299
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 6.651

Slack        : 93.299
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 6.651

Slack        : 93.314
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.627

Slack        : 93.314
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.627

Slack        : 93.314
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.627

Slack        : 93.314
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.627

Slack        : 93.314
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.627

Slack        : 93.314
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.627

Slack        : 93.314
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.627

Slack        : 93.483
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.071
Data Delay   : 6.464

Slack        : 93.483
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.071
Data Delay   : 6.464

Slack        : 93.483
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.071
Data Delay   : 6.464

Slack        : 93.483
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.071
Data Delay   : 6.464

Slack        : 93.483
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.071
Data Delay   : 6.464

Slack        : 93.483
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.071
Data Delay   : 6.464

Slack        : 93.483
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.071
Data Delay   : 6.464

Slack        : 93.567
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.061
Data Delay   : 6.390

Slack        : 93.567
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.061
Data Delay   : 6.390

Slack        : 93.567
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.061
Data Delay   : 6.390

Slack        : 93.567
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.061
Data Delay   : 6.390

Slack        : 93.567
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.061
Data Delay   : 6.390

Slack        : 93.567
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.061
Data Delay   : 6.390

Slack        : 93.567
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.061
Data Delay   : 6.390

Slack        : 93.600
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 6.350

Slack        : 93.600
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 6.350

Slack        : 93.600
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 6.350

Slack        : 93.600
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 6.350

Slack        : 93.600
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 6.350

Slack        : 93.600
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 6.350

Slack        : 93.600
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 6.350

Slack        : 93.600
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 6.350

Slack        : 93.600
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 6.350

Slack        : 93.615
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.326

Slack        : 93.615
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.326

Slack        : 93.615
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.326

Slack        : 93.615
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.326

Slack        : 93.615
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.326

Slack        : 93.615
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.326

Slack        : 93.615
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.326

Slack        : 93.615
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.326

Slack        : 93.615
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.326

Slack        : 93.781
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 6.161

Slack        : 93.781
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 6.161

Slack        : 93.781
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 6.161

Slack        : 93.781
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 6.161

Slack        : 93.781
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 6.161

Slack        : 93.781
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 6.161

Slack        : 93.781
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[269]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 6.161

Slack        : 93.781
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 6.161

Slack        : 93.782
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~portb_address_reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.392
Data Delay   : 5.844

Slack        : 93.784
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.071
Data Delay   : 6.163

Slack        : 93.784
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.071
Data Delay   : 6.163

Slack        : 93.784
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.071
Data Delay   : 6.163

Slack        : 93.784
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.071
Data Delay   : 6.163

Slack        : 93.784
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.071
Data Delay   : 6.163

Slack        : 93.784
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.071
Data Delay   : 6.163

Slack        : 93.784
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.071
Data Delay   : 6.163

Slack        : 93.784
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.071
Data Delay   : 6.163

Slack        : 93.784
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.071
Data Delay   : 6.163

Slack        : 93.796
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.137

Slack        : 93.796
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.137

Slack        : 93.796
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.137

Slack        : 93.796
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.137

Slack        : 93.796
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.137

Slack        : 93.796
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.137

Slack        : 93.796
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[269]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.137

Slack        : 93.796
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.137

Slack        : 93.805
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.136

Slack        : 93.805
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.136

Slack        : 93.805
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.136

Slack        : 93.805
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.136

Slack        : 93.805
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.136

Slack        : 93.805
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 6.136
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                              ;
+--------------------------------------------------------------------------------+
Slack        : 0.403
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : sld_hub:auto_hub|hub_mode_reg[1]
To Node      : sld_hub:auto_hub|hub_mode_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : sld_hub:auto_hub|hub_mode_reg[0]
To Node      : sld_hub:auto_hub|hub_mode_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : sld_hub:auto_hub|irsr_reg[3]
To Node      : sld_hub:auto_hub|irsr_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : sld_hub:auto_hub|hub_mode_reg[2]
To Node      : sld_hub:auto_hub|hub_mode_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : sld_hub:auto_hub|irsr_reg[8]
To Node      : sld_hub:auto_hub|irsr_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_hub:auto_hub|node_ena[1]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : sld_hub:auto_hub|tdo_bypass_reg
To Node      : sld_hub:auto_hub|tdo_bypass_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.405
From Node    : sld_hub:auto_hub|tdo
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.078
Data Delay   : 0.669

Slack        : 0.405
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.078
Data Delay   : 0.669

Slack        : 0.408
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.674

Slack        : 0.408
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.674

Slack        : 0.423
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.689

Slack        : 0.427
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.694

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.694

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[233]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[232]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.694

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[424]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[370]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[369]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[256]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[187]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.694

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.694

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[505]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[504]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[451]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[450]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[403]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[402]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[400]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[399]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[235]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[234]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.430
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.696

Slack        : 0.430
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.695

Slack        : 0.430
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.696

Slack        : 0.430
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.697

Slack        : 0.430
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.697
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                          ;
+--------------------------------------------------------------------------------+
Slack        : 48.380
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.087
Data Delay   : 1.725

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 4.872

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 4.872

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 4.872

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 4.872

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 4.872

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 4.872

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 4.872

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 4.872

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 4.879

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 4.879

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 4.879

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 4.879

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 4.879

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 4.879

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 4.879

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 4.879

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 4.879

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 4.879

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 4.879

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 4.879

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 4.879

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 4.879

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 4.879

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 4.879

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.081
Data Delay   : 4.878

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.081
Data Delay   : 4.878

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.081
Data Delay   : 4.878

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.081
Data Delay   : 4.878

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.081
Data Delay   : 4.878

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.081
Data Delay   : 4.878

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.081
Data Delay   : 4.878

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.081
Data Delay   : 4.878

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.081
Data Delay   : 4.878

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.081
Data Delay   : 4.878

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.081
Data Delay   : 4.878

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.081
Data Delay   : 4.878

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.081
Data Delay   : 4.878

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.081
Data Delay   : 4.878

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.081
Data Delay   : 4.878

Slack        : 95.059
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.081
Data Delay   : 4.878

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.078
Data Delay   : 4.880

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.078
Data Delay   : 4.880

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.078
Data Delay   : 4.880

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.078
Data Delay   : 4.880

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.078
Data Delay   : 4.880

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.078
Data Delay   : 4.880

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.078
Data Delay   : 4.880

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[428]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 4.881

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[427]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 4.881

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[426]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 4.881

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[425]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 4.881

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[424]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 4.881

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 4.881

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 4.881

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 4.881

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 4.881

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[350]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.075
Data Delay   : 4.883

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.075
Data Delay   : 4.883

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.075
Data Delay   : 4.883

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.075
Data Delay   : 4.883

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.075
Data Delay   : 4.883

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.075
Data Delay   : 4.883

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.075
Data Delay   : 4.883

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.075
Data Delay   : 4.883

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 4.879

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 4.879

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 4.879

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 4.879

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 4.879

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 4.879

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 4.879

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 4.866

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.095
Data Delay   : 4.863

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.095
Data Delay   : 4.863

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.095
Data Delay   : 4.863

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.095
Data Delay   : 4.863

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.095
Data Delay   : 4.863

Slack        : 95.060
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.095
Data Delay   : 4.863
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                           ;
+--------------------------------------------------------------------------------+
Slack        : 1.242
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.510

Slack        : 1.242
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.510

Slack        : 1.242
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.510

Slack        : 1.242
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.510

Slack        : 1.242
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.510

Slack        : 1.242
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.510

Slack        : 1.242
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.510

Slack        : 1.242
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.510

Slack        : 1.242
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.510

Slack        : 1.242
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.510

Slack        : 1.242
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|virtual_ir_scan_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.510

Slack        : 1.242
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|virtual_dr_scan_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.510

Slack        : 1.424
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.682

Slack        : 1.424
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.682

Slack        : 1.424
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.682

Slack        : 1.424
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.682

Slack        : 1.424
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.682

Slack        : 1.424
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.682

Slack        : 1.424
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.682

Slack        : 1.424
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.682

Slack        : 1.424
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.682

Slack        : 1.424
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.682

Slack        : 1.424
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.682

Slack        : 1.424
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.682

Slack        : 1.424
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.682

Slack        : 1.424
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.682

Slack        : 1.424
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.682

Slack        : 1.427
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_hub:auto_hub|hub_mode_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.685

Slack        : 1.428
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|hub_mode_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.074
Data Delay   : 1.688

Slack        : 1.428
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.074
Data Delay   : 1.688

Slack        : 1.428
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.074
Data Delay   : 1.688

Slack        : 1.428
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.074
Data Delay   : 1.688

Slack        : 1.428
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.074
Data Delay   : 1.688

Slack        : 1.428
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.074
Data Delay   : 1.688

Slack        : 1.441
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|hub_mode_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.703

Slack        : 1.441
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.703

Slack        : 1.441
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.703

Slack        : 1.441
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.703

Slack        : 1.466
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.078
Data Delay   : 1.730

Slack        : 1.644
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.910

Slack        : 1.781
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|node_ena[1]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.040

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.131
Data Delay   : 4.678

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.131
Data Delay   : 4.678

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.131
Data Delay   : 4.678

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.131
Data Delay   : 4.678

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.131
Data Delay   : 4.678

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.131
Data Delay   : 4.678

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.131
Data Delay   : 4.678

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[428]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.132
Data Delay   : 4.679

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[427]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.132
Data Delay   : 4.679

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[426]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.132
Data Delay   : 4.679

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[425]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.132
Data Delay   : 4.679

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[424]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.132
Data Delay   : 4.679

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.132
Data Delay   : 4.679

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.132
Data Delay   : 4.679

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.132
Data Delay   : 4.679

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.132
Data Delay   : 4.679

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[371]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.116
Data Delay   : 4.663

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[370]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.116
Data Delay   : 4.663

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[369]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.116
Data Delay   : 4.663

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.116
Data Delay   : 4.663

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.116
Data Delay   : 4.663

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.116
Data Delay   : 4.663

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[365]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.116
Data Delay   : 4.663

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[364]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.116
Data Delay   : 4.663

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.131
Data Delay   : 4.678

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.131
Data Delay   : 4.678

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.131
Data Delay   : 4.678

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.131
Data Delay   : 4.678

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.131
Data Delay   : 4.678

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.131
Data Delay   : 4.678

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.131
Data Delay   : 4.678

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.131
Data Delay   : 4.678

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.123
Data Delay   : 4.670

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.123
Data Delay   : 4.670

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.123
Data Delay   : 4.670

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.123
Data Delay   : 4.670

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.123
Data Delay   : 4.670

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.123
Data Delay   : 4.670

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.123
Data Delay   : 4.670

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.123
Data Delay   : 4.670

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.123
Data Delay   : 4.670

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.134
Data Delay   : 4.681

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.134
Data Delay   : 4.681

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.134
Data Delay   : 4.681

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.134
Data Delay   : 4.681

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.134
Data Delay   : 4.681

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.134
Data Delay   : 4.681

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.134
Data Delay   : 4.681

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.134
Data Delay   : 4.681

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.130
Data Delay   : 4.677

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.130
Data Delay   : 4.677

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.130
Data Delay   : 4.677

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.130
Data Delay   : 4.677

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.130
Data Delay   : 4.677

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.130
Data Delay   : 4.677

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.130
Data Delay   : 4.677

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.130
Data Delay   : 4.677

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.130
Data Delay   : 4.677

Slack        : 4.361
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.128
Data Delay   : 4.675
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'               ;
+--------------------------------------------------------------------------------+
Slack          : 49.574
Actual Width   : 49.809
Required Width : 0.235
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a180~portb_address_reg0

Slack          : 49.575
Actual Width   : 49.810
Required Width : 0.235
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a216~portb_address_reg0

Slack          : 49.576
Actual Width   : 49.811
Required Width : 0.235
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a144~portb_address_reg0

Slack          : 49.576
Actual Width   : 49.811
Required Width : 0.235
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~portb_address_reg0

Slack          : 49.576
Actual Width   : 49.811
Required Width : 0.235
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a72~portb_address_reg0

Slack          : 49.577
Actual Width   : 49.812
Required Width : 0.235
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a108~portb_address_reg0

Slack          : 49.578
Actual Width   : 49.813
Required Width : 0.235
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~portb_address_reg0

Slack          : 49.626
Actual Width   : 49.846
Required Width : 0.220
Type           : High Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Fall
Target         : sld_hub:auto_hub|tdo

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[405]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[406]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[407]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[408]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[409]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[411]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[453]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[454]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[455]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[456]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[457]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[458]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[459]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[460]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[461]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[462]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[463]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[464]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[465]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[466]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[467]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[564]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[565]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[566]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[569]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[570]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[571]

Slack          : 49.676
Actual Width   : 49.864
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[572]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|clr_reg

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[1][2]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[0]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[1]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[2]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[3]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[4]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[5]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[6]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[7]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[8]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[9]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|virtual_dr_scan_reg

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|virtual_ir_scan_reg

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]

Slack          : 49.677
Actual Width   : 49.865
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdi
Clock Port      : altera_reserved_tck
Rise            : 3.927
Fall            : 4.132
Clock Edge      : Rise
Clock Reference : altera_reserved_tck

Data Port       : altera_reserved_tms
Clock Port      : altera_reserved_tck
Rise            : 7.132
Fall            : 7.296
Clock Edge      : Rise
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdi
Clock Port      : altera_reserved_tck
Rise            : 0.844
Fall            : 0.672
Clock Edge      : Rise
Clock Reference : altera_reserved_tck

Data Port       : altera_reserved_tms
Clock Port      : altera_reserved_tck
Rise            : -1.233
Fall            : -1.359
Clock Edge      : Rise
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdo
Clock Port      : altera_reserved_tck
Rise            : 13.478
Fall            : 14.217
Clock Edge      : Fall
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdo
Clock Port      : altera_reserved_tck
Rise            : 11.112
Fall            : 11.848
Clock Edge      : Fall
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                              ;
+--------------------------------------------------------------------------------+
Fmax            : 110.28 MHz
Restricted Fmax : 110.28 MHz
Clock Name      : altera_reserved_tck
Note            : 
+--------------------------------------------------------------------------------+

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 45.466
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 0.355
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                          ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 48.622
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                           ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 1.142
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 49.502
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                              ;
+--------------------------------------------------------------------------------+
Slack        : 45.466
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.154
Data Delay   : 4.707

Slack        : 45.687
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.151
Data Delay   : 4.483

Slack        : 45.741
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.149
Data Delay   : 4.427

Slack        : 45.766
From Node    : sld_hub:auto_hub|irf_reg[1][4]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.155
Data Delay   : 4.408

Slack        : 45.771
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.145
Data Delay   : 4.393

Slack        : 45.830
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.147
Data Delay   : 4.336

Slack        : 46.082
From Node    : sld_hub:auto_hub|irf_reg[1][5]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.155
Data Delay   : 4.092

Slack        : 46.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.135
Data Delay   : 3.710

Slack        : 46.494
From Node    : sld_hub:auto_hub|irf_reg[1][1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.155
Data Delay   : 3.680

Slack        : 46.631
From Node    : sld_hub:auto_hub|irf_reg[1][7]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.155
Data Delay   : 3.543

Slack        : 46.809
From Node    : sld_hub:auto_hub|irf_reg[1][6]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.155
Data Delay   : 3.365

Slack        : 46.825
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.171
Data Delay   : 3.365

Slack        : 46.903
From Node    : sld_hub:auto_hub|irsr_reg[1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.153
Data Delay   : 3.269

Slack        : 46.928
From Node    : sld_hub:auto_hub|irf_reg[1][3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.155
Data Delay   : 3.246

Slack        : 47.058
From Node    : sld_hub:auto_hub|irsr_reg[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.153
Data Delay   : 3.114

Slack        : 47.140
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.156
Data Delay   : 3.035

Slack        : 47.305
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.159
Data Delay   : 2.873

Slack        : 47.420
From Node    : sld_hub:auto_hub|irsr_reg[8]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.149
Data Delay   : 2.748

Slack        : 47.517
From Node    : sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.148
Data Delay   : 2.650

Slack        : 47.831
From Node    : sld_hub:auto_hub|irsr_reg[2]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.151
Data Delay   : 2.339

Slack        : 48.055
From Node    : sld_hub:auto_hub|tdo_bypass_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.145
Data Delay   : 2.109

Slack        : 48.167
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.159
Data Delay   : 2.011

Slack        : 93.804
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.056
Data Delay   : 6.159

Slack        : 93.804
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.056
Data Delay   : 6.159

Slack        : 93.804
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.056
Data Delay   : 6.159

Slack        : 93.804
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.056
Data Delay   : 6.159

Slack        : 93.804
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.056
Data Delay   : 6.159

Slack        : 93.804
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.056
Data Delay   : 6.159

Slack        : 93.804
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.056
Data Delay   : 6.159

Slack        : 93.853
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 6.101

Slack        : 93.853
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 6.101

Slack        : 93.853
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 6.101

Slack        : 93.853
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 6.101

Slack        : 93.853
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 6.101

Slack        : 93.853
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 6.101

Slack        : 93.853
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 6.101

Slack        : 93.970
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.059
Data Delay   : 5.990

Slack        : 93.970
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.059
Data Delay   : 5.990

Slack        : 93.970
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.059
Data Delay   : 5.990

Slack        : 93.970
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.059
Data Delay   : 5.990

Slack        : 93.970
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.059
Data Delay   : 5.990

Slack        : 93.970
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.059
Data Delay   : 5.990

Slack        : 93.970
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.059
Data Delay   : 5.990

Slack        : 94.078
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.056
Data Delay   : 5.885

Slack        : 94.078
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.056
Data Delay   : 5.885

Slack        : 94.078
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.056
Data Delay   : 5.885

Slack        : 94.078
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.056
Data Delay   : 5.885

Slack        : 94.078
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.056
Data Delay   : 5.885

Slack        : 94.078
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.056
Data Delay   : 5.885

Slack        : 94.078
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.056
Data Delay   : 5.885

Slack        : 94.078
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.056
Data Delay   : 5.885

Slack        : 94.078
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.056
Data Delay   : 5.885

Slack        : 94.127
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.827

Slack        : 94.127
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.827

Slack        : 94.127
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.827

Slack        : 94.127
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.827

Slack        : 94.127
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.827

Slack        : 94.127
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.827

Slack        : 94.127
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.827

Slack        : 94.127
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.827

Slack        : 94.127
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.827

Slack        : 94.134
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.052
Data Delay   : 5.833

Slack        : 94.134
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.052
Data Delay   : 5.833

Slack        : 94.134
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.052
Data Delay   : 5.833

Slack        : 94.134
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.052
Data Delay   : 5.833

Slack        : 94.134
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.052
Data Delay   : 5.833

Slack        : 94.134
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.052
Data Delay   : 5.833

Slack        : 94.134
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.052
Data Delay   : 5.833

Slack        : 94.244
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.059
Data Delay   : 5.716

Slack        : 94.244
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.059
Data Delay   : 5.716

Slack        : 94.244
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.059
Data Delay   : 5.716

Slack        : 94.244
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.059
Data Delay   : 5.716

Slack        : 94.244
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.059
Data Delay   : 5.716

Slack        : 94.244
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.059
Data Delay   : 5.716

Slack        : 94.244
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.059
Data Delay   : 5.716

Slack        : 94.244
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.059
Data Delay   : 5.716

Slack        : 94.244
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.059
Data Delay   : 5.716

Slack        : 94.250
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 5.705

Slack        : 94.250
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 5.705

Slack        : 94.250
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 5.705

Slack        : 94.250
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 5.705

Slack        : 94.250
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 5.705

Slack        : 94.250
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 5.705

Slack        : 94.250
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[269]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 5.705

Slack        : 94.250
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 5.705

Slack        : 94.271
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.683

Slack        : 94.271
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.683

Slack        : 94.271
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.683

Slack        : 94.271
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.683

Slack        : 94.271
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.683

Slack        : 94.271
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.683

Slack        : 94.271
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.683

Slack        : 94.275
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 5.677

Slack        : 94.275
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 5.677

Slack        : 94.275
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 5.677

Slack        : 94.275
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 5.677

Slack        : 94.275
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 5.677

Slack        : 94.275
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 5.677

Slack        : 94.275
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 5.677

Slack        : 94.275
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 5.677
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                               ;
+--------------------------------------------------------------------------------+
Slack        : 0.355
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.597

Slack        : 0.355
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.597

Slack        : 0.355
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.597

Slack        : 0.355
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.597

Slack        : 0.355
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.597

Slack        : 0.355
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.597

Slack        : 0.355
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.597

Slack        : 0.355
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.597

Slack        : 0.355
From Node    : sld_hub:auto_hub|hub_mode_reg[1]
To Node      : sld_hub:auto_hub|hub_mode_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.597

Slack        : 0.355
From Node    : sld_hub:auto_hub|hub_mode_reg[0]
To Node      : sld_hub:auto_hub|hub_mode_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.597

Slack        : 0.355
From Node    : sld_hub:auto_hub|irsr_reg[3]
To Node      : sld_hub:auto_hub|irsr_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.597

Slack        : 0.355
From Node    : sld_hub:auto_hub|hub_mode_reg[2]
To Node      : sld_hub:auto_hub|hub_mode_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.597

Slack        : 0.355
From Node    : sld_hub:auto_hub|irsr_reg[8]
To Node      : sld_hub:auto_hub|irsr_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.597

Slack        : 0.355
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_hub:auto_hub|node_ena[1]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.597

Slack        : 0.355
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.597

Slack        : 0.355
From Node    : sld_hub:auto_hub|tdo_bypass_reg
To Node      : sld_hub:auto_hub|tdo_bypass_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.597

Slack        : 0.356
From Node    : sld_hub:auto_hub|tdo
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.070
Data Delay   : 0.597

Slack        : 0.356
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.070
Data Delay   : 0.597

Slack        : 0.366
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.608

Slack        : 0.366
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.608

Slack        : 0.383
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.625

Slack        : 0.394
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.638

Slack        : 0.394
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.638

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.638

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.638

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.638

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.639

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.639

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.639

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.639

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.639

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.638

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.638

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.639

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.639

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.639

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.639

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.639

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.639

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.638

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[451]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[450]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.638

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.639

Slack        : 0.395
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[233]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[232]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.638

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.638

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.640

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[187]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.638

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.638

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.638

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.638

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.638

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.640

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.640

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.640

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.638

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.638

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.638

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.638

Slack        : 0.396
From Node    : sld_hub:auto_hub|jtag_ir_reg[1]
To Node      : sld_hub:auto_hub|virtual_dr_scan_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.638

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[505]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[504]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[475]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[474]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[403]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[402]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.640

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.640

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.640

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.640

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[235]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[234]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[234]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[233]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[230]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[229]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.396
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.639

Slack        : 0.397
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[424]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.640

Slack        : 0.397
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[370]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[369]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.640

Slack        : 0.397
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.640

Slack        : 0.397
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.640

Slack        : 0.397
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.640
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                           ;
+--------------------------------------------------------------------------------+
Slack        : 48.622
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.151
Data Delay   : 1.548

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.066
Data Delay   : 4.449

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.066
Data Delay   : 4.449

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.066
Data Delay   : 4.449

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.066
Data Delay   : 4.449

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.066
Data Delay   : 4.449

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.066
Data Delay   : 4.449

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.066
Data Delay   : 4.449

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.066
Data Delay   : 4.449

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 4.441

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 4.441

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 4.441

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 4.441

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 4.441

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 4.441

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 4.441

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 4.441

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 4.441

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 4.450

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 4.450

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 4.450

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 4.450

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 4.450

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 4.450

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 4.450

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.070
Data Delay   : 4.445

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.070
Data Delay   : 4.445

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.070
Data Delay   : 4.445

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.070
Data Delay   : 4.445

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.070
Data Delay   : 4.445

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.070
Data Delay   : 4.445

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.070
Data Delay   : 4.445

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.070
Data Delay   : 4.445

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.072
Data Delay   : 4.443

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.072
Data Delay   : 4.443

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.072
Data Delay   : 4.443

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.072
Data Delay   : 4.443

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.072
Data Delay   : 4.443

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.072
Data Delay   : 4.443

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.072
Data Delay   : 4.443

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.072
Data Delay   : 4.443

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.072
Data Delay   : 4.443

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.072
Data Delay   : 4.443

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.072
Data Delay   : 4.443

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.072
Data Delay   : 4.443

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.072
Data Delay   : 4.443

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.072
Data Delay   : 4.443

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.072
Data Delay   : 4.443

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.072
Data Delay   : 4.443

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.067
Data Delay   : 4.448

Slack        : 95.505
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 4.449

Slack        : 95.505
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 4.449

Slack        : 95.505
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 4.449

Slack        : 95.505
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 4.449

Slack        : 95.505
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 4.449

Slack        : 95.505
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 4.449

Slack        : 95.505
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 4.449

Slack        : 95.505
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[428]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 4.450

Slack        : 95.505
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[427]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 4.450

Slack        : 95.505
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[426]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 4.450

Slack        : 95.505
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[425]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 4.450

Slack        : 95.505
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[424]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 4.450

Slack        : 95.505
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 4.450

Slack        : 95.505
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 4.450

Slack        : 95.505
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 4.450

Slack        : 95.505
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 4.450
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                            ;
+--------------------------------------------------------------------------------+
Slack        : 1.142
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.386

Slack        : 1.142
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.386

Slack        : 1.142
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.386

Slack        : 1.142
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.386

Slack        : 1.142
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.386

Slack        : 1.142
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.386

Slack        : 1.142
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.386

Slack        : 1.142
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.386

Slack        : 1.142
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.386

Slack        : 1.142
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.386

Slack        : 1.142
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|virtual_ir_scan_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.386

Slack        : 1.142
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|virtual_dr_scan_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.386

Slack        : 1.290
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_hub:auto_hub|hub_mode_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 1.524

Slack        : 1.307
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 1.541

Slack        : 1.307
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 1.541

Slack        : 1.307
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 1.541

Slack        : 1.307
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 1.541

Slack        : 1.307
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 1.541

Slack        : 1.307
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 1.541

Slack        : 1.307
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 1.541

Slack        : 1.307
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 1.541

Slack        : 1.307
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 1.541

Slack        : 1.307
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 1.541

Slack        : 1.307
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 1.541

Slack        : 1.307
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 1.541

Slack        : 1.307
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 1.541

Slack        : 1.307
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 1.541

Slack        : 1.307
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 1.541

Slack        : 1.310
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|hub_mode_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.065
Data Delay   : 1.546

Slack        : 1.310
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.065
Data Delay   : 1.546

Slack        : 1.310
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.065
Data Delay   : 1.546

Slack        : 1.310
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.065
Data Delay   : 1.546

Slack        : 1.310
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.065
Data Delay   : 1.546

Slack        : 1.310
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.065
Data Delay   : 1.546

Slack        : 1.324
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|hub_mode_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.067
Data Delay   : 1.562

Slack        : 1.324
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.067
Data Delay   : 1.562

Slack        : 1.324
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.067
Data Delay   : 1.562

Slack        : 1.324
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.067
Data Delay   : 1.562

Slack        : 1.346
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.069
Data Delay   : 1.586

Slack        : 1.497
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 1.739

Slack        : 1.623
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|node_ena[1]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 1.858

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.120
Data Delay   : 4.178

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.120
Data Delay   : 4.178

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.120
Data Delay   : 4.178

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.120
Data Delay   : 4.178

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.120
Data Delay   : 4.178

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.120
Data Delay   : 4.178

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.120
Data Delay   : 4.178

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[428]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.121
Data Delay   : 4.179

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[427]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.121
Data Delay   : 4.179

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[426]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.121
Data Delay   : 4.179

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[425]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.121
Data Delay   : 4.179

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[424]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.121
Data Delay   : 4.179

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.121
Data Delay   : 4.179

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.121
Data Delay   : 4.179

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.121
Data Delay   : 4.179

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.121
Data Delay   : 4.179

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.105
Data Delay   : 4.163

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[362]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.105
Data Delay   : 4.163

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[361]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.105
Data Delay   : 4.163

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.105
Data Delay   : 4.163

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.105
Data Delay   : 4.163

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[358]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.105
Data Delay   : 4.163

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.105
Data Delay   : 4.163

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 4.164

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 4.164

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 4.164

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 4.164

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 4.164

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 4.164

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[350]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 4.164

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 4.164

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 4.164

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.103
Data Delay   : 4.161

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[346]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.103
Data Delay   : 4.161

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[345]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.103
Data Delay   : 4.161

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.103
Data Delay   : 4.161

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.103
Data Delay   : 4.161

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.103
Data Delay   : 4.161

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[341]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.103
Data Delay   : 4.161

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[340]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.103
Data Delay   : 4.161

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[339]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.104
Data Delay   : 4.162

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[338]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.104
Data Delay   : 4.162

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[337]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.104
Data Delay   : 4.162

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[336]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.104
Data Delay   : 4.162

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[335]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.104
Data Delay   : 4.162

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.104
Data Delay   : 4.162

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.104
Data Delay   : 4.162

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[332]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.105
Data Delay   : 4.163

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.105
Data Delay   : 4.163

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.105
Data Delay   : 4.163

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[329]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.105
Data Delay   : 4.163

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[328]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.105
Data Delay   : 4.163

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.105
Data Delay   : 4.163

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.105
Data Delay   : 4.163

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.105
Data Delay   : 4.163

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.105
Data Delay   : 4.163

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.103
Data Delay   : 4.161

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.103
Data Delay   : 4.161

Slack        : 3.887
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.103
Data Delay   : 4.161
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                ;
+--------------------------------------------------------------------------------+
Slack          : 49.502
Actual Width   : 49.735
Required Width : 0.233
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a180~portb_address_reg0

Slack          : 49.502
Actual Width   : 49.735
Required Width : 0.233
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a216~portb_address_reg0

Slack          : 49.503
Actual Width   : 49.736
Required Width : 0.233
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~portb_address_reg0

Slack          : 49.503
Actual Width   : 49.736
Required Width : 0.233
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a108~portb_address_reg0

Slack          : 49.503
Actual Width   : 49.736
Required Width : 0.233
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a144~portb_address_reg0

Slack          : 49.504
Actual Width   : 49.737
Required Width : 0.233
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~portb_address_reg0

Slack          : 49.504
Actual Width   : 49.737
Required Width : 0.233
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a72~portb_address_reg0

Slack          : 49.574
Actual Width   : 49.792
Required Width : 0.218
Type           : High Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Fall
Target         : sld_hub:auto_hub|tdo

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|clr_reg

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|hub_mode_reg[0]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[1][2]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irsr_reg[2]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irsr_reg[3]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irsr_reg[7]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irsr_reg[8]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[0]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[1]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[2]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[3]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[4]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[5]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[6]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[7]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[8]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|jtag_ir_reg[9]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|reset_ena_reg

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|tdo_bypass_reg

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|virtual_dr_scan_reg

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|virtual_ir_scan_reg

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[517]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[518]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[519]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[520]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[521]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[522]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[523]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[525]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[526]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[527]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[528]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[529]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[530]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[531]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[532]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[533]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1]

Slack          : 49.618
Actual Width   : 49.804
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdi
Clock Port      : altera_reserved_tck
Rise            : 3.846
Fall            : 4.045
Clock Edge      : Rise
Clock Reference : altera_reserved_tck

Data Port       : altera_reserved_tms
Clock Port      : altera_reserved_tck
Rise            : 7.022
Fall            : 7.209
Clock Edge      : Rise
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdi
Clock Port      : altera_reserved_tck
Rise            : 0.635
Fall            : 0.427
Clock Edge      : Rise
Clock Reference : altera_reserved_tck

Data Port       : altera_reserved_tms
Clock Port      : altera_reserved_tck
Rise            : -1.414
Fall            : -1.581
Clock Edge      : Rise
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdo
Clock Port      : altera_reserved_tck
Rise            : 12.444
Fall            : 13.098
Clock Edge      : Fall
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdo
Clock Port      : altera_reserved_tck
Rise            : 10.116
Fall            : 10.765
Clock Edge      : Fall
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 47.657
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 0.180
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                          ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 49.428
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                           ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 0.575
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 49.457
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                              ;
+--------------------------------------------------------------------------------+
Slack        : 47.657
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.280
Data Delay   : 2.630

Slack        : 47.775
From Node    : sld_hub:auto_hub|irf_reg[1][4]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.281
Data Delay   : 2.513

Slack        : 47.805
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.274
Data Delay   : 2.476

Slack        : 47.808
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.277
Data Delay   : 2.476

Slack        : 47.884
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.273
Data Delay   : 2.396

Slack        : 47.912
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.271
Data Delay   : 2.366

Slack        : 47.982
From Node    : sld_hub:auto_hub|irf_reg[1][5]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.281
Data Delay   : 2.306

Slack        : 48.206
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.266
Data Delay   : 2.067

Slack        : 48.260
From Node    : sld_hub:auto_hub|irf_reg[1][1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.281
Data Delay   : 2.028

Slack        : 48.406
From Node    : sld_hub:auto_hub|irf_reg[1][7]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.281
Data Delay   : 1.882

Slack        : 48.437
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.292
Data Delay   : 1.862

Slack        : 48.438
From Node    : sld_hub:auto_hub|irf_reg[1][6]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.281
Data Delay   : 1.850

Slack        : 48.543
From Node    : sld_hub:auto_hub|irsr_reg[1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.279
Data Delay   : 1.743

Slack        : 48.577
From Node    : sld_hub:auto_hub|irf_reg[1][3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.281
Data Delay   : 1.711

Slack        : 48.639
From Node    : sld_hub:auto_hub|irsr_reg[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.279
Data Delay   : 1.647

Slack        : 48.651
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.282
Data Delay   : 1.638

Slack        : 48.713
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.284
Data Delay   : 1.578

Slack        : 48.833
From Node    : sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.274
Data Delay   : 1.448

Slack        : 48.840
From Node    : sld_hub:auto_hub|irsr_reg[8]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.275
Data Delay   : 1.442

Slack        : 49.032
From Node    : sld_hub:auto_hub|irsr_reg[2]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.277
Data Delay   : 1.252

Slack        : 49.167
From Node    : sld_hub:auto_hub|tdo_bypass_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.270
Data Delay   : 1.110

Slack        : 49.209
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.284
Data Delay   : 1.082

Slack        : 96.405
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.021
Data Delay   : 3.581

Slack        : 96.405
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.021
Data Delay   : 3.581

Slack        : 96.405
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.021
Data Delay   : 3.581

Slack        : 96.405
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.021
Data Delay   : 3.581

Slack        : 96.405
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.021
Data Delay   : 3.581

Slack        : 96.405
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.021
Data Delay   : 3.581

Slack        : 96.405
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.021
Data Delay   : 3.581

Slack        : 96.555
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.024
Data Delay   : 3.428

Slack        : 96.555
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.024
Data Delay   : 3.428

Slack        : 96.555
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.024
Data Delay   : 3.428

Slack        : 96.555
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.024
Data Delay   : 3.428

Slack        : 96.555
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.024
Data Delay   : 3.428

Slack        : 96.555
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.024
Data Delay   : 3.428

Slack        : 96.555
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.024
Data Delay   : 3.428

Slack        : 96.562
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.021
Data Delay   : 3.424

Slack        : 96.562
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.021
Data Delay   : 3.424

Slack        : 96.562
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.021
Data Delay   : 3.424

Slack        : 96.562
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.021
Data Delay   : 3.424

Slack        : 96.562
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.021
Data Delay   : 3.424

Slack        : 96.562
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.021
Data Delay   : 3.424

Slack        : 96.562
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.021
Data Delay   : 3.424

Slack        : 96.562
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.021
Data Delay   : 3.424

Slack        : 96.562
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.021
Data Delay   : 3.424

Slack        : 96.571
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.030
Data Delay   : 3.406

Slack        : 96.571
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.030
Data Delay   : 3.406

Slack        : 96.571
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.030
Data Delay   : 3.406

Slack        : 96.571
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.030
Data Delay   : 3.406

Slack        : 96.571
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.030
Data Delay   : 3.406

Slack        : 96.571
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.030
Data Delay   : 3.406

Slack        : 96.571
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.030
Data Delay   : 3.406

Slack        : 96.661
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.020
Data Delay   : 3.326

Slack        : 96.661
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.020
Data Delay   : 3.326

Slack        : 96.661
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.020
Data Delay   : 3.326

Slack        : 96.661
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.020
Data Delay   : 3.326

Slack        : 96.661
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.020
Data Delay   : 3.326

Slack        : 96.661
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.020
Data Delay   : 3.326

Slack        : 96.661
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.020
Data Delay   : 3.326

Slack        : 96.662
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.019
Data Delay   : 3.326

Slack        : 96.662
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.019
Data Delay   : 3.326

Slack        : 96.662
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.019
Data Delay   : 3.326

Slack        : 96.662
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.019
Data Delay   : 3.326

Slack        : 96.662
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.019
Data Delay   : 3.326

Slack        : 96.662
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.019
Data Delay   : 3.326

Slack        : 96.662
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.019
Data Delay   : 3.326

Slack        : 96.662
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.019
Data Delay   : 3.326

Slack        : 96.666
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.025
Data Delay   : 3.316

Slack        : 96.666
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.025
Data Delay   : 3.316

Slack        : 96.666
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.025
Data Delay   : 3.316

Slack        : 96.666
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.025
Data Delay   : 3.316

Slack        : 96.666
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.025
Data Delay   : 3.316

Slack        : 96.666
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.025
Data Delay   : 3.316

Slack        : 96.666
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[269]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.025
Data Delay   : 3.316

Slack        : 96.666
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.025
Data Delay   : 3.316

Slack        : 96.671
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.019
Data Delay   : 3.317

Slack        : 96.671
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.019
Data Delay   : 3.317

Slack        : 96.671
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.019
Data Delay   : 3.317

Slack        : 96.671
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.019
Data Delay   : 3.317

Slack        : 96.671
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.019
Data Delay   : 3.317

Slack        : 96.671
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.019
Data Delay   : 3.317

Slack        : 96.671
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.019
Data Delay   : 3.317

Slack        : 96.671
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.019
Data Delay   : 3.317

Slack        : 96.671
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.019
Data Delay   : 3.317

Slack        : 96.671
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.006
Data Delay   : 3.330

Slack        : 96.671
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.006
Data Delay   : 3.330

Slack        : 96.671
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.006
Data Delay   : 3.330

Slack        : 96.671
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.006
Data Delay   : 3.330

Slack        : 96.671
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.006
Data Delay   : 3.330

Slack        : 96.671
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.006
Data Delay   : 3.330

Slack        : 96.671
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.006
Data Delay   : 3.330

Slack        : 96.671
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.006
Data Delay   : 3.330

Slack        : 96.671
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.006
Data Delay   : 3.330

Slack        : 96.679
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.026
Data Delay   : 3.302

Slack        : 96.679
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.026
Data Delay   : 3.302

Slack        : 96.679
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.026
Data Delay   : 3.302

Slack        : 96.679
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.026
Data Delay   : 3.302

Slack        : 96.679
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.026
Data Delay   : 3.302

Slack        : 96.679
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.026
Data Delay   : 3.302

Slack        : 96.679
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.026
Data Delay   : 3.302
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                               ;
+--------------------------------------------------------------------------------+
Slack        : 0.180
From Node    : sld_hub:auto_hub|tdo
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.307

Slack        : 0.181
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : sld_hub:auto_hub|tdo_bypass_reg
To Node      : sld_hub:auto_hub|tdo_bypass_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|hub_mode_reg[1]
To Node      : sld_hub:auto_hub|hub_mode_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|hub_mode_reg[0]
To Node      : sld_hub:auto_hub|hub_mode_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|irsr_reg[3]
To Node      : sld_hub:auto_hub|irsr_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|hub_mode_reg[2]
To Node      : sld_hub:auto_hub|hub_mode_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|irsr_reg[8]
To Node      : sld_hub:auto_hub|irsr_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|node_ena[1]~reg0
To Node      : sld_hub:auto_hub|node_ena[1]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.186
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.313

Slack        : 0.186
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.313

Slack        : 0.186
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.313

Slack        : 0.186
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.313

Slack        : 0.186
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.313

Slack        : 0.186
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[233]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[232]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.313

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[424]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.313

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.313

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[187]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.313

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.313

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.313

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.313

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.313

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.313

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[505]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[504]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[499]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[498]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[403]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[402]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[400]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[399]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[235]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[234]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[234]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[233]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[230]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[229]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[225]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[224]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.314

Slack        : 0.188
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.314

Slack        : 0.188
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.314

Slack        : 0.188
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[256]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.314

Slack        : 0.188
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.315

Slack        : 0.188
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.315

Slack        : 0.188
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.315

Slack        : 0.188
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.315

Slack        : 0.188
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.315

Slack        : 0.188
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.315

Slack        : 0.188
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.314

Slack        : 0.188
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.315

Slack        : 0.188
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.315

Slack        : 0.188
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.314

Slack        : 0.188
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.314

Slack        : 0.188
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.314

Slack        : 0.188
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.314

Slack        : 0.188
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.314
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                           ;
+--------------------------------------------------------------------------------+
Slack        : 49.428
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.277
Data Delay   : 0.856

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.030
Data Delay   : 2.639

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.030
Data Delay   : 2.639

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.030
Data Delay   : 2.639

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.030
Data Delay   : 2.639

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.030
Data Delay   : 2.639

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.030
Data Delay   : 2.639

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.030
Data Delay   : 2.639

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.030
Data Delay   : 2.639

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.034
Data Delay   : 2.635

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.034
Data Delay   : 2.635

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.034
Data Delay   : 2.635

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.034
Data Delay   : 2.635

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.034
Data Delay   : 2.635

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.034
Data Delay   : 2.635

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.034
Data Delay   : 2.635

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.034
Data Delay   : 2.635

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.034
Data Delay   : 2.635

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 2.633

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 2.633

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 2.633

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 2.633

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 2.633

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 2.633

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[269]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 2.633

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 2.633

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 2.633

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 2.633

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 2.633

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 2.633

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 2.633

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 2.633

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 2.633

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 2.633

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.032
Data Delay   : 2.637

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.032
Data Delay   : 2.637

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.032
Data Delay   : 2.637

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.032
Data Delay   : 2.637

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.032
Data Delay   : 2.637

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.032
Data Delay   : 2.637

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.032
Data Delay   : 2.637

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.032
Data Delay   : 2.637

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.032
Data Delay   : 2.637

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.032
Data Delay   : 2.637

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.032
Data Delay   : 2.637

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.032
Data Delay   : 2.637

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.032
Data Delay   : 2.637

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.032
Data Delay   : 2.637

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.032
Data Delay   : 2.637

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.032
Data Delay   : 2.637

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.033
Data Delay   : 2.636

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.033
Data Delay   : 2.636

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.033
Data Delay   : 2.636

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.033
Data Delay   : 2.636

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.033
Data Delay   : 2.636

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.033
Data Delay   : 2.636

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.033
Data Delay   : 2.636

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.033
Data Delay   : 2.636

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.040
Data Delay   : 2.629

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.040
Data Delay   : 2.629

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.040
Data Delay   : 2.629

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.040
Data Delay   : 2.629

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.040
Data Delay   : 2.629

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.040
Data Delay   : 2.629

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.040
Data Delay   : 2.629

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.039
Data Delay   : 2.630

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.039
Data Delay   : 2.630

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.039
Data Delay   : 2.630

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.039
Data Delay   : 2.630

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.039
Data Delay   : 2.630

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.039
Data Delay   : 2.630

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.039
Data Delay   : 2.630

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.039
Data Delay   : 2.630

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.039
Data Delay   : 2.630

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.031
Data Delay   : 2.638

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.031
Data Delay   : 2.638

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.031
Data Delay   : 2.638

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.031
Data Delay   : 2.638

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.031
Data Delay   : 2.638

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.031
Data Delay   : 2.638

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.031
Data Delay   : 2.638

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.033
Data Delay   : 2.636

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.033
Data Delay   : 2.636

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.033
Data Delay   : 2.636

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.033
Data Delay   : 2.636

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.033
Data Delay   : 2.636

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.033
Data Delay   : 2.636

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.033
Data Delay   : 2.636

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.033
Data Delay   : 2.636

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.037
Data Delay   : 2.632

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.037
Data Delay   : 2.632

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.037
Data Delay   : 2.632

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.037
Data Delay   : 2.632

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.037
Data Delay   : 2.632

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.037
Data Delay   : 2.632

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.037
Data Delay   : 2.632

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 2.631

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 2.631

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 2.631

Slack        : 97.338
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 2.631
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                            ;
+--------------------------------------------------------------------------------+
Slack        : 0.575
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.702

Slack        : 0.575
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.702

Slack        : 0.575
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.702

Slack        : 0.575
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.702

Slack        : 0.575
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.702

Slack        : 0.575
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.702

Slack        : 0.575
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.702

Slack        : 0.575
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.702

Slack        : 0.575
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.702

Slack        : 0.575
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.702

Slack        : 0.575
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|virtual_ir_scan_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.702

Slack        : 0.575
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|virtual_dr_scan_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.702

Slack        : 0.676
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_hub:auto_hub|hub_mode_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.033
Data Delay   : 0.793

Slack        : 0.684
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.033
Data Delay   : 0.801

Slack        : 0.684
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.033
Data Delay   : 0.801

Slack        : 0.684
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.033
Data Delay   : 0.801

Slack        : 0.684
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.033
Data Delay   : 0.801

Slack        : 0.684
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.033
Data Delay   : 0.801

Slack        : 0.684
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.033
Data Delay   : 0.801

Slack        : 0.684
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.033
Data Delay   : 0.801

Slack        : 0.684
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.033
Data Delay   : 0.801

Slack        : 0.684
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.033
Data Delay   : 0.801

Slack        : 0.684
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.033
Data Delay   : 0.801

Slack        : 0.684
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.033
Data Delay   : 0.801

Slack        : 0.684
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.033
Data Delay   : 0.801

Slack        : 0.684
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.033
Data Delay   : 0.801

Slack        : 0.684
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.033
Data Delay   : 0.801

Slack        : 0.684
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[1][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.033
Data Delay   : 0.801

Slack        : 0.685
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|hub_mode_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.806

Slack        : 0.685
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.806

Slack        : 0.685
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.806

Slack        : 0.685
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.806

Slack        : 0.686
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|hub_mode_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.035
Data Delay   : 0.805

Slack        : 0.686
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.035
Data Delay   : 0.805

Slack        : 0.686
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.035
Data Delay   : 0.805

Slack        : 0.686
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.035
Data Delay   : 0.805

Slack        : 0.686
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.035
Data Delay   : 0.805

Slack        : 0.686
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.035
Data Delay   : 0.805

Slack        : 0.687
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.039
Data Delay   : 0.810

Slack        : 0.773
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.898

Slack        : 0.851
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|node_ena[1]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.034
Data Delay   : 0.969

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 2.393

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 2.393

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 2.393

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 2.393

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 2.393

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 2.393

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 2.393

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.391

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.391

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.391

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.391

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.391

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.391

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.391

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.391

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.391

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.392

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.392

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.392

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.392

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.392

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.392

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.392

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.392

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.392

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.392

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.392

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.392

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.392

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.392

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.392

Slack        : 2.224
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.392

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.393

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.393

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.393

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.393

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.393

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.393

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.084
Data Delay   : 2.393

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[428]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 2.394

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[427]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 2.394

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[426]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 2.394

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[425]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 2.394

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[424]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 2.394

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 2.394

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 2.394

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 2.394

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 2.394

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.068
Data Delay   : 2.377

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[362]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.068
Data Delay   : 2.377

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[361]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.068
Data Delay   : 2.377

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.068
Data Delay   : 2.377

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.068
Data Delay   : 2.377

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[358]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.068
Data Delay   : 2.377

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.068
Data Delay   : 2.377

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.070
Data Delay   : 2.379

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.070
Data Delay   : 2.379

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.070
Data Delay   : 2.379

Slack        : 2.225
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.070
Data Delay   : 2.379
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                ;
+--------------------------------------------------------------------------------+
Slack          : 49.457
Actual Width   : 49.687
Required Width : 0.230
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a180~portb_address_reg0

Slack          : 49.457
Actual Width   : 49.687
Required Width : 0.230
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a216~portb_address_reg0

Slack          : 49.458
Actual Width   : 49.688
Required Width : 0.230
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~portb_address_reg0

Slack          : 49.458
Actual Width   : 49.688
Required Width : 0.230
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~portb_address_reg0

Slack          : 49.459
Actual Width   : 49.689
Required Width : 0.230
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a108~portb_address_reg0

Slack          : 49.459
Actual Width   : 49.689
Required Width : 0.230
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a144~portb_address_reg0

Slack          : 49.459
Actual Width   : 49.689
Required Width : 0.230
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a72~portb_address_reg0

Slack          : 49.471
Actual Width   : 49.687
Required Width : 0.216
Type           : High Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Fall
Target         : sld_hub:auto_hub|tdo

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[372]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[373]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[377]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[405]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[406]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[407]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[408]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[409]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[411]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[460]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[461]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[462]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[463]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[464]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[465]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[466]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[467]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[508]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[510]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[511]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[512]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[513]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[514]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[515]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[516]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[557]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[558]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[559]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[560]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[561]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[562]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[563]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[564]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[565]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[566]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568]

Slack          : 49.514
Actual Width   : 49.698
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[569]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdi
Clock Port      : altera_reserved_tck
Rise            : 1.566
Fall            : 1.907
Clock Edge      : Rise
Clock Reference : altera_reserved_tck

Data Port       : altera_reserved_tms
Clock Port      : altera_reserved_tck
Rise            : 2.819
Fall            : 3.083
Clock Edge      : Rise
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdi
Clock Port      : altera_reserved_tck
Rise            : 0.686
Fall            : 0.423
Clock Edge      : Rise
Clock Reference : altera_reserved_tck

Data Port       : altera_reserved_tms
Clock Port      : altera_reserved_tck
Rise            : -0.146
Fall            : -0.421
Clock Edge      : Rise
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdo
Clock Port      : altera_reserved_tck
Rise            : 7.143
Fall            : 7.503
Clock Edge      : Fall
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdo
Clock Port      : altera_reserved_tck
Rise            : 5.932
Fall            : 6.295
Clock Edge      : Fall
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+--------------------------------------------------------------------------------+
Clock               : Worst-case Slack
Setup               : 44.864
Hold                : 0.180
Recovery            : 48.380
Removal             : 0.575
Minimum Pulse Width : 49.457

Clock               :  altera_reserved_tck
Setup               : 44.864
Hold                : 0.180
Recovery            : 48.380
Removal             : 0.575
Minimum Pulse Width : 49.457

Clock               : Design-wide TNS
Setup               : 0.0
Hold                : 0.0
Recovery            : 0.0
Removal             : 0.0
Minimum Pulse Width : 0.0

Clock               :  altera_reserved_tck
Setup               : 0.000
Hold                : 0.000
Recovery            : 0.000
Removal             : 0.000
Minimum Pulse Width : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdi
Clock Port      : altera_reserved_tck
Rise            : 3.927
Fall            : 4.132
Clock Edge      : Rise
Clock Reference : altera_reserved_tck

Data Port       : altera_reserved_tms
Clock Port      : altera_reserved_tck
Rise            : 7.132
Fall            : 7.296
Clock Edge      : Rise
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdi
Clock Port      : altera_reserved_tck
Rise            : 0.844
Fall            : 0.672
Clock Edge      : Rise
Clock Reference : altera_reserved_tck

Data Port       : altera_reserved_tms
Clock Port      : altera_reserved_tck
Rise            : -0.146
Fall            : -0.421
Clock Edge      : Rise
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdo
Clock Port      : altera_reserved_tck
Rise            : 13.478
Fall            : 14.217
Clock Edge      : Fall
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdo
Clock Port      : altera_reserved_tck
Rise            : 5.932
Fall            : 6.295
Clock Edge      : Fall
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                  ;
+--------------------------------------------------------------------------------+
Pin                     : LEDR[0]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : LEDR[1]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : LEDR[2]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : LEDR[3]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : LEDR[4]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : LEDR[5]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : LEDR[6]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : LEDR[7]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : LEDR[8]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : LEDR[9]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : LEDR[10]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : LEDR[11]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : LEDR[12]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : LEDR[13]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : LEDR[14]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : LEDR[15]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : LEDR[16]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : LEDR[17]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : altera_reserved_tdo
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ~ALTERA_DCLK~
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ~ALTERA_nCEO~
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Input Transition Times                                                         ;
+--------------------------------------------------------------------------------+
Pin             : CLOCK_50
I/O Standard    : 3.3-V LVTTL
10-90 Rise Time : 2640 ps
90-10 Fall Time : 2640 ps

Pin             : altera_reserved_tms
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : altera_reserved_tck
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : altera_reserved_tdi
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_ASDO_DATA1~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_FLASH_nCE_nCSO~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_DATA0~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                ;
+--------------------------------------------------------------------------------+
Pin                                  : LEDR[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00467 V
Ringback Voltage on Rise at FPGA Pin : 0.226 V
Ringback Voltage on Fall at FPGA Pin : 0.087 V
10-90 Rise Time at FPGA Pin          : 2.91e-09 s
90-10 Fall Time at FPGA Pin          : 2.74e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00467 V
Ringback Voltage on Rise at Far-end  : 0.226 V
Ringback Voltage on Fall at Far-end  : 0.087 V
10-90 Rise Time at Far-end           : 2.91e-09 s
90-10 Fall Time at Far-end           : 2.74e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00467 V
Ringback Voltage on Rise at FPGA Pin : 0.226 V
Ringback Voltage on Fall at FPGA Pin : 0.087 V
10-90 Rise Time at FPGA Pin          : 2.91e-09 s
90-10 Fall Time at FPGA Pin          : 2.74e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00467 V
Ringback Voltage on Rise at Far-end  : 0.226 V
Ringback Voltage on Fall at Far-end  : 0.087 V
10-90 Rise Time at Far-end           : 2.91e-09 s
90-10 Fall Time at Far-end           : 2.74e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[16]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[17]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : altera_reserved_tdo
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 2.07e-08 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.0049 V
Ringback Voltage on Rise at FPGA Pin : 0.041 V
Ringback Voltage on Fall at FPGA Pin : 0.094 V
10-90 Rise Time at FPGA Pin          : 8.74e-10 s
90-10 Fall Time at FPGA Pin          : 1.89e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 2.07e-08 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.0049 V
Ringback Voltage on Rise at Far-end  : 0.041 V
Ringback Voltage on Fall at Far-end  : 0.094 V
10-90 Rise Time at Far-end           : 8.74e-10 s
90-10 Fall Time at Far-end           : 1.89e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 2.67e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0485 V
Ringback Voltage on Rise at FPGA Pin : 0.167 V
Ringback Voltage on Fall at FPGA Pin : 0.096 V
10-90 Rise Time at FPGA Pin          : 2.95e-10 s
90-10 Fall Time at FPGA Pin          : 2.73e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 2.67e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0485 V
Ringback Voltage on Rise at Far-end  : 0.167 V
Ringback Voltage on Fall at Far-end  : 0.096 V
10-90 Rise Time at Far-end           : 2.95e-10 s
90-10 Fall Time at Far-end           : 2.73e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.18e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00483 V
Ringback Voltage on Rise at FPGA Pin : 0.152 V
Ringback Voltage on Fall at FPGA Pin : 0.012 V
10-90 Rise Time at FPGA Pin          : 4.81e-10 s
90-10 Fall Time at FPGA Pin          : 6.29e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.18e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00483 V
Ringback Voltage on Rise at Far-end  : 0.152 V
Ringback Voltage on Fall at Far-end  : 0.012 V
10-90 Rise Time at Far-end           : 4.81e-10 s
90-10 Fall Time at Far-end           : 6.29e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                               ;
+--------------------------------------------------------------------------------+
Pin                                  : LEDR[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00265 V
Ringback Voltage on Rise at FPGA Pin : 0.133 V
Ringback Voltage on Fall at FPGA Pin : 0.056 V
10-90 Rise Time at FPGA Pin          : 3.55e-09 s
90-10 Fall Time at FPGA Pin          : 3.31e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00265 V
Ringback Voltage on Rise at Far-end  : 0.133 V
Ringback Voltage on Fall at Far-end  : 0.056 V
10-90 Rise Time at Far-end           : 3.55e-09 s
90-10 Fall Time at Far-end           : 3.31e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00265 V
Ringback Voltage on Rise at FPGA Pin : 0.133 V
Ringback Voltage on Fall at FPGA Pin : 0.056 V
10-90 Rise Time at FPGA Pin          : 3.55e-09 s
90-10 Fall Time at FPGA Pin          : 3.31e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00265 V
Ringback Voltage on Rise at Far-end  : 0.133 V
Ringback Voltage on Fall at Far-end  : 0.056 V
10-90 Rise Time at Far-end           : 3.55e-09 s
90-10 Fall Time at Far-end           : 3.31e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[16]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[17]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : altera_reserved_tdo
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.15e-06 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : 3.15e-06 V
Ringback Voltage on Rise at FPGA Pin : 0.014 V
Ringback Voltage on Fall at FPGA Pin : 0.05 V
10-90 Rise Time at FPGA Pin          : 1.08e-09 s
90-10 Fall Time at FPGA Pin          : 2.51e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.15e-06 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : 3.15e-06 V
Ringback Voltage on Rise at Far-end  : 0.014 V
Ringback Voltage on Fall at Far-end  : 0.05 V
10-90 Rise Time at Far-end           : 1.08e-09 s
90-10 Fall Time at Far-end           : 2.51e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.75e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.0109 V
Ringback Voltage on Rise at FPGA Pin : 0.084 V
Ringback Voltage on Fall at FPGA Pin : 0.027 V
10-90 Rise Time at FPGA Pin          : 4.31e-10 s
90-10 Fall Time at FPGA Pin          : 3.61e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.75e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.0109 V
Ringback Voltage on Rise at Far-end  : 0.084 V
Ringback Voltage on Fall at Far-end  : 0.027 V
10-90 Rise Time at Far-end           : 4.31e-10 s
90-10 Fall Time at Far-end           : 3.61e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.15e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00712 V
Ringback Voltage on Rise at FPGA Pin : 0.093 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 6.21e-10 s
90-10 Fall Time at FPGA Pin          : 7.9e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.15e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00712 V
Ringback Voltage on Rise at Far-end  : 0.093 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 6.21e-10 s
90-10 Fall Time at Far-end           : 7.9e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                ;
+--------------------------------------------------------------------------------+
Pin                                  : LEDR[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0113 V
Ringback Voltage on Rise at FPGA Pin : 0.208 V
Ringback Voltage on Fall at FPGA Pin : 0.179 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.23e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0113 V
Ringback Voltage on Rise at Far-end  : 0.208 V
Ringback Voltage on Fall at Far-end  : 0.179 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.23e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0113 V
Ringback Voltage on Rise at FPGA Pin : 0.208 V
Ringback Voltage on Fall at FPGA Pin : 0.179 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.23e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0113 V
Ringback Voltage on Rise at Far-end  : 0.208 V
Ringback Voltage on Fall at Far-end  : 0.179 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.23e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[16]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : LEDR[17]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : altera_reserved_tdo
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 1.77e-07 V
Voh Max at FPGA Pin                  : 2.65 V
Vol Min at FPGA Pin                  : -0.0108 V
Ringback Voltage on Rise at FPGA Pin : 0.18 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.63e-10 s
90-10 Fall Time at FPGA Pin          : 1.56e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 1.77e-07 V
Voh Max at Far-end                   : 2.65 V
Vol Min at Far-end                   : -0.0108 V
Ringback Voltage on Rise at Far-end  : 0.18 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.63e-10 s
90-10 Fall Time at Far-end           : 1.56e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.22e-08 V
Voh Max at FPGA Pin                  : 2.74 V
Vol Min at FPGA Pin                  : -0.06 V
Ringback Voltage on Rise at FPGA Pin : 0.158 V
Ringback Voltage on Fall at FPGA Pin : 0.08 V
10-90 Rise Time at FPGA Pin          : 2.68e-10 s
90-10 Fall Time at FPGA Pin          : 2.19e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.22e-08 V
Voh Max at Far-end                   : 2.74 V
Vol Min at Far-end                   : -0.06 V
Ringback Voltage on Rise at Far-end  : 0.158 V
Ringback Voltage on Fall at Far-end  : 0.08 V
10-90 Rise Time at Far-end           : 2.68e-10 s
90-10 Fall Time at Far-end           : 2.19e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 3.54e-08 V
Voh Max at FPGA Pin                  : 2.7 V
Vol Min at FPGA Pin                  : -0.00943 V
Ringback Voltage on Rise at FPGA Pin : 0.276 V
Ringback Voltage on Fall at FPGA Pin : 0.035 V
10-90 Rise Time at FPGA Pin          : 3.19e-10 s
90-10 Fall Time at FPGA Pin          : 4.99e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 3.54e-08 V
Voh Max at Far-end                   : 2.7 V
Vol Min at Far-end                   : -0.00943 V
Ringback Voltage on Rise at Far-end  : 0.276 V
Ringback Voltage on Fall at Far-end  : 0.035 V
10-90 Rise Time at Far-end           : 3.19e-10 s
90-10 Fall Time at Far-end           : 4.99e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Transfers                                                                ;
+--------------------------------------------------------------------------------+
From Clock : altera_reserved_tck
To Clock   : altera_reserved_tck
RR Paths   : 8572
FR Paths   : 0
RF Paths   : 37
FF Paths   : 1
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------+
; Hold Transfers                                                                 ;
+--------------------------------------------------------------------------------+
From Clock : altera_reserved_tck
To Clock   : altera_reserved_tck
RR Paths   : 8572
FR Paths   : 0
RF Paths   : 37
FF Paths   : 1
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------+
; Recovery Transfers                                                             ;
+--------------------------------------------------------------------------------+
From Clock : altera_reserved_tck
To Clock   : altera_reserved_tck
RR Paths   : 1037
FR Paths   : 0
RF Paths   : 1
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------+
; Removal Transfers                                                              ;
+--------------------------------------------------------------------------------+
From Clock : altera_reserved_tck
To Clock   : altera_reserved_tck
RR Paths   : 1037
FR Paths   : 0
RF Paths   : 1
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+--------------------------------------------------------------------------------+
; Unconstrained Paths                                                            ;
+--------------------------------------------------------------------------------+
Property : Illegal Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Clocks
Setup    : 1
Hold     : 1

Property : Unconstrained Input Ports
Setup    : 2
Hold     : 2

Property : Unconstrained Input Port Paths
Setup    : 50
Hold     : 50

Property : Unconstrained Output Ports
Setup    : 19
Hold     : 19

Property : Unconstrained Output Port Paths
Setup    : 19
Hold     : 19
+--------------------------------------------------------------------------------+



+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Thu Oct 20 16:21:40 2016
Info: Command: quartus_sta the_project -c the_project
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'the_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 44.864
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    44.864         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.403         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.380         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.242
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.242         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.574
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.574         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 45.466
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    45.466         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.355         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.622
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.622         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.142
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.142         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.502
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.502         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 47.657
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.657         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.180         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.428
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.428         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.575
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.575         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.457         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 481 megabytes
    Info: Processing ended: Thu Oct 20 16:21:44 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


