Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Wed Nov 12 14:13:39 2025
| Host              : en4228283l running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file nn_classifier_wrapper_timing_summary_routed.rpt -pb nn_classifier_wrapper_timing_summary_routed.pb -rpx nn_classifier_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : nn_classifier_wrapper
| Device            : xczu49dr-ffvf1760
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  52          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.751    -2946.553                   6807                13288        0.000        0.000                      0                13288       -0.290       -2.850                      41                 13247  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.751    -2946.553                   6807                13288        0.000        0.000                      0                13288       -0.290       -2.850                      41                 13247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         6807  Failing Endpoints,  Worst Slack       -0.751ns,  Total Violation    -2946.553ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
PW    :           41  Failing Endpoints,  Worst Slack       -0.290ns,  Total Violation       -2.850ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.751ns  (required time - arrival time)
  Source:                 u_nn_accelerator/u_logicnet/layer1_reg/data_out_reg[198]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_logicnet/layer2_reg/data_out_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.629ns (39.029%)  route 0.983ns (60.971%))
  Logic Levels:           6  (LUT5=3 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 3.004 - 1.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.452ns (routing 0.385ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.351ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.452     2.765    u_nn_accelerator/u_logicnet/layer1_reg/ap_clk_IBUF_BUFG
    SLICE_X98Y340        FDRE                                         r  u_nn_accelerator/u_logicnet/layer1_reg/data_out_reg[198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y340        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.844 r  u_nn_accelerator/u_logicnet/layer1_reg/data_out_reg[198]/Q
                         net (fo=165, routed)         0.589     3.433    u_nn_accelerator/u_logicnet/layer1_inst/layer1_N34_inst/M1w[6]
    SLICE_X84Y338        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     3.468 r  u_nn_accelerator/u_logicnet/layer1_inst/layer1_N34_inst/data_out[69]_i_40/O
                         net (fo=1, routed)           0.058     3.526    u_nn_accelerator/u_logicnet/layer1_inst/layer1_N34_inst/data_out[69]_i_40_n_0
    SLICE_X84Y338        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.674 r  u_nn_accelerator/u_logicnet/layer1_inst/layer1_N34_inst/data_out[69]_i_17/O
                         net (fo=2, routed)           0.090     3.764    u_nn_accelerator/u_logicnet/layer1_inst/layer1_N34_inst/data_out[69]_i_17_n_0
    SLICE_X84Y339        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     3.854 r  u_nn_accelerator/u_logicnet/layer1_inst/layer1_N34_inst/data_out[69]_i_14/O
                         net (fo=1, routed)           0.009     3.863    u_nn_accelerator/u_logicnet/layer1_inst/layer1_N34_inst/data_out[69]_i_14_n_0
    SLICE_X84Y339        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     3.926 r  u_nn_accelerator/u_logicnet/layer1_inst/layer1_N34_inst/data_out_reg[69]_i_5/O
                         net (fo=1, routed)           0.180     4.106    u_nn_accelerator/u_logicnet/layer1_inst/layer1_N34_inst/data_out_reg[69]_i_5_n_0
    SLICE_X83Y338        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     4.251 r  u_nn_accelerator/u_logicnet/layer1_inst/layer1_N34_inst/data_out[69]_i_2/O
                         net (fo=1, routed)           0.025     4.276    u_nn_accelerator/u_logicnet/layer1_inst/layer1_N34_inst/data_out[69]_i_2_n_0
    SLICE_X83Y338        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     4.345 r  u_nn_accelerator/u_logicnet/layer1_inst/layer1_N34_inst/data_out_reg[69]_i_1/O
                         net (fo=1, routed)           0.032     4.377    u_nn_accelerator/u_logicnet/layer2_reg/M2[53]
    SLICE_X83Y338        FDRE                                         r  u_nn_accelerator/u_logicnet/layer2_reg/data_out_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E11                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     1.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.237     3.004    u_nn_accelerator/u_logicnet/layer2_reg/ap_clk_IBUF_BUFG
    SLICE_X83Y338        FDRE                                         r  u_nn_accelerator/u_logicnet/layer2_reg/data_out_reg[69]/C
                         clock pessimism              0.632     3.636    
                         clock uncertainty           -0.035     3.601    
    SLICE_X83Y338        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     3.626    u_nn_accelerator/u_logicnet/layer2_reg/data_out_reg[69]
  -------------------------------------------------------------------
                         required time                          3.626    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                 -0.751    

Slack (VIOLATED) :        -0.749ns  (required time - arrival time)
  Source:                 u_nn_accelerator/u_logicnet/layer3_reg/data_out_reg[22]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_DATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.641ns (37.350%)  route 1.075ns (62.650%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 3.141 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.430ns (routing 0.385ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.351ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.430     2.743    u_nn_accelerator/u_logicnet/layer3_reg/ap_clk_IBUF_BUFG
    SLICE_X102Y356       FDRE                                         r  u_nn_accelerator/u_logicnet/layer3_reg/data_out_reg[22]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y356       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.824 r  u_nn_accelerator/u_logicnet/layer3_reg/data_out_reg[22]_replica_1/Q
                         net (fo=49, routed)          0.282     3.106    u_nn_accelerator/u_logicnet/layer3_inst/layer3_N0_inst/M3w[12]_repN_1_alias
    SLICE_X102Y361       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.230 r  u_nn_accelerator/u_logicnet/layer3_inst/layer3_N0_inst/out_DATA[0]_i_213/O
                         net (fo=6, routed)           0.301     3.531    u_nn_accelerator/u_logicnet/layer3_inst/layer3_N0_inst/out_DATA[0]_i_213_n_0
    SLICE_X103Y364       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     3.582 r  u_nn_accelerator/u_logicnet/layer3_inst/layer3_N0_inst/out_DATA[0]_i_119/O
                         net (fo=3, routed)           0.193     3.775    u_nn_accelerator/u_logicnet/layer3_inst/layer3_N0_inst/out_DATA[0]_i_119_n_0
    SLICE_X105Y364       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     3.863 r  u_nn_accelerator/u_logicnet/layer3_inst/layer3_N0_inst/out_DATA[0]_i_146/O
                         net (fo=1, routed)           0.010     3.873    u_nn_accelerator/u_logicnet/layer3_inst/layer3_N0_inst/out_DATA[0]_i_146_n_0
    SLICE_X105Y364       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.057     3.930 r  u_nn_accelerator/u_logicnet/layer3_inst/layer3_N0_inst/out_DATA_reg[0]_i_50/O
                         net (fo=1, routed)           0.000     3.930    u_nn_accelerator/u_logicnet/layer3_inst/layer3_N0_inst/out_DATA_reg[0]_i_50_n_0
    SLICE_X105Y364       MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     3.956 r  u_nn_accelerator/u_logicnet/layer3_inst/layer3_N0_inst/out_DATA_reg[0]_i_15/O
                         net (fo=1, routed)           0.229     4.185    u_nn_accelerator/u_logicnet/layer3_inst/layer3_N0_inst/out_DATA_reg[0]_i_15_n_0
    SLICE_X103Y364       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     4.308 r  u_nn_accelerator/u_logicnet/layer3_inst/layer3_N0_inst/out_DATA[0]_i_5/O
                         net (fo=1, routed)           0.021     4.329    u_nn_accelerator/u_logicnet/layer3_inst/layer3_N0_inst/out_DATA[0]_i_5_n_0
    SLICE_X103Y364       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.061     4.390 r  u_nn_accelerator/u_logicnet/layer3_inst/layer3_N0_inst/out_DATA_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     4.390    u_nn_accelerator/u_logicnet/layer3_inst/layer3_N0_inst/out_DATA_reg[0]_i_2_n_0
    SLICE_X103Y364       MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.420 r  u_nn_accelerator/u_logicnet/layer3_inst/layer3_N0_inst/out_DATA_reg[0]_i_1/O
                         net (fo=1, routed)           0.039     4.459    nn_prediction_out[0]
    SLICE_X103Y364       FDCE                                         r  out_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E11                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     1.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.374     3.141    ap_clk_IBUF_BUFG
    SLICE_X103Y364       FDCE                                         r  out_DATA_reg[0]/C
                         clock pessimism              0.581     3.721    
                         clock uncertainty           -0.035     3.686    
    SLICE_X103Y364       FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     3.711    out_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                          3.711    
                         arrival time                          -4.459    
  -------------------------------------------------------------------
                         slack                                 -0.749    

Slack (VIOLATED) :        -0.745ns  (required time - arrival time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[101][6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.260ns (18.259%)  route 1.164ns (81.741%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 2.989 - 1.000 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.485ns (routing 0.385ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.351ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.485     2.798    ap_clk_IBUF_BUFG
    SLICE_X102Y298       FDCE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y298       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.878 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.165     3.043    current_state_reg[1]
    SLICE_X102Y302       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.133 r  i_memory[96][6]_i_2/O
                         net (fo=20, routed)          0.557     3.691    i_memory[96][6]_i_2_n_0
    SLICE_X94Y324        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     3.781 r  i_memory[101][6]_i_1/O
                         net (fo=14, routed)          0.442     4.222    i_memory[101][6]_i_1_n_0
    SLICE_X89Y326        FDRE                                         r  q_memory_reg[101][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E11                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     1.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.223     2.989    ap_clk_IBUF_BUFG
    SLICE_X89Y326        FDRE                                         r  q_memory_reg[101][6]/C
                         clock pessimism              0.585     3.574    
                         clock uncertainty           -0.035     3.539    
    SLICE_X89Y326        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     3.478    q_memory_reg[101][6]
  -------------------------------------------------------------------
                         required time                          3.478    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 -0.745    

Slack (VIOLATED) :        -0.744ns  (required time - arrival time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[101][5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.260ns (18.272%)  route 1.163ns (81.728%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 2.989 - 1.000 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.485ns (routing 0.385ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.351ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.485     2.798    ap_clk_IBUF_BUFG
    SLICE_X102Y298       FDCE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y298       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.878 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.165     3.043    current_state_reg[1]
    SLICE_X102Y302       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.133 r  i_memory[96][6]_i_2/O
                         net (fo=20, routed)          0.557     3.691    i_memory[96][6]_i_2_n_0
    SLICE_X94Y324        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     3.781 r  i_memory[101][6]_i_1/O
                         net (fo=14, routed)          0.441     4.221    i_memory[101][6]_i_1_n_0
    SLICE_X89Y326        FDRE                                         r  q_memory_reg[101][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E11                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     1.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.223     2.989    ap_clk_IBUF_BUFG
    SLICE_X89Y326        FDRE                                         r  q_memory_reg[101][5]/C
                         clock pessimism              0.585     3.574    
                         clock uncertainty           -0.035     3.539    
    SLICE_X89Y326        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     3.478    q_memory_reg[101][5]
  -------------------------------------------------------------------
                         required time                          3.478    
                         arrival time                          -4.221    
  -------------------------------------------------------------------
                         slack                                 -0.744    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            i_memory_reg[123][1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.320ns (22.835%)  route 1.081ns (77.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.968ns = ( 2.968 - 1.000 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.485ns (routing 0.385ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.351ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.485     2.798    ap_clk_IBUF_BUFG
    SLICE_X102Y298       FDCE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y298       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.878 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.165     3.043    current_state_reg[1]
    SLICE_X102Y302       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.133 r  i_memory[96][6]_i_2/O
                         net (fo=20, routed)          0.097     3.231    i_memory[96][6]_i_2_n_0
    SLICE_X101Y302       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     3.330 r  i_memory[3][6]_i_2/O
                         net (fo=60, routed)          0.604     3.933    i_memory[3][6]_i_2_n_0
    SLICE_X92Y325        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.984 r  i_memory[123][6]_i_1/O
                         net (fo=14, routed)          0.215     4.200    i_memory[123][6]_i_1_n_0
    SLICE_X92Y326        FDRE                                         r  i_memory_reg[123][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E11                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     1.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.202     2.968    ap_clk_IBUF_BUFG
    SLICE_X92Y326        FDRE                                         r  i_memory_reg[123][1]/C
                         clock pessimism              0.585     3.553    
                         clock uncertainty           -0.035     3.518    
    SLICE_X92Y326        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     3.458    i_memory_reg[123][1]
  -------------------------------------------------------------------
                         required time                          3.458    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            i_memory_reg[123][4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.320ns (22.835%)  route 1.081ns (77.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.968ns = ( 2.968 - 1.000 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.485ns (routing 0.385ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.351ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.485     2.798    ap_clk_IBUF_BUFG
    SLICE_X102Y298       FDCE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y298       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.878 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.165     3.043    current_state_reg[1]
    SLICE_X102Y302       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.133 r  i_memory[96][6]_i_2/O
                         net (fo=20, routed)          0.097     3.231    i_memory[96][6]_i_2_n_0
    SLICE_X101Y302       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     3.330 r  i_memory[3][6]_i_2/O
                         net (fo=60, routed)          0.604     3.933    i_memory[3][6]_i_2_n_0
    SLICE_X92Y325        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.984 r  i_memory[123][6]_i_1/O
                         net (fo=14, routed)          0.215     4.200    i_memory[123][6]_i_1_n_0
    SLICE_X92Y326        FDRE                                         r  i_memory_reg[123][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E11                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     1.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.202     2.968    ap_clk_IBUF_BUFG
    SLICE_X92Y326        FDRE                                         r  i_memory_reg[123][4]/C
                         clock pessimism              0.585     3.553    
                         clock uncertainty           -0.035     3.518    
    SLICE_X92Y326        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060     3.458    i_memory_reg[123][4]
  -------------------------------------------------------------------
                         required time                          3.458    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            i_memory_reg[123][6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.320ns (22.835%)  route 1.081ns (77.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.968ns = ( 2.968 - 1.000 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.485ns (routing 0.385ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.351ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.485     2.798    ap_clk_IBUF_BUFG
    SLICE_X102Y298       FDCE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y298       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.878 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.165     3.043    current_state_reg[1]
    SLICE_X102Y302       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.133 r  i_memory[96][6]_i_2/O
                         net (fo=20, routed)          0.097     3.231    i_memory[96][6]_i_2_n_0
    SLICE_X101Y302       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     3.330 r  i_memory[3][6]_i_2/O
                         net (fo=60, routed)          0.604     3.933    i_memory[3][6]_i_2_n_0
    SLICE_X92Y325        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.984 r  i_memory[123][6]_i_1/O
                         net (fo=14, routed)          0.215     4.200    i_memory[123][6]_i_1_n_0
    SLICE_X92Y326        FDRE                                         r  i_memory_reg[123][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E11                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     1.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.202     2.968    ap_clk_IBUF_BUFG
    SLICE_X92Y326        FDRE                                         r  i_memory_reg[123][6]/C
                         clock pessimism              0.585     3.553    
                         clock uncertainty           -0.035     3.518    
    SLICE_X92Y326        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     3.458    i_memory_reg[123][6]
  -------------------------------------------------------------------
                         required time                          3.458    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[123][6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.320ns (22.835%)  route 1.081ns (77.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.968ns = ( 2.968 - 1.000 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.485ns (routing 0.385ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.351ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.485     2.798    ap_clk_IBUF_BUFG
    SLICE_X102Y298       FDCE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y298       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.878 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.165     3.043    current_state_reg[1]
    SLICE_X102Y302       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.133 r  i_memory[96][6]_i_2/O
                         net (fo=20, routed)          0.097     3.231    i_memory[96][6]_i_2_n_0
    SLICE_X101Y302       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     3.330 r  i_memory[3][6]_i_2/O
                         net (fo=60, routed)          0.604     3.933    i_memory[3][6]_i_2_n_0
    SLICE_X92Y325        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.984 r  i_memory[123][6]_i_1/O
                         net (fo=14, routed)          0.215     4.200    i_memory[123][6]_i_1_n_0
    SLICE_X92Y326        FDRE                                         r  q_memory_reg[123][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E11                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     1.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.202     2.968    ap_clk_IBUF_BUFG
    SLICE_X92Y326        FDRE                                         r  q_memory_reg[123][6]/C
                         clock pessimism              0.585     3.553    
                         clock uncertainty           -0.035     3.518    
    SLICE_X92Y326        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     3.458    q_memory_reg[123][6]
  -------------------------------------------------------------------
                         required time                          3.458    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 u_nn_accelerator/u_logicnet/layer2_reg/data_out_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_logicnet/layer3_reg/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.653ns (39.720%)  route 0.991ns (60.280%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 3.044 - 1.000 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.636ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.454ns (routing 0.385ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.351ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.454     2.767    u_nn_accelerator/u_logicnet/layer2_reg/ap_clk_IBUF_BUFG
    SLICE_X97Y340        FDRE                                         r  u_nn_accelerator/u_logicnet/layer2_reg/data_out_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y340        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.845 f  u_nn_accelerator/u_logicnet/layer2_reg/data_out_reg[39]/Q
                         net (fo=112, routed)         0.371     3.217    u_nn_accelerator/u_logicnet/layer2_inst/layer2_N4_inst/M2w[7]
    SLICE_X98Y359        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     3.364 r  u_nn_accelerator/u_logicnet/layer2_inst/layer2_N4_inst/data_out[9]_i_41/O
                         net (fo=1, routed)           0.091     3.455    u_nn_accelerator/u_logicnet/layer2_inst/layer2_N4_inst/data_out[9]_i_41_n_0
    SLICE_X98Y359        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     3.554 r  u_nn_accelerator/u_logicnet/layer2_inst/layer2_N4_inst/data_out[9]_i_32/O
                         net (fo=2, routed)           0.062     3.615    u_nn_accelerator/u_logicnet/layer2_inst/layer2_N4_inst/data_out[9]_i_32_n_0
    SLICE_X98Y359        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.763 r  u_nn_accelerator/u_logicnet/layer2_inst/layer2_N4_inst/data_out[9]_i_18/O
                         net (fo=1, routed)           0.250     4.013    u_nn_accelerator/u_logicnet/layer2_inst/layer2_N4_inst/data_out[9]_i_18_n_0
    SLICE_X101Y359       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     4.111 r  u_nn_accelerator/u_logicnet/layer2_inst/layer2_N4_inst/data_out[9]_i_7/O
                         net (fo=1, routed)           0.009     4.120    u_nn_accelerator/u_logicnet/layer2_inst/layer2_N4_inst/data_out[9]_i_7_n_0
    SLICE_X101Y359       MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     4.177 r  u_nn_accelerator/u_logicnet/layer2_inst/layer2_N4_inst/data_out_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     4.177    u_nn_accelerator/u_logicnet/layer2_inst/layer2_N4_inst/data_out_reg[9]_i_3_n_0
    SLICE_X101Y359       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     4.203 r  u_nn_accelerator/u_logicnet/layer2_inst/layer2_N4_inst/data_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.208     4.411    u_nn_accelerator/u_logicnet/layer3_reg/M3[7]
    SLICE_X102Y359       FDRE                                         r  u_nn_accelerator/u_logicnet/layer3_reg/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E11                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     1.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.277     3.044    u_nn_accelerator/u_logicnet/layer3_reg/ap_clk_IBUF_BUFG
    SLICE_X102Y359       FDRE                                         r  u_nn_accelerator/u_logicnet/layer3_reg/data_out_reg[9]/C
                         clock pessimism              0.636     3.680    
                         clock uncertainty           -0.035     3.644    
    SLICE_X102Y359       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     3.669    u_nn_accelerator/u_logicnet/layer3_reg/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.740ns  (required time - arrival time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            i_memory_reg[123][0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.320ns (22.868%)  route 1.079ns (77.132%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.968ns = ( 2.968 - 1.000 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.485ns (routing 0.385ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.351ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.485     2.798    ap_clk_IBUF_BUFG
    SLICE_X102Y298       FDCE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y298       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.878 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.165     3.043    current_state_reg[1]
    SLICE_X102Y302       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.133 r  i_memory[96][6]_i_2/O
                         net (fo=20, routed)          0.097     3.231    i_memory[96][6]_i_2_n_0
    SLICE_X101Y302       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     3.330 r  i_memory[3][6]_i_2/O
                         net (fo=60, routed)          0.604     3.933    i_memory[3][6]_i_2_n_0
    SLICE_X92Y325        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.984 r  i_memory[123][6]_i_1/O
                         net (fo=14, routed)          0.213     4.198    i_memory[123][6]_i_1_n_0
    SLICE_X92Y326        FDRE                                         r  i_memory_reg[123][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E11                                               0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     1.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.202     2.968    ap_clk_IBUF_BUFG
    SLICE_X92Y326        FDRE                                         r  i_memory_reg[123][0]/C
                         clock pessimism              0.585     3.553    
                         clock uncertainty           -0.035     3.518    
    SLICE_X92Y326        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     3.458    i_memory_reg[123][0]
  -------------------------------------------------------------------
                         required time                          3.458    
                         arrival time                          -4.198    
  -------------------------------------------------------------------
                         slack                                 -0.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 i_memory_reg[265][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i1/reduce_layer132_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.110ns (55.838%)  route 0.087ns (44.162%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Net Delay (Source):      1.216ns (routing 0.351ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.385ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.216     1.983    ap_clk_IBUF_BUFG
    SLICE_X95Y303        FDRE                                         r  i_memory_reg[265][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y303        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.042 r  i_memory_reg[265][2]/Q
                         net (fo=1, routed)           0.058     2.100    u_nn_accelerator/u_sum_signed_i1/reduce_layer132_reg[7]_1[2]
    SLICE_X96Y303        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     2.122 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer132[7]_i_6__1/O
                         net (fo=1, routed)           0.019     2.141    u_nn_accelerator/u_sum_signed_i1/reduce_layer132[7]_i_6__1_n_0
    SLICE_X96Y303        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.029     2.170 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer132_reg[7]_i_1__1/O[2]
                         net (fo=1, routed)           0.010     2.180    u_nn_accelerator/u_sum_signed_i1/w_reduce_layer132[2]
    SLICE_X96Y303        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer132_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.436     2.750    u_nn_accelerator/u_sum_signed_i1/ap_clk_IBUF_BUFG
    SLICE_X96Y303        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer132_reg[2]/C
                         clock pessimism             -0.630     2.120    
    SLICE_X96Y303        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.180    u_nn_accelerator/u_sum_signed_i1/reduce_layer132_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 i_memory_reg[265][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i1/reduce_layer132_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.123ns (60.000%)  route 0.082ns (40.000%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Net Delay (Source):      1.216ns (routing 0.351ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.385ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.216     1.983    ap_clk_IBUF_BUFG
    SLICE_X95Y303        FDRE                                         r  i_memory_reg[265][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y303        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.041 r  i_memory_reg[265][0]/Q
                         net (fo=1, routed)           0.061     2.102    u_nn_accelerator/u_sum_signed_i1/reduce_layer132_reg[7]_1[0]
    SLICE_X96Y303        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.036     2.138 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer132[7]_i_8__1/O
                         net (fo=1, routed)           0.012     2.150    u_nn_accelerator/u_sum_signed_i1/reduce_layer132[7]_i_8__1_n_0
    SLICE_X96Y303        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.029     2.179 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer132_reg[7]_i_1__1/O[0]
                         net (fo=1, routed)           0.009     2.188    u_nn_accelerator/u_sum_signed_i1/w_reduce_layer132[0]
    SLICE_X96Y303        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer132_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.436     2.750    u_nn_accelerator/u_sum_signed_i1/ap_clk_IBUF_BUFG
    SLICE_X96Y303        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer132_reg[0]/C
                         clock pessimism             -0.630     2.120    
    SLICE_X96Y303        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.180    u_nn_accelerator/u_sum_signed_i1/reduce_layer132_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_memory_reg[166][1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i0/reduce_layer183_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.107ns (55.813%)  route 0.085ns (44.187%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Net Delay (Source):      1.316ns (routing 0.351ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.385ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.316     2.082    ap_clk_IBUF_BUFG
    SLICE_X106Y299       FDRE                                         r  i_memory_reg[166][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y299       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.142 r  i_memory_reg[166][1]/Q
                         net (fo=2, routed)           0.075     2.217    u_nn_accelerator/u_sum_signed_i0/reduce_layer183_reg[7]_0[1]
    SLICE_X106Y300       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.047     2.264 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer183_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.010     2.274    u_nn_accelerator/u_sum_signed_i0/w_reduce_layer183[2]
    SLICE_X106Y300       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer183_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.472     2.786    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X106Y300       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer183_reg[2]/C
                         clock pessimism             -0.585     2.201    
    SLICE_X106Y300       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.261    u_nn_accelerator/u_sum_signed_i0/reduce_layer183_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 i_memory_reg[265][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i1/reduce_layer132_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.126ns (59.155%)  route 0.087ns (40.845%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Net Delay (Source):      1.216ns (routing 0.351ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.385ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.216     1.983    ap_clk_IBUF_BUFG
    SLICE_X95Y303        FDRE                                         r  i_memory_reg[265][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y303        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.043 r  i_memory_reg[265][3]/Q
                         net (fo=1, routed)           0.057     2.100    u_nn_accelerator/u_sum_signed_i1/reduce_layer132_reg[7]_1[3]
    SLICE_X96Y303        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     2.135 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer132[7]_i_5__1/O
                         net (fo=1, routed)           0.020     2.155    u_nn_accelerator/u_sum_signed_i1/reduce_layer132[7]_i_5__1_n_0
    SLICE_X96Y303        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.031     2.186 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer132_reg[7]_i_1__1/O[3]
                         net (fo=1, routed)           0.010     2.196    u_nn_accelerator/u_sum_signed_i1/w_reduce_layer132[3]
    SLICE_X96Y303        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer132_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.436     2.750    u_nn_accelerator/u_sum_signed_i1/ap_clk_IBUF_BUFG
    SLICE_X96Y303        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer132_reg[3]/C
                         clock pessimism             -0.630     2.120    
    SLICE_X96Y303        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.180    u_nn_accelerator/u_sum_signed_i1/reduce_layer132_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 i_memory_reg[340][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i1/reduce_layer170_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.113ns (53.730%)  route 0.097ns (46.270%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Net Delay (Source):      1.215ns (routing 0.351ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.385ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.215     1.982    ap_clk_IBUF_BUFG
    SLICE_X95Y312        FDRE                                         r  i_memory_reg[340][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y312        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.042 r  i_memory_reg[340][3]/Q
                         net (fo=2, routed)           0.067     2.109    u_nn_accelerator/u_sum_signed_i1/reduce_layer170_reg[7]_0[3]
    SLICE_X96Y312        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     2.131 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer170[7]_i_5__1/O
                         net (fo=1, routed)           0.020     2.151    u_nn_accelerator/u_sum_signed_i1/reduce_layer170[7]_i_5__1_n_0
    SLICE_X96Y312        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.031     2.182 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer170_reg[7]_i_1__1/O[3]
                         net (fo=1, routed)           0.010     2.192    u_nn_accelerator/u_sum_signed_i1/w_reduce_layer170[3]
    SLICE_X96Y312        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer170_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.432     2.746    u_nn_accelerator/u_sum_signed_i1/ap_clk_IBUF_BUFG
    SLICE_X96Y312        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer170_reg[3]/C
                         clock pessimism             -0.630     2.116    
    SLICE_X96Y312        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.176    u_nn_accelerator/u_sum_signed_i1/reduce_layer170_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 u_nn_accelerator/u_sum_signed_i0/reduce_layer39_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i0/reduce_layer44_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.107ns (44.033%)  route 0.136ns (55.967%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Net Delay (Source):      1.191ns (routing 0.351ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.443ns (routing 0.385ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.191     1.957    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X96Y335        FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer39_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y335        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.015 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer39_reg[1]/Q
                         net (fo=1, routed)           0.117     2.132    u_nn_accelerator/u_sum_signed_i0/reduce_layer39[1]
    SLICE_X100Y335       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     2.155 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer44[7]_i_8/O
                         net (fo=1, routed)           0.009     2.164    u_nn_accelerator/u_sum_signed_i0/reduce_layer44[7]_i_8_n_0
    SLICE_X100Y335       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.026     2.190 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer44_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.010     2.200    u_nn_accelerator/u_sum_signed_i0/w_reduce_layer44[1]
    SLICE_X100Y335       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer44_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.443     2.756    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X100Y335       FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer44_reg[1]/C
                         clock pessimism             -0.633     2.124    
    SLICE_X100Y335       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.184    u_nn_accelerator/u_sum_signed_i0/reduce_layer44_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 u_nn_accelerator/u_sum_signed_i0/reduce_layer28_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i0/reduce_layer34_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.107ns (44.033%)  route 0.136ns (55.967%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Net Delay (Source):      1.203ns (routing 0.351ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.385ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.203     1.970    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X95Y324        FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer28_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y324        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.028 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer28_reg[5]/Q
                         net (fo=2, routed)           0.126     2.154    u_nn_accelerator/u_sum_signed_i0/reduce_layer28[5]
    SLICE_X98Y323        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.049     2.203 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer34_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.010     2.213    u_nn_accelerator/u_sum_signed_i0/w_reduce_layer34[6]
    SLICE_X98Y323        FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer34_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.453     2.766    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X98Y323        FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer34_reg[6]/C
                         clock pessimism             -0.633     2.134    
    SLICE_X98Y323        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.194    u_nn_accelerator/u_sum_signed_i0/reduce_layer34_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 u_nn_accelerator/u_sum_signed_i1/reduce_layer37_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i1/reduce_layer43_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.110ns (45.455%)  route 0.132ns (54.545%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Net Delay (Source):      1.224ns (routing 0.351ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.385ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.224     1.990    u_nn_accelerator/u_sum_signed_i1/ap_clk_IBUF_BUFG
    SLICE_X95Y281        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer37_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y281        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.048 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer37_reg[7]/Q
                         net (fo=1, routed)           0.107     2.155    u_nn_accelerator/u_sum_signed_i1/reduce_layer37[7]
    SLICE_X97Y281        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     2.178 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer43[7]_i_2__1/O
                         net (fo=1, routed)           0.015     2.193    u_nn_accelerator/u_sum_signed_i1/reduce_layer43[7]_i_2__1_n_0
    SLICE_X97Y281        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.029     2.222 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer43_reg[7]_i_1__1/O[7]
                         net (fo=1, routed)           0.010     2.232    u_nn_accelerator/u_sum_signed_i1/w_reduce_layer43[7]
    SLICE_X97Y281        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer43_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.475     2.788    u_nn_accelerator/u_sum_signed_i1/ap_clk_IBUF_BUFG
    SLICE_X97Y281        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer43_reg[7]/C
                         clock pessimism             -0.637     2.152    
    SLICE_X97Y281        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.212    u_nn_accelerator/u_sum_signed_i1/reduce_layer43_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 i_memory_reg[316][1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i1/reduce_layer158_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.123ns (50.887%)  route 0.119ns (49.113%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Net Delay (Source):      1.218ns (routing 0.351ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.385ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.218     1.985    ap_clk_IBUF_BUFG
    SLICE_X95Y300        FDRE                                         r  i_memory_reg[316][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y300        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.045 r  i_memory_reg[316][1]/Q
                         net (fo=2, routed)           0.094     2.139    u_nn_accelerator/u_sum_signed_i1/reduce_layer158_reg[7]_0[1]
    SLICE_X94Y299        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     2.174 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer158[7]_i_7__1/O
                         net (fo=1, routed)           0.015     2.189    u_nn_accelerator/u_sum_signed_i1/reduce_layer158[7]_i_7__1_n_0
    SLICE_X94Y299        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.028     2.217 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer158_reg[7]_i_1__1/O[1]
                         net (fo=1, routed)           0.010     2.227    u_nn_accelerator/u_sum_signed_i1/w_reduce_layer158[1]
    SLICE_X94Y299        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer158_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.417     2.730    u_nn_accelerator/u_sum_signed_i1/ap_clk_IBUF_BUFG
    SLICE_X94Y299        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer158_reg[1]/C
                         clock pessimism             -0.585     2.146    
    SLICE_X94Y299        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.206    u_nn_accelerator/u_sum_signed_i1/reduce_layer158_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 u_nn_accelerator/u_sum_signed_q0/reduce_layer185_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_q0/reduce_layer242_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.112ns (48.696%)  route 0.118ns (51.304%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Net Delay (Source):      1.367ns (routing 0.351ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.385ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.367     2.133    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X116Y299       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer185_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y299       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.192 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer185_reg[3]/Q
                         net (fo=1, routed)           0.088     2.280    u_nn_accelerator/u_sum_signed_q0/reduce_layer185[3]
    SLICE_X115Y300       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.302 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer242[7]_i_6__0/O
                         net (fo=1, routed)           0.020     2.322    u_nn_accelerator/u_sum_signed_q0/reduce_layer242[7]_i_6__0_n_0
    SLICE_X115Y300       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.031     2.353 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer242_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.010     2.363    u_nn_accelerator/u_sum_signed_q0/w_reduce_layer242[3]
    SLICE_X115Y300       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer242_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.553     2.866    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X115Y300       FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer242_reg[3]/C
                         clock pessimism             -0.585     2.282    
    SLICE_X115Y300       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.342    u_nn_accelerator/u_sum_signed_q0/reduce_layer242_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         1.000       -0.290     BUFGCE_HDIO_X0Y6  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[4]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[5]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[6]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[7]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[8]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[4]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[4]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X107Y314    u_nn_accelerator/u_sum_signed_q0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X107Y314    u_nn_accelerator/u_sum_signed_q0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X104Y304    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.544ns  (logic 2.451ns (69.162%)  route 1.093ns (30.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.385ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.553     2.866    ap_clk_IBUF_BUFG
    SLICE_X103Y364       FDCE                                         r  out_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y364       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.944 r  out_DATA_reg[0]/Q
                         net (fo=1, routed)           1.093     4.037    out_DATA_OBUF[0]
    H10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.373     6.411 r  out_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.411    out_DATA[0]
    H10                                                               r  out_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.572ns  (logic 2.455ns (68.721%)  route 1.117ns (31.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.461ns (routing 0.385ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.461     2.774    ap_clk_IBUF_BUFG
    SLICE_X107Y333       FDCE                                         r  pred_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y333       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.852 r  pred_addr_reg_reg[10]/Q
                         net (fo=2, routed)           1.117     3.969    out_ADDR_OBUF[10]
    G12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.377     6.346 r  out_ADDR_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.346    out_ADDR[10]
    G12                                                               r  out_ADDR[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.437ns  (logic 2.447ns (71.190%)  route 0.990ns (28.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.459ns (routing 0.385ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.459     2.772    ap_clk_IBUF_BUFG
    SLICE_X107Y332       FDCE                                         r  pred_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y332       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.850 r  pred_addr_reg_reg[4]/Q
                         net (fo=2, routed)           0.990     3.840    out_ADDR_OBUF[4]
    C9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.369     6.210 r  out_ADDR_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.210    out_ADDR[4]
    C9                                                                r  out_ADDR[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.347ns  (logic 2.443ns (72.989%)  route 0.904ns (27.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.510ns (routing 0.385ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.510     2.823    ap_clk_IBUF_BUFG
    SLICE_X104Y356       FDCE                                         r  out_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y356       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.901 r  out_DATA_reg[1]/Q
                         net (fo=1, routed)           0.904     3.805    out_DATA_OBUF[1]
    H9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.365     6.170 r  out_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.170    out_DATA[1]
    H9                                                                r  out_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.321ns  (logic 2.444ns (73.586%)  route 0.877ns (26.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.459ns (routing 0.385ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.459     2.772    ap_clk_IBUF_BUFG
    SLICE_X107Y332       FDCE                                         r  pred_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y332       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.850 r  pred_addr_reg_reg[3]/Q
                         net (fo=2, routed)           0.877     3.727    out_ADDR_OBUF[3]
    D9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.366     6.094 r  out_ADDR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.094    out_ADDR[3]
    D9                                                                r  out_ADDR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_WE_reg/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_WE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.233ns  (logic 2.433ns (75.258%)  route 0.800ns (24.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.485ns (routing 0.385ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.485     2.798    ap_clk_IBUF_BUFG
    SLICE_X102Y298       FDCE                                         r  out_WE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y298       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.877 r  out_WE_reg/Q
                         net (fo=1, routed)           0.800     3.677    out_WE_OBUF
    J11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.354     6.032 r  out_WE_OBUF_inst/O
                         net (fo=0)                   0.000     6.032    out_WE
    J11                                                               r  out_WE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.197ns  (logic 2.469ns (77.255%)  route 0.727ns (22.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.443ns (routing 0.385ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.443     2.756    ap_clk_IBUF_BUFG
    SLICE_X106Y333       FDCE                                         r  pred_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y333       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.836 r  pred_addr_reg_reg[0]/Q
                         net (fo=3, routed)           0.727     3.563    out_ADDR_OBUF[0]
    B10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.389     5.953 r  out_ADDR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.953    out_ADDR[0]
    B10                                                               r  out_ADDR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.173ns  (logic 2.444ns (77.045%)  route 0.728ns (22.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.461ns (routing 0.385ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.461     2.774    ap_clk_IBUF_BUFG
    SLICE_X107Y333       FDCE                                         r  pred_addr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y333       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.852 r  pred_addr_reg_reg[12]/Q
                         net (fo=2, routed)           0.728     3.580    out_ADDR_OBUF[12]
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.366     5.947 r  out_ADDR_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.947    out_ADDR[12]
    H11                                                               r  out_ADDR[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.151ns  (logic 2.445ns (77.615%)  route 0.705ns (22.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.459ns (routing 0.385ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.459     2.772    ap_clk_IBUF_BUFG
    SLICE_X107Y332       FDCE                                         r  pred_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y332       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.849 r  pred_addr_reg_reg[1]/Q
                         net (fo=2, routed)           0.705     3.554    out_ADDR_OBUF[1]
    C11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.368     5.923 r  out_ADDR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.923    out_ADDR[1]
    C11                                                               r  out_ADDR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.138ns  (logic 2.432ns (77.522%)  route 0.705ns (22.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.457ns (routing 0.385ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.081     1.081 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.081    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.081 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.285    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.313 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.457     2.770    ap_clk_IBUF_BUFG
    SLICE_X107Y332       FDCE                                         r  pred_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y332       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.849 r  pred_addr_reg_reg[8]/Q
                         net (fo=2, routed)           0.705     3.554    out_ADDR_OBUF[8]
    F10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.353     5.908 r  out_ADDR_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.908    out_ADDR[8]
    F10                                                               r  out_ADDR[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pred_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 1.151ns (83.749%)  route 0.223ns (16.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.215ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.415     0.415 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.415 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.506    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.523 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.809     1.331    ap_clk_IBUF_BUFG
    SLICE_X107Y332       FDCE                                         r  pred_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y332       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.370 r  pred_addr_reg_reg[7]/Q
                         net (fo=2, routed)           0.223     1.593    out_ADDR_OBUF[7]
    E9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.112     2.706 r  out_ADDR_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.706    out_ADDR[7]
    E9                                                                r  out_ADDR[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.386ns  (logic 1.148ns (82.820%)  route 0.238ns (17.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.215ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.415     0.415 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.415 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.506    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.523 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.809     1.331    ap_clk_IBUF_BUFG
    SLICE_X107Y332       FDCE                                         r  pred_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y332       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.369 r  pred_addr_reg_reg[5]/Q
                         net (fo=2, routed)           0.238     1.607    out_ADDR_OBUF[5]
    D11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.110     2.717 r  out_ADDR_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.717    out_ADDR[5]
    D11                                                               r  out_ADDR[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.418ns  (logic 1.143ns (80.605%)  route 0.275ns (19.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.215ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.415     0.415 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.415 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.506    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.523 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.809     1.331    ap_clk_IBUF_BUFG
    SLICE_X107Y333       FDCE                                         r  pred_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y333       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.369 r  pred_addr_reg_reg[13]/Q
                         net (fo=2, routed)           0.275     1.644    out_ADDR_OBUF[13]
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.105     2.749 r  out_ADDR_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.749    out_ADDR[13]
    G10                                                               r  out_ADDR[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.425ns  (logic 1.148ns (80.556%)  route 0.277ns (19.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.810ns (routing 0.215ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.415     0.415 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.415 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.506    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.523 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.810     1.332    ap_clk_IBUF_BUFG
    SLICE_X107Y332       FDCE                                         r  pred_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y332       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.370 r  pred_addr_reg_reg[2]/Q
                         net (fo=2, routed)           0.277     1.647    out_ADDR_OBUF[2]
    B11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.110     2.757 r  out_ADDR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.757    out_ADDR[2]
    B11                                                               r  out_ADDR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.431ns  (logic 1.133ns (79.171%)  route 0.298ns (20.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.810ns (routing 0.215ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.415     0.415 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.415 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.506    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.523 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.810     1.332    ap_clk_IBUF_BUFG
    SLICE_X107Y333       FDCE                                         r  pred_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y333       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.370 r  pred_addr_reg_reg[9]/Q
                         net (fo=2, routed)           0.298     1.668    out_ADDR_OBUF[9]
    F9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.095     2.763 r  out_ADDR_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.763    out_ADDR[9]
    F9                                                                r  out_ADDR[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.440ns  (logic 1.150ns (79.851%)  route 0.290ns (20.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.215ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.415     0.415 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.415 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.506    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.523 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.809     1.331    ap_clk_IBUF_BUFG
    SLICE_X107Y332       FDCE                                         r  pred_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y332       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.368 r  pred_addr_reg_reg[6]/Q
                         net (fo=2, routed)           0.290     1.658    out_ADDR_OBUF[6]
    E10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.113     2.771 r  out_ADDR_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.771    out_ADDR[6]
    E10                                                               r  out_ADDR[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.457ns  (logic 1.157ns (79.400%)  route 0.300ns (20.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.810ns (routing 0.215ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.415     0.415 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.415 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.506    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.523 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.810     1.332    ap_clk_IBUF_BUFG
    SLICE_X107Y333       FDCE                                         r  pred_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y333       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.370 r  pred_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.300     1.670    out_ADDR_OBUF[11]
    G11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.119     2.789 r  out_ADDR_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.789    out_ADDR[11]
    G11                                                               r  out_ADDR[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.499ns  (logic 1.135ns (75.710%)  route 0.364ns (24.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.215ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.415     0.415 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.415 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.506    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.523 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.809     1.331    ap_clk_IBUF_BUFG
    SLICE_X107Y332       FDCE                                         r  pred_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y332       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.370 r  pred_addr_reg_reg[8]/Q
                         net (fo=2, routed)           0.364     1.734    out_ADDR_OBUF[8]
    F10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.096     2.830 r  out_ADDR_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.830    out_ADDR[8]
    F10                                                               r  out_ADDR[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_WE_reg/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_WE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.488ns  (logic 1.136ns (76.341%)  route 0.352ns (23.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.823ns (routing 0.215ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.415     0.415 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.415 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.506    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.523 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.823     1.345    ap_clk_IBUF_BUFG
    SLICE_X102Y298       FDCE                                         r  out_WE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y298       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.384 r  out_WE_reg/Q
                         net (fo=1, routed)           0.352     1.736    out_WE_OBUF
    J11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.097     2.833 r  out_WE_OBUF_inst/O
                         net (fo=0)                   0.000     2.833    out_WE
    J11                                                               r  out_WE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.511ns  (logic 1.171ns (77.457%)  route 0.341ns (22.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.803ns (routing 0.215ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.415     0.415 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.415 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.506    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.523 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.803     1.326    ap_clk_IBUF_BUFG
    SLICE_X106Y333       FDCE                                         r  pred_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y333       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.365 r  pred_addr_reg_reg[0]/Q
                         net (fo=3, routed)           0.341     1.705    out_ADDR_OBUF[0]
    B10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.132     2.837 r  out_ADDR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.837    out_ADDR[0]
    B10                                                               r  out_ADDR[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay         18804 Endpoints
Min Delay         18804 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_TDATA[27]
                            (input port)
  Destination:            i_memory_reg[357][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.246ns  (logic 1.075ns (14.834%)  route 6.171ns (85.166%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.244ns (routing 0.351ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  in_TDATA[27] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[27]_inst/I
    H16                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.075     1.075 r  in_TDATA_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    in_TDATA_IBUF[27]_inst/OUT
    H16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.075 r  in_TDATA_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         6.171     7.246    in_TDATA_IBUF[27]
    SLICE_X86Y315        FDRE                                         r  i_memory_reg[357][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.244     2.010    ap_clk_IBUF_BUFG
    SLICE_X86Y315        FDRE                                         r  i_memory_reg[357][2]/C

Slack:                    inf
  Source:                 in_TDATA[27]
                            (input port)
  Destination:            i_memory_reg[354][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.187ns  (logic 1.075ns (14.955%)  route 6.112ns (85.045%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.240ns (routing 0.351ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  in_TDATA[27] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[27]_inst/I
    H16                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.075     1.075 r  in_TDATA_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    in_TDATA_IBUF[27]_inst/OUT
    H16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.075 r  in_TDATA_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         6.112     7.187    in_TDATA_IBUF[27]
    SLICE_X86Y319        FDRE                                         r  i_memory_reg[354][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.240     2.006    ap_clk_IBUF_BUFG
    SLICE_X86Y319        FDRE                                         r  i_memory_reg[354][2]/C

Slack:                    inf
  Source:                 in_TDATA[27]
                            (input port)
  Destination:            i_memory_reg[358][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.181ns  (logic 1.075ns (14.968%)  route 6.106ns (85.032%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.241ns (routing 0.351ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  in_TDATA[27] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[27]_inst/I
    H16                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.075     1.075 r  in_TDATA_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    in_TDATA_IBUF[27]_inst/OUT
    H16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.075 r  in_TDATA_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         6.106     7.181    in_TDATA_IBUF[27]
    SLICE_X86Y318        FDRE                                         r  i_memory_reg[358][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.241     2.007    ap_clk_IBUF_BUFG
    SLICE_X86Y318        FDRE                                         r  i_memory_reg[358][2]/C

Slack:                    inf
  Source:                 in_TDATA[27]
                            (input port)
  Destination:            i_memory_reg[359][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.181ns  (logic 1.075ns (14.968%)  route 6.106ns (85.032%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.240ns (routing 0.351ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  in_TDATA[27] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[27]_inst/I
    H16                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.075     1.075 r  in_TDATA_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    in_TDATA_IBUF[27]_inst/OUT
    H16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.075 r  in_TDATA_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         6.106     7.181    in_TDATA_IBUF[27]
    SLICE_X86Y319        FDRE                                         r  i_memory_reg[359][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.240     2.006    ap_clk_IBUF_BUFG
    SLICE_X86Y319        FDRE                                         r  i_memory_reg[359][2]/C

Slack:                    inf
  Source:                 in_TDATA[27]
                            (input port)
  Destination:            i_memory_reg[98][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.075ns (15.057%)  route 6.064ns (84.943%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.238ns (routing 0.351ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  in_TDATA[27] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[27]_inst/I
    H16                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.075     1.075 r  in_TDATA_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    in_TDATA_IBUF[27]_inst/OUT
    H16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.075 r  in_TDATA_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         6.064     7.138    in_TDATA_IBUF[27]
    SLICE_X87Y324        FDRE                                         r  i_memory_reg[98][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.238     2.005    ap_clk_IBUF_BUFG
    SLICE_X87Y324        FDRE                                         r  i_memory_reg[98][2]/C

Slack:                    inf
  Source:                 in_TDATA[27]
                            (input port)
  Destination:            i_memory_reg[352][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.101ns  (logic 1.075ns (15.136%)  route 6.026ns (84.864%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.237ns (routing 0.351ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  in_TDATA[27] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[27]_inst/I
    H16                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.075     1.075 r  in_TDATA_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    in_TDATA_IBUF[27]_inst/OUT
    H16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.075 r  in_TDATA_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         6.026     7.101    in_TDATA_IBUF[27]
    SLICE_X86Y322        FDRE                                         r  i_memory_reg[352][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.237     2.003    ap_clk_IBUF_BUFG
    SLICE_X86Y322        FDRE                                         r  i_memory_reg[352][2]/C

Slack:                    inf
  Source:                 in_TDATA[27]
                            (input port)
  Destination:            i_memory_reg[353][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.886ns  (logic 1.075ns (15.609%)  route 5.811ns (84.391%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.238ns (routing 0.351ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  in_TDATA[27] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[27]_inst/I
    H16                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.075     1.075 r  in_TDATA_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    in_TDATA_IBUF[27]_inst/OUT
    H16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.075 r  in_TDATA_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         5.811     6.886    in_TDATA_IBUF[27]
    SLICE_X86Y322        FDRE                                         r  i_memory_reg[353][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.238     2.004    ap_clk_IBUF_BUFG
    SLICE_X86Y322        FDRE                                         r  i_memory_reg[353][2]/C

Slack:                    inf
  Source:                 in_TDATA[27]
                            (input port)
  Destination:            i_memory_reg[356][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.867ns  (logic 1.075ns (15.652%)  route 5.792ns (84.348%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.242ns (routing 0.351ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  in_TDATA[27] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[27]_inst/I
    H16                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.075     1.075 r  in_TDATA_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    in_TDATA_IBUF[27]_inst/OUT
    H16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.075 r  in_TDATA_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         5.792     6.867    in_TDATA_IBUF[27]
    SLICE_X85Y316        FDRE                                         r  i_memory_reg[356][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.242     2.008    ap_clk_IBUF_BUFG
    SLICE_X85Y316        FDRE                                         r  i_memory_reg[356][2]/C

Slack:                    inf
  Source:                 in_TDATA[27]
                            (input port)
  Destination:            i_memory_reg[116][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.859ns  (logic 1.075ns (15.669%)  route 5.785ns (84.331%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.209ns (routing 0.351ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  in_TDATA[27] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[27]_inst/I
    H16                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.075     1.075 r  in_TDATA_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    in_TDATA_IBUF[27]_inst/OUT
    H16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.075 r  in_TDATA_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         5.785     6.859    in_TDATA_IBUF[27]
    SLICE_X92Y320        FDRE                                         r  i_memory_reg[116][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.209     1.975    ap_clk_IBUF_BUFG
    SLICE_X92Y320        FDRE                                         r  i_memory_reg[116][2]/C

Slack:                    inf
  Source:                 in_TDATA[27]
                            (input port)
  Destination:            i_memory_reg[97][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.775ns  (logic 1.075ns (15.865%)  route 5.700ns (84.135%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.207ns (routing 0.351ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  in_TDATA[27] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[27]_inst/I
    H16                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.075     1.075 r  in_TDATA_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.075    in_TDATA_IBUF[27]_inst/OUT
    H16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.075 r  in_TDATA_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         5.700     6.775    in_TDATA_IBUF[27]
    SLICE_X93Y323        FDRE                                         r  i_memory_reg[97][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.574     0.574 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.574 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.743    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.767 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       1.207     1.973    ap_clk_IBUF_BUFG
    SLICE_X93Y323        FDRE                                         r  i_memory_reg[97][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_TDATA[16]
                            (input port)
  Destination:            q_memory_reg[157][5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.409ns (61.743%)  route 0.253ns (38.257%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.945ns (routing 0.237ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  in_TDATA[16] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[16]_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.409     0.409 r  in_TDATA_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    in_TDATA_IBUF[16]_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.409 r  in_TDATA_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.253     0.662    in_TDATA_IBUF[16]
    SLICE_X107Y289       FDRE                                         r  q_memory_reg[157][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.703     0.703 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.703    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.703 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.816    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.835 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.945     1.780    ap_clk_IBUF_BUFG
    SLICE_X107Y289       FDRE                                         r  q_memory_reg[157][5]/C

Slack:                    inf
  Source:                 in_TDATA[13]
                            (input port)
  Destination:            q_memory_reg[160][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.412ns (61.979%)  route 0.253ns (38.021%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.945ns (routing 0.237ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H15                                               0.000     0.000 r  in_TDATA[13] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[13]_inst/I
    H15                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.412     0.412 r  in_TDATA_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.412    in_TDATA_IBUF[13]_inst/OUT
    H15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.412 r  in_TDATA_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.253     0.665    in_TDATA_IBUF[13]
    SLICE_X107Y291       FDRE                                         r  q_memory_reg[160][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.703     0.703 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.703    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.703 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.816    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.835 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.945     1.780    ap_clk_IBUF_BUFG
    SLICE_X107Y291       FDRE                                         r  q_memory_reg[160][2]/C

Slack:                    inf
  Source:                 in_TDATA[14]
                            (input port)
  Destination:            q_memory_reg[217][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.411ns (61.667%)  route 0.256ns (38.333%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.946ns (routing 0.237ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  in_TDATA[14] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[14]_inst/I
    H14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.411     0.411 r  in_TDATA_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.411    in_TDATA_IBUF[14]_inst/OUT
    H14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.411 r  in_TDATA_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.256     0.667    in_TDATA_IBUF[14]
    SLICE_X107Y296       FDRE                                         r  q_memory_reg[217][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.703     0.703 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.703    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.703 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.816    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.835 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.946     1.781    ap_clk_IBUF_BUFG
    SLICE_X107Y296       FDRE                                         r  q_memory_reg[217][3]/C

Slack:                    inf
  Source:                 in_TDATA[11]
                            (input port)
  Destination:            q_memory_reg[151][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.409ns (61.196%)  route 0.259ns (38.804%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.944ns (routing 0.237ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  in_TDATA[11] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[11]_inst/I
    G16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.409     0.409 r  in_TDATA_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    in_TDATA_IBUF[11]_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.409 r  in_TDATA_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.259     0.668    in_TDATA_IBUF[11]
    SLICE_X107Y295       FDRE                                         r  q_memory_reg[151][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.703     0.703 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.703    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.703 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.816    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.835 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.944     1.779    ap_clk_IBUF_BUFG
    SLICE_X107Y295       FDRE                                         r  q_memory_reg[151][0]/C

Slack:                    inf
  Source:                 in_TDATA[12]
                            (input port)
  Destination:            q_memory_reg[166][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.409ns (61.179%)  route 0.260ns (38.821%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.938ns (routing 0.237ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  in_TDATA[12] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[12]_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.409     0.409 r  in_TDATA_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    in_TDATA_IBUF[12]_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.409 r  in_TDATA_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.260     0.669    in_TDATA_IBUF[12]
    SLICE_X106Y299       FDRE                                         r  q_memory_reg[166][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.703     0.703 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.703    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.703 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.816    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.835 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.938     1.773    ap_clk_IBUF_BUFG
    SLICE_X106Y299       FDRE                                         r  q_memory_reg[166][1]/C

Slack:                    inf
  Source:                 in_TDATA[12]
                            (input port)
  Destination:            q_memory_reg[167][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.409ns (61.163%)  route 0.260ns (38.837%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.946ns (routing 0.237ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  in_TDATA[12] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[12]_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.409     0.409 r  in_TDATA_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    in_TDATA_IBUF[12]_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.409 r  in_TDATA_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.260     0.669    in_TDATA_IBUF[12]
    SLICE_X107Y299       FDRE                                         r  q_memory_reg[167][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.703     0.703 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.703    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.703 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.816    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.835 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.946     1.781    ap_clk_IBUF_BUFG
    SLICE_X107Y299       FDRE                                         r  q_memory_reg[167][1]/C

Slack:                    inf
  Source:                 in_TDATA[11]
                            (input port)
  Destination:            q_memory_reg[161][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.409ns (60.366%)  route 0.269ns (39.634%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.938ns (routing 0.237ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  in_TDATA[11] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[11]_inst/I
    G16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.409     0.409 r  in_TDATA_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    in_TDATA_IBUF[11]_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.409 r  in_TDATA_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.269     0.678    in_TDATA_IBUF[11]
    SLICE_X106Y294       FDRE                                         r  q_memory_reg[161][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.703     0.703 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.703    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.703 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.816    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.835 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.938     1.773    ap_clk_IBUF_BUFG
    SLICE_X106Y294       FDRE                                         r  q_memory_reg[161][0]/C

Slack:                    inf
  Source:                 in_TDATA[16]
                            (input port)
  Destination:            q_memory_reg[222][5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.409ns (60.246%)  route 0.270ns (39.754%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.944ns (routing 0.237ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  in_TDATA[16] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[16]_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.409     0.409 r  in_TDATA_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    in_TDATA_IBUF[16]_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.409 r  in_TDATA_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.270     0.678    in_TDATA_IBUF[16]
    SLICE_X107Y287       FDRE                                         r  q_memory_reg[222][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.703     0.703 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.703    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.703 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.816    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.835 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.944     1.779    ap_clk_IBUF_BUFG
    SLICE_X107Y287       FDRE                                         r  q_memory_reg[222][5]/C

Slack:                    inf
  Source:                 in_TDATA[17]
                            (input port)
  Destination:            q_memory_reg[223][6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.432ns (63.551%)  route 0.248ns (36.449%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.943ns (routing 0.237ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 r  in_TDATA[17] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[17]_inst/I
    J14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.432     0.432 r  in_TDATA_IBUF[17]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.432    in_TDATA_IBUF[17]_inst/OUT
    J14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.432 r  in_TDATA_IBUF[17]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.248     0.680    in_TDATA_IBUF[17]
    SLICE_X107Y284       FDRE                                         r  q_memory_reg[223][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.703     0.703 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.703    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.703 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.816    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.835 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.943     1.778    ap_clk_IBUF_BUFG
    SLICE_X107Y284       FDRE                                         r  q_memory_reg[223][6]/C

Slack:                    inf
  Source:                 in_TDATA[15]
                            (input port)
  Destination:            q_memory_reg[219][4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.411ns (60.259%)  route 0.271ns (39.741%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.939ns (routing 0.237ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  in_TDATA[15] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[15]_inst/I
    H13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.411     0.411 r  in_TDATA_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.411    in_TDATA_IBUF[15]_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.411 r  in_TDATA_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.271     0.682    in_TDATA_IBUF[15]
    SLICE_X106Y284       FDRE                                         r  q_memory_reg[219][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E11                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.703     0.703 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.703    ap_clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.703 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.816    ap_clk_IBUF
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.835 r  ap_clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13246, routed)       0.939     1.774    ap_clk_IBUF_BUFG
    SLICE_X106Y284       FDRE                                         r  q_memory_reg[219][4]/C





