# compile vhdl design source files
vhdl xil_defaultlib  "../../../nor_and.srcs/sources_1/new/NOR_AND.vhd"
vhdl xil_defaultlib  "../../../nor_and.srcs/sim_1/new/nor_and_gate_flow.vhd"

# Do not sort compile order
nosort
