cycles,lut utilization,FF utilization,BRAM utilization,DSP utilization,URAM utilization,__PARA__L0,__PARA__L1,__PARA__L2,__PARA__L3,__PIPE__L0,__PIPE__L2,__TILE__L0,__TILE__L2,step
461231 (1.845ms),9031 (~0%),7483 (~0%),78 (1%),22 (~0%),4 (~0%),1,1,1,1,off,off,1,1,0
457334 (1.829ms),27621 (2%),33905 (1%),106 (2%),146 (2%),2 (~0%),1,14,1,1,off,off,1,1,1
2136848 (8.547ms),30405 (2%),55594 (2%),78 (1%),564 (8%),2 (~0%),1,70,1,1,off,off,1,1,2
346447 (1.481ms),35246 (2%),57430 (2%),118 (2%),566 (8%),0 (~0%),1,70,1,10,off,off,1,1,3
571906 (2.444ms),59047 (4%),66783 (2%),118 (2%),566 (8%),0 (~0%),20,70,1,10,off,off,1,1,4
475906 (2.034ms),59710 (5%),68050 (2%),106 (2%),569 (8%),0 (~0%),20,70,1,14,off,off,1,1,5
,,,,,,60,70,1,14,off,off,1,1,6
