# Reading pref.tcl
# do Adder_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {Adder.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:28 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Adder.vo 
# -- Compiling module adder_float
# 
# Top level modules:
# 	adder_float
# End time: 14:15:28 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Quartus\ Projects/Adder {E:/Quartus Projects/Adder/adder_float_tb_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:29 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartus Projects/Adder" E:/Quartus Projects/Adder/adder_float_tb_1.v 
# -- Compiling module adder_float_tb_1
# 
# Top level modules:
# 	adder_float_tb_1
# End time: 14:15:29 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  adder_float_tb_1
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" adder_float_tb_1 
# Start time: 14:15:29 on Oct 11,2024
# Loading work.adder_float_tb_1
# Loading work.adder_float
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Starting test cases...
# Time: 0 | a = 40400000 (2.000000) | b = 40000000 (2.000000) | result = 40a00000 (4.000001)
# Time: 10000 | a = c0400000 (-2.000000) | b = 40400000 (2.000000) | result = 00000000 (680564733841876930000000000000000000000.000000)
# Time: 20000 | a = c0400000 (-2.000000) | b = c0000000 (-2.000000) | result = c0a00000 (-4.000001)
# Time: 30000 | a = 00000000 (680564733841876930000000000000000000000.000000) | b = 3f800000 (1.000000) | result = 3f800000 (1.000000)
# Time: 40000 | a = 7f7fffff (340282346638528860000000000000000000000.000000) | b = 7f7fffff (340282346638528860000000000000000000000.000000) | result = 7fffffff (680564693277057720000000000000000000000.000000)
# ** Note: $stop    : E:/Quartus Projects/Adder/adder_float_tb_1.v(90)
#    Time: 50 ns  Iteration: 0  Instance: /adder_float_tb_1
# Break in Module adder_float_tb_1 at E:/Quartus Projects/Adder/adder_float_tb_1.v line 90
# End time: 22:10:00 on Oct 11,2024, Elapsed time: 7:54:31
# Errors: 0, Warnings: 0
