Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /cad/xilinx/vivado/2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 12a3f29a6692465abc8e44e32e77119d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot length_finder_tb_behav xil_defaultlib.length_finder_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'out' [/home/users/aarzooag/ee108/lab1/lab1starterfiles/length_finder.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/users/aarzooag/ee108/lab1/lab1/lab1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.arbiter
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.length_finder
Compiling module xil_defaultlib.length_finder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot length_finder_tb_behav
