
MSC_STM32F411RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c604  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002cc  0800c79c  0800c79c  0000d79c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca68  0800ca68  0000e030  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ca68  0800ca68  0000da68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca70  0800ca70  0000e030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca70  0800ca70  0000da70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ca74  0800ca74  0000da74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000030  20000000  0800ca78  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010ed8  20000030  0800caa8  0000e030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20010f08  0800caa8  0000ef08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e030  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002383a  00000000  00000000  0000e060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000531a  00000000  00000000  0003189a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001828  00000000  00000000  00036bb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000143d  00000000  00000000  000383e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001dbb2  00000000  00000000  0003981d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f7fc  00000000  00000000  000573cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b4c9a  00000000  00000000  00076bcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012b865  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066fc  00000000  00000000  0012b8a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00131fa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000030 	.word	0x20000030
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800c784 	.word	0x0800c784

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000034 	.word	0x20000034
 80001d4:	0800c784 	.word	0x0800c784

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <tud_hid_set_report_cb>:

#include <usb_class.h>

// 1. Set Report Callback
void tud_hid_set_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t const* buffer, uint16_t bufsize)
{
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
 800050a:	603b      	str	r3, [r7, #0]
 800050c:	4603      	mov	r3, r0
 800050e:	71fb      	strb	r3, [r7, #7]
 8000510:	460b      	mov	r3, r1
 8000512:	71bb      	strb	r3, [r7, #6]
 8000514:	4613      	mov	r3, r2
 8000516:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) bufsize;
}
 8000518:	bf00      	nop
 800051a:	370c      	adds	r7, #12
 800051c:	46bd      	mov	sp, r7
 800051e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000522:	4770      	bx	lr

08000524 <tud_hid_get_report_cb>:

// 2. Get Report Callback
uint16_t tud_hid_get_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t* buffer, uint16_t reqlen)
{
 8000524:	b480      	push	{r7}
 8000526:	b083      	sub	sp, #12
 8000528:	af00      	add	r7, sp, #0
 800052a:	603b      	str	r3, [r7, #0]
 800052c:	4603      	mov	r3, r0
 800052e:	71fb      	strb	r3, [r7, #7]
 8000530:	460b      	mov	r3, r1
 8000532:	71bb      	strb	r3, [r7, #6]
 8000534:	4613      	mov	r3, r2
 8000536:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) reqlen;
  return 0;
 8000538:	2300      	movs	r3, #0
}
 800053a:	4618      	mov	r0, r3
 800053c:	370c      	adds	r7, #12
 800053e:	46bd      	mov	sp, r7
 8000540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000544:	4770      	bx	lr
	...

08000548 <HAL_TIM_OC_DelayElapsedCallback>:
bool is_ready = true;

uint16_t normal_arr = 10000-1;
uint16_t emerg_arr = 1000-1;

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim){
 8000548:	b580      	push	{r7, lr}
 800054a:	b082      	sub	sp, #8
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
	if(is_ready){
 8000550:	4b05      	ldr	r3, [pc, #20]	@ (8000568 <HAL_TIM_OC_DelayElapsedCallback+0x20>)
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	2b00      	cmp	r3, #0
 8000556:	d003      	beq.n	8000560 <HAL_TIM_OC_DelayElapsedCallback+0x18>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000558:	2120      	movs	r1, #32
 800055a:	4804      	ldr	r0, [pc, #16]	@ (800056c <HAL_TIM_OC_DelayElapsedCallback+0x24>)
 800055c:	f001 f907 	bl	800176e <HAL_GPIO_TogglePin>
	}
}
 8000560:	bf00      	nop
 8000562:	3708      	adds	r7, #8
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	20000000 	.word	0x20000000
 800056c:	40020000 	.word	0x40020000

08000570 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	4603      	mov	r3, r0
 8000578:	80fb      	strh	r3, [r7, #6]
	is_ready = false;
 800057a:	4b18      	ldr	r3, [pc, #96]	@ (80005dc <HAL_GPIO_EXTI_Callback+0x6c>)
 800057c:	2200      	movs	r2, #0
 800057e:	701a      	strb	r2, [r3, #0]

	if(g_is_emergency_mode){
 8000580:	4b17      	ldr	r3, [pc, #92]	@ (80005e0 <HAL_GPIO_EXTI_Callback+0x70>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	2b00      	cmp	r3, #0
 8000586:	d00a      	beq.n	800059e <HAL_GPIO_EXTI_Callback+0x2e>
		__HAL_TIM_SET_AUTORELOAD(&htim11, normal_arr);
 8000588:	4b16      	ldr	r3, [pc, #88]	@ (80005e4 <HAL_GPIO_EXTI_Callback+0x74>)
 800058a:	881a      	ldrh	r2, [r3, #0]
 800058c:	4b16      	ldr	r3, [pc, #88]	@ (80005e8 <HAL_GPIO_EXTI_Callback+0x78>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000592:	4b14      	ldr	r3, [pc, #80]	@ (80005e4 <HAL_GPIO_EXTI_Callback+0x74>)
 8000594:	881b      	ldrh	r3, [r3, #0]
 8000596:	461a      	mov	r2, r3
 8000598:	4b13      	ldr	r3, [pc, #76]	@ (80005e8 <HAL_GPIO_EXTI_Callback+0x78>)
 800059a:	60da      	str	r2, [r3, #12]
 800059c:	e009      	b.n	80005b2 <HAL_GPIO_EXTI_Callback+0x42>
	}else{
		__HAL_TIM_SET_AUTORELOAD(&htim11, emerg_arr);
 800059e:	4b13      	ldr	r3, [pc, #76]	@ (80005ec <HAL_GPIO_EXTI_Callback+0x7c>)
 80005a0:	881a      	ldrh	r2, [r3, #0]
 80005a2:	4b11      	ldr	r3, [pc, #68]	@ (80005e8 <HAL_GPIO_EXTI_Callback+0x78>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80005a8:	4b10      	ldr	r3, [pc, #64]	@ (80005ec <HAL_GPIO_EXTI_Callback+0x7c>)
 80005aa:	881b      	ldrh	r3, [r3, #0]
 80005ac:	461a      	mov	r2, r3
 80005ae:	4b0e      	ldr	r3, [pc, #56]	@ (80005e8 <HAL_GPIO_EXTI_Callback+0x78>)
 80005b0:	60da      	str	r2, [r3, #12]
	}

	g_is_emergency_mode = !g_is_emergency_mode;
 80005b2:	4b0b      	ldr	r3, [pc, #44]	@ (80005e0 <HAL_GPIO_EXTI_Callback+0x70>)
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	bf14      	ite	ne
 80005ba:	2301      	movne	r3, #1
 80005bc:	2300      	moveq	r3, #0
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	f083 0301 	eor.w	r3, r3, #1
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	f003 0301 	and.w	r3, r3, #1
 80005ca:	b2da      	uxtb	r2, r3
 80005cc:	4b04      	ldr	r3, [pc, #16]	@ (80005e0 <HAL_GPIO_EXTI_Callback+0x70>)
 80005ce:	701a      	strb	r2, [r3, #0]
}
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr
 80005dc:	20000000 	.word	0x20000000
 80005e0:	200005c0 	.word	0x200005c0
 80005e4:	20000002 	.word	0x20000002
 80005e8:	2000004c 	.word	0x2000004c
 80005ec:	20000004 	.word	0x20000004

080005f0 <mod_change_watchdog>:

void mod_change_watchdog(){
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
	if(!is_ready){
 80005f4:	4b09      	ldr	r3, [pc, #36]	@ (800061c <mod_change_watchdog+0x2c>)
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	f083 0301 	eor.w	r3, r3, #1
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d00a      	beq.n	8000618 <mod_change_watchdog+0x28>
		tud_disconnect();
 8000602:	f007 f90d 	bl	8007820 <tud_disconnect>
		HAL_Delay(500);
 8000606:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800060a:	f000 fddd 	bl	80011c8 <HAL_Delay>
		tud_connect();
 800060e:	f007 f913 	bl	8007838 <tud_connect>

		is_ready = true;
 8000612:	4b02      	ldr	r3, [pc, #8]	@ (800061c <mod_change_watchdog+0x2c>)
 8000614:	2201      	movs	r2, #1
 8000616:	701a      	strb	r2, [r3, #0]
	}
}
 8000618:	bf00      	nop
 800061a:	bd80      	pop	{r7, pc}
 800061c:	20000000 	.word	0x20000000

08000620 <cdc_task>:

void cdc_task(void) {
 8000620:	b580      	push	{r7, lr}
 8000622:	b096      	sub	sp, #88	@ 0x58
 8000624:	af00      	add	r7, sp, #0
    // 1. 긴급 모드가 아니면 CDC 처리를 하지 않음
    if (!g_is_emergency_mode) return;
 8000626:	4b17      	ldr	r3, [pc, #92]	@ (8000684 <cdc_task+0x64>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	f083 0301 	eor.w	r3, r3, #1
 800062e:	b2db      	uxtb	r3, r3
 8000630:	2b00      	cmp	r3, #0
 8000632:	d123      	bne.n	800067c <cdc_task+0x5c>
TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_ready(void) {
  return tud_cdc_n_ready(0);
}

TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_connected(void) {
  return tud_cdc_n_connected(0);
 8000634:	2000      	movs	r0, #0
 8000636:	f003 f9fd 	bl	8003a34 <tud_cdc_n_connected>
 800063a:	4603      	mov	r3, r0

    // 2. PC와 연결되어 있는지 확인 (DTR 신호 체크)
    if (tud_cdc_connected()) {
 800063c:	2b00      	cmp	r3, #0
 800063e:	d01e      	beq.n	800067e <cdc_task+0x5e>
TU_ATTR_ALWAYS_INLINE static inline void tud_cdc_set_wanted_char(char wanted) {
  tud_cdc_n_set_wanted_char(0, wanted);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_available(void) {
  return tud_cdc_n_available(0);
 8000640:	2000      	movs	r0, #0
 8000642:	f003 fa3d 	bl	8003ac0 <tud_cdc_n_available>
 8000646:	4603      	mov	r3, r0
        // 3. 읽을 데이터가 있는지 확인
        if (tud_cdc_available()) {
 8000648:	2b00      	cmp	r3, #0
 800064a:	d018      	beq.n	800067e <cdc_task+0x5e>
 800064c:	1d3b      	adds	r3, r7, #4
 800064e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000650:	2340      	movs	r3, #64	@ 0x40
 8000652:	647b      	str	r3, [r7, #68]	@ 0x44
TU_ATTR_ALWAYS_INLINE static inline int32_t tud_cdc_read_char(void) {
  return tud_cdc_n_read_char(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_read(void* buffer, uint32_t bufsize) {
  return tud_cdc_n_read(0, buffer, bufsize);
 8000654:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000656:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8000658:	2000      	movs	r0, #0
 800065a:	f003 fa79 	bl	8003b50 <tud_cdc_n_read>
 800065e:	4603      	mov	r3, r0
            // 버퍼 생성
            char buf[64];

            // 데이터 읽기
            uint32_t count = tud_cdc_read(buf, sizeof(buf));
 8000660:	657b      	str	r3, [r7, #84]	@ 0x54
 8000662:	1d3b      	adds	r3, r7, #4
 8000664:	653b      	str	r3, [r7, #80]	@ 0x50
 8000666:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000668:	64fb      	str	r3, [r7, #76]	@ 0x4c
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_char(char ch) {
  return tud_cdc_n_write_char(0, ch);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write(void const* buffer, uint32_t bufsize) {
  return tud_cdc_n_write(0, buffer, bufsize);
 800066a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800066c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800066e:	2000      	movs	r0, #0
 8000670:	f003 fa92 	bl	8003b98 <tud_cdc_n_write>
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_str(char const* str) {
  return tud_cdc_n_write_str(0, str);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_flush(void) {
  return tud_cdc_n_write_flush(0);
 8000674:	2000      	movs	r0, #0
 8000676:	f003 fab3 	bl	8003be0 <tud_cdc_n_write_flush>
 800067a:	e000      	b.n	800067e <cdc_task+0x5e>
    if (!g_is_emergency_mode) return;
 800067c:	bf00      	nop

            // 전송 버퍼 비우기 (즉시 전송)
            tud_cdc_write_flush();
        }
    }
}
 800067e:	3758      	adds	r7, #88	@ 0x58
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	200005c0 	.word	0x200005c0

08000688 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800068c:	f000 fd2a 	bl	80010e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000690:	f000 f820 	bl	80006d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000694:	f000 f92a 	bl	80008ec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000698:	f000 f8d0 	bl	800083c <MX_USART2_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800069c:	f000 f8f8 	bl	8000890 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM11_Init();
 80006a0:	f000 f880 	bl	80007a4 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_OC_Start_IT(&htim11, TIM_CHANNEL_1);
 80006a4:	2100      	movs	r1, #0
 80006a6:	480a      	ldr	r0, [pc, #40]	@ (80006d0 <main+0x48>)
 80006a8:	f001 fee4 	bl	8002474 <HAL_TIM_OC_Start_IT>

  init_disk_data();
 80006ac:	f000 f99a 	bl	80009e4 <init_disk_data>
  tusb_init();
 80006b0:	2100      	movs	r1, #0
 80006b2:	2000      	movs	r0, #0
 80006b4:	f00b fa14 	bl	800bae0 <tusb_rhport_init>
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 80006b8:	2100      	movs	r1, #0
 80006ba:	f04f 30ff 	mov.w	r0, #4294967295
 80006be:	f007 fa29 	bl	8007b14 <tud_task_ext>
}
 80006c2:	bf00      	nop
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  tud_task();
	  mod_change_watchdog();
 80006c4:	f7ff ff94 	bl	80005f0 <mod_change_watchdog>
	  cdc_task();
 80006c8:	f7ff ffaa 	bl	8000620 <cdc_task>
	  tud_task();
 80006cc:	bf00      	nop
 80006ce:	e7f3      	b.n	80006b8 <main+0x30>
 80006d0:	2000004c 	.word	0x2000004c

080006d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b094      	sub	sp, #80	@ 0x50
 80006d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006da:	f107 0320 	add.w	r3, r7, #32
 80006de:	2230      	movs	r2, #48	@ 0x30
 80006e0:	2100      	movs	r1, #0
 80006e2:	4618      	mov	r0, r3
 80006e4:	f00c f813 	bl	800c70e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e8:	f107 030c 	add.w	r3, r7, #12
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
 80006f4:	60da      	str	r2, [r3, #12]
 80006f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f8:	2300      	movs	r3, #0
 80006fa:	60bb      	str	r3, [r7, #8]
 80006fc:	4b27      	ldr	r3, [pc, #156]	@ (800079c <SystemClock_Config+0xc8>)
 80006fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000700:	4a26      	ldr	r2, [pc, #152]	@ (800079c <SystemClock_Config+0xc8>)
 8000702:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000706:	6413      	str	r3, [r2, #64]	@ 0x40
 8000708:	4b24      	ldr	r3, [pc, #144]	@ (800079c <SystemClock_Config+0xc8>)
 800070a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800070c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000710:	60bb      	str	r3, [r7, #8]
 8000712:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000714:	2300      	movs	r3, #0
 8000716:	607b      	str	r3, [r7, #4]
 8000718:	4b21      	ldr	r3, [pc, #132]	@ (80007a0 <SystemClock_Config+0xcc>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a20      	ldr	r2, [pc, #128]	@ (80007a0 <SystemClock_Config+0xcc>)
 800071e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000722:	6013      	str	r3, [r2, #0]
 8000724:	4b1e      	ldr	r3, [pc, #120]	@ (80007a0 <SystemClock_Config+0xcc>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800072c:	607b      	str	r3, [r7, #4]
 800072e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000730:	2301      	movs	r3, #1
 8000732:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000734:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000738:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800073a:	2302      	movs	r3, #2
 800073c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800073e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000742:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000744:	2304      	movs	r3, #4
 8000746:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000748:	2348      	movs	r3, #72	@ 0x48
 800074a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800074c:	2302      	movs	r3, #2
 800074e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000750:	2303      	movs	r3, #3
 8000752:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000754:	f107 0320 	add.w	r3, r7, #32
 8000758:	4618      	mov	r0, r3
 800075a:	f001 f94b 	bl	80019f4 <HAL_RCC_OscConfig>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000764:	f000 f938 	bl	80009d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000768:	230f      	movs	r3, #15
 800076a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800076c:	2302      	movs	r3, #2
 800076e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000770:	2300      	movs	r3, #0
 8000772:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000774:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000778:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800077a:	2300      	movs	r3, #0
 800077c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800077e:	f107 030c 	add.w	r3, r7, #12
 8000782:	2102      	movs	r1, #2
 8000784:	4618      	mov	r0, r3
 8000786:	f001 fbad 	bl	8001ee4 <HAL_RCC_ClockConfig>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000790:	f000 f922 	bl	80009d8 <Error_Handler>
  }
}
 8000794:	bf00      	nop
 8000796:	3750      	adds	r7, #80	@ 0x50
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	40023800 	.word	0x40023800
 80007a0:	40007000 	.word	0x40007000

080007a4 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b088      	sub	sp, #32
 80007a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80007aa:	1d3b      	adds	r3, r7, #4
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]
 80007b8:	615a      	str	r2, [r3, #20]
 80007ba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80007bc:	4b1d      	ldr	r3, [pc, #116]	@ (8000834 <MX_TIM11_Init+0x90>)
 80007be:	4a1e      	ldr	r2, [pc, #120]	@ (8000838 <MX_TIM11_Init+0x94>)
 80007c0:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 7200-1;
 80007c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000834 <MX_TIM11_Init+0x90>)
 80007c4:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80007c8:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000834 <MX_TIM11_Init+0x90>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 10000-1;
 80007d0:	4b18      	ldr	r3, [pc, #96]	@ (8000834 <MX_TIM11_Init+0x90>)
 80007d2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80007d6:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007d8:	4b16      	ldr	r3, [pc, #88]	@ (8000834 <MX_TIM11_Init+0x90>)
 80007da:	2200      	movs	r2, #0
 80007dc:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007de:	4b15      	ldr	r3, [pc, #84]	@ (8000834 <MX_TIM11_Init+0x90>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80007e4:	4813      	ldr	r0, [pc, #76]	@ (8000834 <MX_TIM11_Init+0x90>)
 80007e6:	f001 fd9d 	bl	8002324 <HAL_TIM_Base_Init>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_TIM11_Init+0x50>
  {
    Error_Handler();
 80007f0:	f000 f8f2 	bl	80009d8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 80007f4:	480f      	ldr	r0, [pc, #60]	@ (8000834 <MX_TIM11_Init+0x90>)
 80007f6:	f001 fde4 	bl	80023c2 <HAL_TIM_OC_Init>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_TIM11_Init+0x60>
  {
    Error_Handler();
 8000800:	f000 f8ea 	bl	80009d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000804:	2300      	movs	r3, #0
 8000806:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000808:	2300      	movs	r3, #0
 800080a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800080c:	2300      	movs	r3, #0
 800080e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000810:	2300      	movs	r3, #0
 8000812:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000814:	1d3b      	adds	r3, r7, #4
 8000816:	2200      	movs	r2, #0
 8000818:	4619      	mov	r1, r3
 800081a:	4806      	ldr	r0, [pc, #24]	@ (8000834 <MX_TIM11_Init+0x90>)
 800081c:	f002 f818 	bl	8002850 <HAL_TIM_OC_ConfigChannel>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <MX_TIM11_Init+0x86>
  {
    Error_Handler();
 8000826:	f000 f8d7 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800082a:	bf00      	nop
 800082c:	3720      	adds	r7, #32
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	2000004c 	.word	0x2000004c
 8000838:	40014800 	.word	0x40014800

0800083c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000840:	4b11      	ldr	r3, [pc, #68]	@ (8000888 <MX_USART2_UART_Init+0x4c>)
 8000842:	4a12      	ldr	r2, [pc, #72]	@ (800088c <MX_USART2_UART_Init+0x50>)
 8000844:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000846:	4b10      	ldr	r3, [pc, #64]	@ (8000888 <MX_USART2_UART_Init+0x4c>)
 8000848:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800084c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800084e:	4b0e      	ldr	r3, [pc, #56]	@ (8000888 <MX_USART2_UART_Init+0x4c>)
 8000850:	2200      	movs	r2, #0
 8000852:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000854:	4b0c      	ldr	r3, [pc, #48]	@ (8000888 <MX_USART2_UART_Init+0x4c>)
 8000856:	2200      	movs	r2, #0
 8000858:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800085a:	4b0b      	ldr	r3, [pc, #44]	@ (8000888 <MX_USART2_UART_Init+0x4c>)
 800085c:	2200      	movs	r2, #0
 800085e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000860:	4b09      	ldr	r3, [pc, #36]	@ (8000888 <MX_USART2_UART_Init+0x4c>)
 8000862:	220c      	movs	r2, #12
 8000864:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000866:	4b08      	ldr	r3, [pc, #32]	@ (8000888 <MX_USART2_UART_Init+0x4c>)
 8000868:	2200      	movs	r2, #0
 800086a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800086c:	4b06      	ldr	r3, [pc, #24]	@ (8000888 <MX_USART2_UART_Init+0x4c>)
 800086e:	2200      	movs	r2, #0
 8000870:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000872:	4805      	ldr	r0, [pc, #20]	@ (8000888 <MX_USART2_UART_Init+0x4c>)
 8000874:	f002 fabb 	bl	8002dee <HAL_UART_Init>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800087e:	f000 f8ab 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000882:	bf00      	nop
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	20000094 	.word	0x20000094
 800088c:	40004400 	.word	0x40004400

08000890 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000894:	4b14      	ldr	r3, [pc, #80]	@ (80008e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000896:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800089a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800089c:	4b12      	ldr	r3, [pc, #72]	@ (80008e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800089e:	2204      	movs	r2, #4
 80008a0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80008a2:	4b11      	ldr	r3, [pc, #68]	@ (80008e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008a4:	2202      	movs	r2, #2
 80008a6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80008a8:	4b0f      	ldr	r3, [pc, #60]	@ (80008e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80008ae:	4b0e      	ldr	r3, [pc, #56]	@ (80008e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008b0:	2202      	movs	r2, #2
 80008b2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80008b4:	4b0c      	ldr	r3, [pc, #48]	@ (80008e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80008ba:	4b0b      	ldr	r3, [pc, #44]	@ (80008e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008bc:	2200      	movs	r2, #0
 80008be:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80008c0:	4b09      	ldr	r3, [pc, #36]	@ (80008e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80008c6:	4b08      	ldr	r3, [pc, #32]	@ (80008e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80008cc:	4b06      	ldr	r3, [pc, #24]	@ (80008e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80008d2:	4805      	ldr	r0, [pc, #20]	@ (80008e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008d4:	f000 ff7e 	bl	80017d4 <HAL_PCD_Init>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80008de:	f000 f87b 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	200000dc 	.word	0x200000dc

080008ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b08a      	sub	sp, #40	@ 0x28
 80008f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f2:	f107 0314 	add.w	r3, r7, #20
 80008f6:	2200      	movs	r2, #0
 80008f8:	601a      	str	r2, [r3, #0]
 80008fa:	605a      	str	r2, [r3, #4]
 80008fc:	609a      	str	r2, [r3, #8]
 80008fe:	60da      	str	r2, [r3, #12]
 8000900:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000902:	2300      	movs	r3, #0
 8000904:	613b      	str	r3, [r7, #16]
 8000906:	4b31      	ldr	r3, [pc, #196]	@ (80009cc <MX_GPIO_Init+0xe0>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090a:	4a30      	ldr	r2, [pc, #192]	@ (80009cc <MX_GPIO_Init+0xe0>)
 800090c:	f043 0304 	orr.w	r3, r3, #4
 8000910:	6313      	str	r3, [r2, #48]	@ 0x30
 8000912:	4b2e      	ldr	r3, [pc, #184]	@ (80009cc <MX_GPIO_Init+0xe0>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000916:	f003 0304 	and.w	r3, r3, #4
 800091a:	613b      	str	r3, [r7, #16]
 800091c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800091e:	2300      	movs	r3, #0
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	4b2a      	ldr	r3, [pc, #168]	@ (80009cc <MX_GPIO_Init+0xe0>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000926:	4a29      	ldr	r2, [pc, #164]	@ (80009cc <MX_GPIO_Init+0xe0>)
 8000928:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800092c:	6313      	str	r3, [r2, #48]	@ 0x30
 800092e:	4b27      	ldr	r3, [pc, #156]	@ (80009cc <MX_GPIO_Init+0xe0>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000932:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800093a:	2300      	movs	r3, #0
 800093c:	60bb      	str	r3, [r7, #8]
 800093e:	4b23      	ldr	r3, [pc, #140]	@ (80009cc <MX_GPIO_Init+0xe0>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000942:	4a22      	ldr	r2, [pc, #136]	@ (80009cc <MX_GPIO_Init+0xe0>)
 8000944:	f043 0301 	orr.w	r3, r3, #1
 8000948:	6313      	str	r3, [r2, #48]	@ 0x30
 800094a:	4b20      	ldr	r3, [pc, #128]	@ (80009cc <MX_GPIO_Init+0xe0>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094e:	f003 0301 	and.w	r3, r3, #1
 8000952:	60bb      	str	r3, [r7, #8]
 8000954:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	607b      	str	r3, [r7, #4]
 800095a:	4b1c      	ldr	r3, [pc, #112]	@ (80009cc <MX_GPIO_Init+0xe0>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095e:	4a1b      	ldr	r2, [pc, #108]	@ (80009cc <MX_GPIO_Init+0xe0>)
 8000960:	f043 0302 	orr.w	r3, r3, #2
 8000964:	6313      	str	r3, [r2, #48]	@ 0x30
 8000966:	4b19      	ldr	r3, [pc, #100]	@ (80009cc <MX_GPIO_Init+0xe0>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096a:	f003 0302 	and.w	r3, r3, #2
 800096e:	607b      	str	r3, [r7, #4]
 8000970:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000972:	2200      	movs	r2, #0
 8000974:	2120      	movs	r1, #32
 8000976:	4816      	ldr	r0, [pc, #88]	@ (80009d0 <MX_GPIO_Init+0xe4>)
 8000978:	f000 fee0 	bl	800173c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800097c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000980:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000982:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000986:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000988:	2300      	movs	r3, #0
 800098a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800098c:	f107 0314 	add.w	r3, r7, #20
 8000990:	4619      	mov	r1, r3
 8000992:	4810      	ldr	r0, [pc, #64]	@ (80009d4 <MX_GPIO_Init+0xe8>)
 8000994:	f000 fd4e 	bl	8001434 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000998:	2320      	movs	r3, #32
 800099a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800099c:	2301      	movs	r3, #1
 800099e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a0:	2300      	movs	r3, #0
 80009a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a4:	2300      	movs	r3, #0
 80009a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80009a8:	f107 0314 	add.w	r3, r7, #20
 80009ac:	4619      	mov	r1, r3
 80009ae:	4808      	ldr	r0, [pc, #32]	@ (80009d0 <MX_GPIO_Init+0xe4>)
 80009b0:	f000 fd40 	bl	8001434 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80009b4:	2200      	movs	r2, #0
 80009b6:	2100      	movs	r1, #0
 80009b8:	2028      	movs	r0, #40	@ 0x28
 80009ba:	f000 fd04 	bl	80013c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009be:	2028      	movs	r0, #40	@ 0x28
 80009c0:	f000 fd1d 	bl	80013fe <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009c4:	bf00      	nop
 80009c6:	3728      	adds	r7, #40	@ 0x28
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	40023800 	.word	0x40023800
 80009d0:	40020000 	.word	0x40020000
 80009d4:	40020800 	.word	0x40020800

080009d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009dc:	b672      	cpsid	i
}
 80009de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009e0:	bf00      	nop
 80009e2:	e7fd      	b.n	80009e0 <Error_Handler+0x8>

080009e4 <init_disk_data>:
uint8_t msc_disk[DISK_BLOCK_NUM][DISK_BLOCK_SIZE];

#define DEFAULT_FILE_CONTENT "MODE=TURBO\r\n"

void init_disk_data(void)
{
 80009e4:	b5b0      	push	{r4, r5, r7, lr}
 80009e6:	b0a4      	sub	sp, #144	@ 0x90
 80009e8:	af00      	add	r7, sp, #0
  // 1. 전체 초기화
  memset(msc_disk, 0, sizeof(msc_disk));
 80009ea:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80009ee:	2100      	movs	r1, #0
 80009f0:	483f      	ldr	r0, [pc, #252]	@ (8000af0 <init_disk_data+0x10c>)
 80009f2:	f00b fe8c 	bl	800c70e <memset>

  // --------------------------------------------------------
  // 2. [LBA 0] 부트 섹터 (Boot Sector)
  // --------------------------------------------------------
  uint8_t const boot_sector[] = {
 80009f6:	4b3f      	ldr	r3, [pc, #252]	@ (8000af4 <init_disk_data+0x110>)
 80009f8:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 80009fc:	461d      	mov	r5, r3
 80009fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a0a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000a0e:	c407      	stmia	r4!, {r0, r1, r2}
 8000a10:	8023      	strh	r3, [r4, #0]
    0x29,                         // Extended Boot Signature
    0x30, 0x12, 0x34, 0x56,       // Volume Serial Number
    'S', 'T', 'M', '3', '2', ' ', 'U', 'S', 'B', ' ', ' ', // Volume Label (11 bytes)
    'F', 'A', 'T', '1', '2', ' ', ' ', ' '  // FS Type
  };
  memcpy(msc_disk[0], boot_sector, sizeof(boot_sector));
 8000a12:	4b37      	ldr	r3, [pc, #220]	@ (8000af0 <init_disk_data+0x10c>)
 8000a14:	461c      	mov	r4, r3
 8000a16:	f107 054c 	add.w	r5, r7, #76	@ 0x4c
 8000a1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a24:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a26:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000a2a:	c407      	stmia	r4!, {r0, r1, r2}
 8000a2c:	8023      	strh	r3, [r4, #0]
  msc_disk[0][510] = 0x55; msc_disk[0][511] = 0xAA; // Boot Signature
 8000a2e:	4b30      	ldr	r3, [pc, #192]	@ (8000af0 <init_disk_data+0x10c>)
 8000a30:	2255      	movs	r2, #85	@ 0x55
 8000a32:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
 8000a36:	4b2e      	ldr	r3, [pc, #184]	@ (8000af0 <init_disk_data+0x10c>)
 8000a38:	22aa      	movs	r2, #170	@ 0xaa
 8000a3a:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
  // Byte 3: Entry 2 (Low 8)  = 0xFF
  // Byte 4: Entry 2 (High 4) = 0x0F
  // 결과: F8 FF FF FF 0F

  // [수정] 0xF0(Floppy)가 아니라 0xF8(HDD)로 시작해야 함!
  uint8_t fat_data[] = { 0xF8, 0xFF, 0xFF, 0xFF, 0x0F };
 8000a3e:	4a2e      	ldr	r2, [pc, #184]	@ (8000af8 <init_disk_data+0x114>)
 8000a40:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000a44:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a48:	6018      	str	r0, [r3, #0]
 8000a4a:	3304      	adds	r3, #4
 8000a4c:	7019      	strb	r1, [r3, #0]
  memcpy(msc_disk[1], fat_data, sizeof(fat_data));
 8000a4e:	4b28      	ldr	r3, [pc, #160]	@ (8000af0 <init_disk_data+0x10c>)
 8000a50:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000a54:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8000a58:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a5c:	6018      	str	r0, [r3, #0]
 8000a5e:	3304      	adds	r3, #4
 8000a60:	7019      	strb	r1, [r3, #0]
  memcpy(msc_disk[2], fat_data, sizeof(fat_data));
 8000a62:	4b23      	ldr	r3, [pc, #140]	@ (8000af0 <init_disk_data+0x10c>)
 8000a64:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000a68:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8000a6c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a70:	6018      	str	r0, [r3, #0]
 8000a72:	3304      	adds	r3, #4
 8000a74:	7019      	strb	r1, [r3, #0]

  // --------------------------------------------------------
  // 4. [LBA 3] 루트 디렉토리
  // --------------------------------------------------------
  uint8_t* root_dir = msc_disk[3];
 8000a76:	4b21      	ldr	r3, [pc, #132]	@ (8000afc <init_disk_data+0x118>)
 8000a78:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

  // (1) 볼륨 레이블 (Entry 0)
  uint8_t const vol_entry[] = {
 8000a7c:	4b20      	ldr	r3, [pc, #128]	@ (8000b00 <init_disk_data+0x11c>)
 8000a7e:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000a82:	461d      	mov	r5, r3
 8000a84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a88:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000a8c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    'S', 'T', 'M', '3', '2', ' ', 'U', 'S', 'B', ' ', ' ',
    0x08, 0,0,0,0,0,0,0,0,0,0, 0,0,0,0, 0,0, 0,0,0,0
  };
  memcpy(root_dir, vol_entry, 32);
 8000a90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000a94:	461d      	mov	r5, r3
 8000a96:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000a9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a9c:	6028      	str	r0, [r5, #0]
 8000a9e:	6069      	str	r1, [r5, #4]
 8000aa0:	60aa      	str	r2, [r5, #8]
 8000aa2:	60eb      	str	r3, [r5, #12]
 8000aa4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000aa6:	6128      	str	r0, [r5, #16]
 8000aa8:	6169      	str	r1, [r5, #20]
 8000aaa:	61aa      	str	r2, [r5, #24]
 8000aac:	61eb      	str	r3, [r5, #28]

  // (2) 파일 엔트리 "CONFIG.TXT" (Entry 1)
  uint8_t const file_entry[] = {
 8000aae:	4b15      	ldr	r3, [pc, #84]	@ (8000b04 <init_disk_data+0x120>)
 8000ab0:	1d3c      	adds	r4, r7, #4
 8000ab2:	461d      	mov	r5, r3
 8000ab4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ab6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ab8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000abc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    0x21, 0x54,                             // 시간 (대략 10:33:02) - 0이면 일부 OS 싫어함
    0x69, 0x54,                             // 날짜 (대략 2022-03-09)
    0x02, 0x00,                             // 시작 클러스터 (2번)
    (uint8_t)strlen(DEFAULT_FILE_CONTENT), 0, 0, 0  // 파일 크기
  };
  memcpy(root_dir + 32, file_entry, 32);
 8000ac0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000ac4:	3320      	adds	r3, #32
 8000ac6:	461d      	mov	r5, r3
 8000ac8:	1d3c      	adds	r4, r7, #4
 8000aca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000acc:	6028      	str	r0, [r5, #0]
 8000ace:	6069      	str	r1, [r5, #4]
 8000ad0:	60aa      	str	r2, [r5, #8]
 8000ad2:	60eb      	str	r3, [r5, #12]
 8000ad4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ad6:	6128      	str	r0, [r5, #16]
 8000ad8:	6169      	str	r1, [r5, #20]
 8000ada:	61aa      	str	r2, [r5, #24]
 8000adc:	61eb      	str	r3, [r5, #28]

  // --------------------------------------------------------
  // 5. [LBA 4] 데이터 영역 (Cluster 2)
  // --------------------------------------------------------
  memcpy(msc_disk[4], DEFAULT_FILE_CONTENT, strlen(DEFAULT_FILE_CONTENT));
 8000ade:	220c      	movs	r2, #12
 8000ae0:	4909      	ldr	r1, [pc, #36]	@ (8000b08 <init_disk_data+0x124>)
 8000ae2:	480a      	ldr	r0, [pc, #40]	@ (8000b0c <init_disk_data+0x128>)
 8000ae4:	f00b fe40 	bl	800c768 <memcpy>
}
 8000ae8:	bf00      	nop
 8000aea:	3790      	adds	r7, #144	@ 0x90
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bdb0      	pop	{r4, r5, r7, pc}
 8000af0:	200005c4 	.word	0x200005c4
 8000af4:	0800c7ac 	.word	0x0800c7ac
 8000af8:	0800c7ec 	.word	0x0800c7ec
 8000afc:	20000bc4 	.word	0x20000bc4
 8000b00:	0800c7f4 	.word	0x0800c7f4
 8000b04:	0800c814 	.word	0x0800c814
 8000b08:	0800c79c 	.word	0x0800c79c
 8000b0c:	20000dc4 	.word	0x20000dc4

08000b10 <tud_msc_inquiry_cb>:
// TinyUSB Callbacks
// ---------------------------------------------------------

// Inquiry
void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4])
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	60b9      	str	r1, [r7, #8]
 8000b18:	607a      	str	r2, [r7, #4]
 8000b1a:	603b      	str	r3, [r7, #0]
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  memcpy(vendor_id,  "STM32   ", 8);
 8000b20:	2208      	movs	r2, #8
 8000b22:	4909      	ldr	r1, [pc, #36]	@ (8000b48 <tud_msc_inquiry_cb+0x38>)
 8000b24:	68b8      	ldr	r0, [r7, #8]
 8000b26:	f00b fe1f 	bl	800c768 <memcpy>
  memcpy(product_id, "RAM Disk        ", 16);
 8000b2a:	2210      	movs	r2, #16
 8000b2c:	4907      	ldr	r1, [pc, #28]	@ (8000b4c <tud_msc_inquiry_cb+0x3c>)
 8000b2e:	6878      	ldr	r0, [r7, #4]
 8000b30:	f00b fe1a 	bl	800c768 <memcpy>
  memcpy(product_rev, "1.0 ", 4);
 8000b34:	2204      	movs	r2, #4
 8000b36:	4906      	ldr	r1, [pc, #24]	@ (8000b50 <tud_msc_inquiry_cb+0x40>)
 8000b38:	6838      	ldr	r0, [r7, #0]
 8000b3a:	f00b fe15 	bl	800c768 <memcpy>
}
 8000b3e:	bf00      	nop
 8000b40:	3710      	adds	r7, #16
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	0800c85c 	.word	0x0800c85c
 8000b4c:	0800c868 	.word	0x0800c868
 8000b50:	0800c87c 	.word	0x0800c87c

08000b54 <tud_msc_test_unit_ready_cb>:

// Ready Check
bool tud_msc_test_unit_ready_cb(uint8_t lun) { (void) lun; return true; }
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	71fb      	strb	r3, [r7, #7]
 8000b5e:	2301      	movs	r3, #1
 8000b60:	4618      	mov	r0, r3
 8000b62:	370c      	adds	r7, #12
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr

08000b6c <tud_msc_capacity_cb>:

// Capacity
void tud_msc_capacity_cb(uint8_t lun, uint32_t* block_count, uint16_t* block_size)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b085      	sub	sp, #20
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	4603      	mov	r3, r0
 8000b74:	60b9      	str	r1, [r7, #8]
 8000b76:	607a      	str	r2, [r7, #4]
 8000b78:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  *block_count = DISK_BLOCK_NUM;
 8000b7a:	68bb      	ldr	r3, [r7, #8]
 8000b7c:	2280      	movs	r2, #128	@ 0x80
 8000b7e:	601a      	str	r2, [r3, #0]
  *block_size  = DISK_BLOCK_SIZE;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b86:	801a      	strh	r2, [r3, #0]
}
 8000b88:	bf00      	nop
 8000b8a:	3714      	adds	r7, #20
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr

08000b94 <tud_msc_read10_cb>:

// READ (이제 배열에서 그냥 읽으면 됩니다!)
int32_t tud_msc_read10_cb(uint8_t lun, uint32_t lba, uint32_t offset, void* buffer, uint32_t bufsize)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b088      	sub	sp, #32
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	60b9      	str	r1, [r7, #8]
 8000b9c:	607a      	str	r2, [r7, #4]
 8000b9e:	603b      	str	r3, [r7, #0]
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  uint8_t* ptr = (uint8_t*)buffer;
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	61fb      	str	r3, [r7, #28]

  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000ba8:	2300      	movs	r3, #0
 8000baa:	61bb      	str	r3, [r7, #24]
 8000bac:	e020      	b.n	8000bf0 <tud_msc_read10_cb+0x5c>
    uint32_t current_lba = lba + i;
 8000bae:	68ba      	ldr	r2, [r7, #8]
 8000bb0:	69bb      	ldr	r3, [r7, #24]
 8000bb2:	4413      	add	r3, r2
 8000bb4:	617b      	str	r3, [r7, #20]

    if (current_lba < DISK_BLOCK_NUM) {
 8000bb6:	697b      	ldr	r3, [r7, #20]
 8000bb8:	2b7f      	cmp	r3, #127	@ 0x7f
 8000bba:	d80c      	bhi.n	8000bd6 <tud_msc_read10_cb+0x42>
      memcpy(ptr, msc_disk[current_lba] + offset, 512);
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	025b      	lsls	r3, r3, #9
 8000bc0:	4a10      	ldr	r2, [pc, #64]	@ (8000c04 <tud_msc_read10_cb+0x70>)
 8000bc2:	441a      	add	r2, r3
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	4413      	add	r3, r2
 8000bc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bcc:	4619      	mov	r1, r3
 8000bce:	69f8      	ldr	r0, [r7, #28]
 8000bd0:	f00b fdca 	bl	800c768 <memcpy>
 8000bd4:	e005      	b.n	8000be2 <tud_msc_read10_cb+0x4e>
    } else {
      memset(ptr, 0, 512); // 범위 밖은 0 처리
 8000bd6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bda:	2100      	movs	r1, #0
 8000bdc:	69f8      	ldr	r0, [r7, #28]
 8000bde:	f00b fd96 	bl	800c70e <memset>
    }
    ptr += 512;
 8000be2:	69fb      	ldr	r3, [r7, #28]
 8000be4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000be8:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000bea:	69bb      	ldr	r3, [r7, #24]
 8000bec:	3301      	adds	r3, #1
 8000bee:	61bb      	str	r3, [r7, #24]
 8000bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bf2:	0a5b      	lsrs	r3, r3, #9
 8000bf4:	69ba      	ldr	r2, [r7, #24]
 8000bf6:	429a      	cmp	r2, r3
 8000bf8:	d3d9      	bcc.n	8000bae <tud_msc_read10_cb+0x1a>
  }
  return bufsize;
 8000bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3720      	adds	r7, #32
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	200005c4 	.word	0x200005c4

08000c08 <tud_msc_write10_cb>:

// WRITE (이제 배열에 쓰면 됩니다!)
int32_t tud_msc_write10_cb(uint8_t lun, uint32_t lba, uint32_t offset, uint8_t* buffer, uint32_t bufsize)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b088      	sub	sp, #32
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	60b9      	str	r1, [r7, #8]
 8000c10:	607a      	str	r2, [r7, #4]
 8000c12:	603b      	str	r3, [r7, #0]
 8000c14:	4603      	mov	r3, r0
 8000c16:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  uint8_t* ptr = (uint8_t*)buffer;
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	61fb      	str	r3, [r7, #28]

  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	61bb      	str	r3, [r7, #24]
 8000c20:	e019      	b.n	8000c56 <tud_msc_write10_cb+0x4e>
    uint32_t current_lba = lba + i;
 8000c22:	68ba      	ldr	r2, [r7, #8]
 8000c24:	69bb      	ldr	r3, [r7, #24]
 8000c26:	4413      	add	r3, r2
 8000c28:	617b      	str	r3, [r7, #20]

    if (current_lba < DISK_BLOCK_NUM) {
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000c2e:	d80b      	bhi.n	8000c48 <tud_msc_write10_cb+0x40>
      memcpy(msc_disk[current_lba] + offset, ptr, 512);
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	025b      	lsls	r3, r3, #9
 8000c34:	4a0d      	ldr	r2, [pc, #52]	@ (8000c6c <tud_msc_write10_cb+0x64>)
 8000c36:	441a      	add	r2, r3
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	4413      	add	r3, r2
 8000c3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c40:	69f9      	ldr	r1, [r7, #28]
 8000c42:	4618      	mov	r0, r3
 8000c44:	f00b fd90 	bl	800c768 <memcpy>
    }
    ptr += 512;
 8000c48:	69fb      	ldr	r3, [r7, #28]
 8000c4a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000c4e:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000c50:	69bb      	ldr	r3, [r7, #24]
 8000c52:	3301      	adds	r3, #1
 8000c54:	61bb      	str	r3, [r7, #24]
 8000c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c58:	0a5b      	lsrs	r3, r3, #9
 8000c5a:	69ba      	ldr	r2, [r7, #24]
 8000c5c:	429a      	cmp	r2, r3
 8000c5e:	d3e0      	bcc.n	8000c22 <tud_msc_write10_cb+0x1a>
  }
  return bufsize;
 8000c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	3720      	adds	r7, #32
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	200005c4 	.word	0x200005c4

08000c70 <tud_msc_scsi_cb>:

int32_t tud_msc_scsi_cb(uint8_t lun, uint8_t const scsi_cmd[16], void* buffer, uint16_t bufsize)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b086      	sub	sp, #24
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	60b9      	str	r1, [r7, #8]
 8000c78:	607a      	str	r2, [r7, #4]
 8000c7a:	461a      	mov	r2, r3
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	73fb      	strb	r3, [r7, #15]
 8000c80:	4613      	mov	r3, r2
 8000c82:	81bb      	strh	r3, [r7, #12]
  void const* response = NULL;
 8000c84:	2300      	movs	r3, #0
 8000c86:	617b      	str	r3, [r7, #20]
  int32_t resplen = 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	613b      	str	r3, [r7, #16]

  // 명령어 종류에 따라 처리
  switch ( scsi_cmd[0] )
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	2b5a      	cmp	r3, #90	@ 0x5a
 8000c92:	d00c      	beq.n	8000cae <tud_msc_scsi_cb+0x3e>
 8000c94:	2b5a      	cmp	r3, #90	@ 0x5a
 8000c96:	dc0f      	bgt.n	8000cb8 <tud_msc_scsi_cb+0x48>
 8000c98:	2b1a      	cmp	r3, #26
 8000c9a:	d003      	beq.n	8000ca4 <tud_msc_scsi_cb+0x34>
 8000c9c:	2b1e      	cmp	r3, #30
 8000c9e:	d10b      	bne.n	8000cb8 <tud_msc_scsi_cb+0x48>
  {
    // [중요] 리눅스가 장치 잠금/해제 시도할 때 OK 해줘야 함
    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL:
      // 그냥 성공(0) 했다고 거짓말하면 됨
      return 0;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	e01f      	b.n	8000ce4 <tud_msc_scsi_cb+0x74>
    // [중요] 리눅스는 MODE_SENSE_6 (0x1A)를 자주 씀
    case SCSI_CMD_MODE_SENSE_6:
    {
      // "쓰기 금지(Write Protect) 아님" 이라고 알려주는 헤더
      static uint8_t const mode_sense_data[4] = { 0x03, 0x00, 0x00, 0x00 };
      response = mode_sense_data;
 8000ca4:	4b11      	ldr	r3, [pc, #68]	@ (8000cec <tud_msc_scsi_cb+0x7c>)
 8000ca6:	617b      	str	r3, [r7, #20]
      resplen  = 4;
 8000ca8:	2304      	movs	r3, #4
 8000caa:	613b      	str	r3, [r7, #16]
      break;
 8000cac:	e007      	b.n	8000cbe <tud_msc_scsi_cb+0x4e>

    // 윈도우가 쓰는 MODE_SENSE_10 (0x5A)
    case SCSI_CMD_MODE_SENSE_10:
    {
      static uint8_t const mode_sense_data[8] = { 0x00, 0x06, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
      response = mode_sense_data;
 8000cae:	4b10      	ldr	r3, [pc, #64]	@ (8000cf0 <tud_msc_scsi_cb+0x80>)
 8000cb0:	617b      	str	r3, [r7, #20]
      resplen  = 8;
 8000cb2:	2308      	movs	r3, #8
 8000cb4:	613b      	str	r3, [r7, #16]
      break;
 8000cb6:	e002      	b.n	8000cbe <tud_msc_scsi_cb+0x4e>
    }

    // 그 외 모르는 명령어는 거부 (-1)
    default:
      return -1;
 8000cb8:	f04f 33ff 	mov.w	r3, #4294967295
 8000cbc:	e012      	b.n	8000ce4 <tud_msc_scsi_cb+0x74>
  }

  // 응답 데이터 복사 (버퍼 오버플로우 방지)
  if ( response && resplen > 0 )
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d00e      	beq.n	8000ce2 <tud_msc_scsi_cb+0x72>
 8000cc4:	693b      	ldr	r3, [r7, #16]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	dd0b      	ble.n	8000ce2 <tud_msc_scsi_cb+0x72>
  {
    if ( resplen > bufsize ) resplen = bufsize;
 8000cca:	89bb      	ldrh	r3, [r7, #12]
 8000ccc:	693a      	ldr	r2, [r7, #16]
 8000cce:	429a      	cmp	r2, r3
 8000cd0:	dd01      	ble.n	8000cd6 <tud_msc_scsi_cb+0x66>
 8000cd2:	89bb      	ldrh	r3, [r7, #12]
 8000cd4:	613b      	str	r3, [r7, #16]
    memcpy(buffer, response, resplen);
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	461a      	mov	r2, r3
 8000cda:	6979      	ldr	r1, [r7, #20]
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	f00b fd43 	bl	800c768 <memcpy>
  }

  return resplen;
 8000ce2:	693b      	ldr	r3, [r7, #16]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3718      	adds	r7, #24
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	0800c884 	.word	0x0800c884
 8000cf0:	0800c888 	.word	0x0800c888

08000cf4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	607b      	str	r3, [r7, #4]
 8000cfe:	4b10      	ldr	r3, [pc, #64]	@ (8000d40 <HAL_MspInit+0x4c>)
 8000d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d02:	4a0f      	ldr	r2, [pc, #60]	@ (8000d40 <HAL_MspInit+0x4c>)
 8000d04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d08:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8000d40 <HAL_MspInit+0x4c>)
 8000d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d12:	607b      	str	r3, [r7, #4]
 8000d14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	603b      	str	r3, [r7, #0]
 8000d1a:	4b09      	ldr	r3, [pc, #36]	@ (8000d40 <HAL_MspInit+0x4c>)
 8000d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d1e:	4a08      	ldr	r2, [pc, #32]	@ (8000d40 <HAL_MspInit+0x4c>)
 8000d20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d24:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d26:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <HAL_MspInit+0x4c>)
 8000d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d2e:	603b      	str	r3, [r7, #0]
 8000d30:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d32:	2007      	movs	r0, #7
 8000d34:	f000 fb3c 	bl	80013b0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d38:	bf00      	nop
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	40023800 	.word	0x40023800

08000d44 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a0e      	ldr	r2, [pc, #56]	@ (8000d8c <HAL_TIM_Base_MspInit+0x48>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d115      	bne.n	8000d82 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM11_MspInit 0 */

    /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8000d56:	2300      	movs	r3, #0
 8000d58:	60fb      	str	r3, [r7, #12]
 8000d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000d90 <HAL_TIM_Base_MspInit+0x4c>)
 8000d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d5e:	4a0c      	ldr	r2, [pc, #48]	@ (8000d90 <HAL_TIM_Base_MspInit+0x4c>)
 8000d60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d64:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d66:	4b0a      	ldr	r3, [pc, #40]	@ (8000d90 <HAL_TIM_Base_MspInit+0x4c>)
 8000d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000d6e:	60fb      	str	r3, [r7, #12]
 8000d70:	68fb      	ldr	r3, [r7, #12]
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2100      	movs	r1, #0
 8000d76:	201a      	movs	r0, #26
 8000d78:	f000 fb25 	bl	80013c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000d7c:	201a      	movs	r0, #26
 8000d7e:	f000 fb3e 	bl	80013fe <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM11_MspInit 1 */

  }

}
 8000d82:	bf00      	nop
 8000d84:	3710      	adds	r7, #16
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	40014800 	.word	0x40014800
 8000d90:	40023800 	.word	0x40023800

08000d94 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b08a      	sub	sp, #40	@ 0x28
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d9c:	f107 0314 	add.w	r3, r7, #20
 8000da0:	2200      	movs	r2, #0
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	605a      	str	r2, [r3, #4]
 8000da6:	609a      	str	r2, [r3, #8]
 8000da8:	60da      	str	r2, [r3, #12]
 8000daa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a19      	ldr	r2, [pc, #100]	@ (8000e18 <HAL_UART_MspInit+0x84>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d12b      	bne.n	8000e0e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000db6:	2300      	movs	r3, #0
 8000db8:	613b      	str	r3, [r7, #16]
 8000dba:	4b18      	ldr	r3, [pc, #96]	@ (8000e1c <HAL_UART_MspInit+0x88>)
 8000dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dbe:	4a17      	ldr	r2, [pc, #92]	@ (8000e1c <HAL_UART_MspInit+0x88>)
 8000dc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dc6:	4b15      	ldr	r3, [pc, #84]	@ (8000e1c <HAL_UART_MspInit+0x88>)
 8000dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dce:	613b      	str	r3, [r7, #16]
 8000dd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60fb      	str	r3, [r7, #12]
 8000dd6:	4b11      	ldr	r3, [pc, #68]	@ (8000e1c <HAL_UART_MspInit+0x88>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dda:	4a10      	ldr	r2, [pc, #64]	@ (8000e1c <HAL_UART_MspInit+0x88>)
 8000ddc:	f043 0301 	orr.w	r3, r3, #1
 8000de0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000de2:	4b0e      	ldr	r3, [pc, #56]	@ (8000e1c <HAL_UART_MspInit+0x88>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de6:	f003 0301 	and.w	r3, r3, #1
 8000dea:	60fb      	str	r3, [r7, #12]
 8000dec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000dee:	230c      	movs	r3, #12
 8000df0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df2:	2302      	movs	r3, #2
 8000df4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df6:	2300      	movs	r3, #0
 8000df8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000dfe:	2307      	movs	r3, #7
 8000e00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e02:	f107 0314 	add.w	r3, r7, #20
 8000e06:	4619      	mov	r1, r3
 8000e08:	4805      	ldr	r0, [pc, #20]	@ (8000e20 <HAL_UART_MspInit+0x8c>)
 8000e0a:	f000 fb13 	bl	8001434 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000e0e:	bf00      	nop
 8000e10:	3728      	adds	r7, #40	@ 0x28
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40004400 	.word	0x40004400
 8000e1c:	40023800 	.word	0x40023800
 8000e20:	40020000 	.word	0x40020000

08000e24 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b08a      	sub	sp, #40	@ 0x28
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2c:	f107 0314 	add.w	r3, r7, #20
 8000e30:	2200      	movs	r2, #0
 8000e32:	601a      	str	r2, [r3, #0]
 8000e34:	605a      	str	r2, [r3, #4]
 8000e36:	609a      	str	r2, [r3, #8]
 8000e38:	60da      	str	r2, [r3, #12]
 8000e3a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000e44:	d13a      	bne.n	8000ebc <HAL_PCD_MspInit+0x98>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e46:	2300      	movs	r3, #0
 8000e48:	613b      	str	r3, [r7, #16]
 8000e4a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ec4 <HAL_PCD_MspInit+0xa0>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4e:	4a1d      	ldr	r2, [pc, #116]	@ (8000ec4 <HAL_PCD_MspInit+0xa0>)
 8000e50:	f043 0301 	orr.w	r3, r3, #1
 8000e54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e56:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec4 <HAL_PCD_MspInit+0xa0>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5a:	f003 0301 	and.w	r3, r3, #1
 8000e5e:	613b      	str	r3, [r7, #16]
 8000e60:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000e62:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000e66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e68:	2302      	movs	r3, #2
 8000e6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e70:	2303      	movs	r3, #3
 8000e72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000e74:	230a      	movs	r3, #10
 8000e76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e78:	f107 0314 	add.w	r3, r7, #20
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	4812      	ldr	r0, [pc, #72]	@ (8000ec8 <HAL_PCD_MspInit+0xa4>)
 8000e80:	f000 fad8 	bl	8001434 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000e84:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec4 <HAL_PCD_MspInit+0xa0>)
 8000e86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e88:	4a0e      	ldr	r2, [pc, #56]	@ (8000ec4 <HAL_PCD_MspInit+0xa0>)
 8000e8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e8e:	6353      	str	r3, [r2, #52]	@ 0x34
 8000e90:	2300      	movs	r3, #0
 8000e92:	60fb      	str	r3, [r7, #12]
 8000e94:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec4 <HAL_PCD_MspInit+0xa0>)
 8000e96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e98:	4a0a      	ldr	r2, [pc, #40]	@ (8000ec4 <HAL_PCD_MspInit+0xa0>)
 8000e9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e9e:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ea0:	4b08      	ldr	r3, [pc, #32]	@ (8000ec4 <HAL_PCD_MspInit+0xa0>)
 8000ea2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ea4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ea8:	60fb      	str	r3, [r7, #12]
 8000eaa:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8000eac:	2200      	movs	r2, #0
 8000eae:	2100      	movs	r1, #0
 8000eb0:	2043      	movs	r0, #67	@ 0x43
 8000eb2:	f000 fa88 	bl	80013c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8000eb6:	2043      	movs	r0, #67	@ 0x43
 8000eb8:	f000 faa1 	bl	80013fe <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000ebc:	bf00      	nop
 8000ebe:	3728      	adds	r7, #40	@ 0x28
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	40023800 	.word	0x40023800
 8000ec8:	40020000 	.word	0x40020000

08000ecc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ed0:	bf00      	nop
 8000ed2:	e7fd      	b.n	8000ed0 <NMI_Handler+0x4>

08000ed4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ed8:	bf00      	nop
 8000eda:	e7fd      	b.n	8000ed8 <HardFault_Handler+0x4>

08000edc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ee0:	bf00      	nop
 8000ee2:	e7fd      	b.n	8000ee0 <MemManage_Handler+0x4>

08000ee4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ee8:	bf00      	nop
 8000eea:	e7fd      	b.n	8000ee8 <BusFault_Handler+0x4>

08000eec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ef0:	bf00      	nop
 8000ef2:	e7fd      	b.n	8000ef0 <UsageFault_Handler+0x4>

08000ef4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ef8:	bf00      	nop
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr

08000f02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f02:	b480      	push	{r7}
 8000f04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f06:	bf00      	nop
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f14:	bf00      	nop
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr

08000f1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f22:	f000 f931 	bl	8001188 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
	...

08000f2c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8000f30:	4802      	ldr	r0, [pc, #8]	@ (8000f3c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8000f32:	f001 fb9d 	bl	8002670 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	2000004c 	.word	0x2000004c

08000f40 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000f44:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000f48:	f000 fc2c 	bl	80017a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000f4c:	bf00      	nop
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
	tud_int_handler(0);
 8000f54:	2000      	movs	r0, #0
 8000f56:	f00a f9a5 	bl	800b2a4 <dcd_int_handler>
	return;
 8000f5a:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000f5c:	bd80      	pop	{r7, pc}
	...

08000f60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f64:	4b06      	ldr	r3, [pc, #24]	@ (8000f80 <SystemInit+0x20>)
 8000f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f6a:	4a05      	ldr	r2, [pc, #20]	@ (8000f80 <SystemInit+0x20>)
 8000f6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f74:	bf00      	nop
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	e000ed00 	.word	0xe000ed00

08000f84 <tud_descriptor_device_cb>:
    .iSerialNumber      = 0x03,
    .bNumConfigurations = 0x01
};

// Device Descriptor 콜백
uint8_t const * tud_descriptor_device_cb(void) {
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
    return (uint8_t const *) (g_is_emergency_mode ? &desc_device_emergency : &desc_device_normal);
 8000f88:	4b05      	ldr	r3, [pc, #20]	@ (8000fa0 <tud_descriptor_device_cb+0x1c>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <tud_descriptor_device_cb+0x10>
 8000f90:	4b04      	ldr	r3, [pc, #16]	@ (8000fa4 <tud_descriptor_device_cb+0x20>)
 8000f92:	e000      	b.n	8000f96 <tud_descriptor_device_cb+0x12>
 8000f94:	4b04      	ldr	r3, [pc, #16]	@ (8000fa8 <tud_descriptor_device_cb+0x24>)
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	200005c0 	.word	0x200005c0
 8000fa4:	0800c8bc 	.word	0x0800c8bc
 8000fa8:	0800c8a8 	.word	0x0800c8a8

08000fac <tud_hid_descriptor_report_cb>:
// --------------------------------------------------------------------+
// 2. HID Report Descriptor
// --------------------------------------------------------------------+
uint8_t const desc_hid_report[] = { TUD_HID_REPORT_DESC_KEYBOARD() };

uint8_t const * tud_hid_descriptor_report_cb(uint8_t instance) {
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	71fb      	strb	r3, [r7, #7]
  (void) instance;
  return desc_hid_report;
 8000fb6:	4b03      	ldr	r3, [pc, #12]	@ (8000fc4 <tud_hid_descriptor_report_cb+0x18>)
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	0800c8d0 	.word	0x0800c8d0

08000fc8 <tud_descriptor_configuration_cb>:
    TUD_CDC_DESCRIPTOR(0, 0, EPNUM_CDC_NOTIF, 8, EPNUM_CDC_OUT, EPNUM_CDC_IN, 64)
};


// Configuration Descriptor 콜백
uint8_t const * tud_descriptor_configuration_cb(uint8_t index) {
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
  (void) index;
  // 모드에 따라 다른 배열 반환
  return (g_is_emergency_mode ? desc_configuration_emergency : desc_configuration_normal);
 8000fd2:	4b06      	ldr	r3, [pc, #24]	@ (8000fec <tud_descriptor_configuration_cb+0x24>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <tud_descriptor_configuration_cb+0x16>
 8000fda:	4b05      	ldr	r3, [pc, #20]	@ (8000ff0 <tud_descriptor_configuration_cb+0x28>)
 8000fdc:	e000      	b.n	8000fe0 <tud_descriptor_configuration_cb+0x18>
 8000fde:	4b05      	ldr	r3, [pc, #20]	@ (8000ff4 <tud_descriptor_configuration_cb+0x2c>)
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr
 8000fec:	200005c0 	.word	0x200005c0
 8000ff0:	0800c964 	.word	0x0800c964
 8000ff4:	0800c914 	.word	0x0800c914

08000ff8 <tud_descriptor_string_cb>:

// String Descriptor (간단하게 유지)
uint16_t const desc_string_langid[] = { 4, TUSB_DESC_STRING, 0x0409 };
uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	4603      	mov	r3, r0
 8001000:	460a      	mov	r2, r1
 8001002:	71fb      	strb	r3, [r7, #7]
 8001004:	4613      	mov	r3, r2
 8001006:	80bb      	strh	r3, [r7, #4]
  (void) langid;
  if (index == 0) return desc_string_langid;
 8001008:	79fb      	ldrb	r3, [r7, #7]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d101      	bne.n	8001012 <tud_descriptor_string_cb+0x1a>
 800100e:	4b04      	ldr	r3, [pc, #16]	@ (8001020 <tud_descriptor_string_cb+0x28>)
 8001010:	e000      	b.n	8001014 <tud_descriptor_string_cb+0x1c>
  return NULL;
 8001012:	2300      	movs	r3, #0
}
 8001014:	4618      	mov	r0, r3
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	0800c9b0 	.word	0x0800c9b0

08001024 <tud_vendor_rx_cb>:
 */
#include <usb_class.h>

// Vendor 데이터 수신 콜백
void tud_vendor_rx_cb(uint8_t itf, uint8_t const* buffer, uint32_t bufsize)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b09a      	sub	sp, #104	@ 0x68
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	607a      	str	r2, [r7, #4]
 8001030:	73fb      	strb	r3, [r7, #15]
  return tud_vendor_n_mounted(0);
}

#if CFG_TUD_VENDOR_RX_BUFSIZE > 0
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_available(void) {
  return tud_vendor_n_available(0);
 8001032:	2000      	movs	r0, #0
 8001034:	f005 f9be 	bl	80063b4 <tud_vendor_n_available>
 8001038:	4603      	mov	r3, r0
  (void) itf;    // 사용 안 함
  (void) buffer; // [중요] 매개변수 무시! (믿지 않음)
  (void) bufsize;// [중요] 매개변수 무시! (믿지 않음)

  // 1. TinyUSB 내부에 진짜 쌓여있는 데이터 양을 확인
  uint32_t available = tud_vendor_available();
 800103a:	667b      	str	r3, [r7, #100]	@ 0x64

  // 2. 데이터가 진짜 있다면?
  if ( available > 0 )
 800103c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800103e:	2b00      	cmp	r3, #0
 8001040:	d01f      	beq.n	8001082 <tud_vendor_rx_cb+0x5e>
 8001042:	f107 0310 	add.w	r3, r7, #16
 8001046:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001048:	2340      	movs	r3, #64	@ 0x40
 800104a:	65bb      	str	r3, [r7, #88]	@ 0x58
TU_ATTR_ALWAYS_INLINE static inline bool tud_vendor_peek(uint8_t *ui8) {
  return tud_vendor_n_peek(0, ui8);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_read(void *buffer, uint32_t bufsize) {
  return tud_vendor_n_read(0, buffer, bufsize);
 800104c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800104e:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8001050:	2000      	movs	r0, #0
 8001052:	f005 f9f9 	bl	8006448 <tud_vendor_n_read>
 8001056:	4603      	mov	r3, r0
  {
    uint8_t my_buffer[64]; // 우리가 직접 마련한 그릇

    // 3. 수동으로 읽어오기 (여기서 FIFO를 비웁니다)
    // 읽어온 바이트 수를 리턴받음
    uint32_t count = tud_vendor_read(my_buffer, sizeof(my_buffer));
 8001058:	663b      	str	r3, [r7, #96]	@ 0x60

    // 읽어온 만큼만 처리
    if (count > 0)
 800105a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800105c:	2b00      	cmp	r3, #0
 800105e:	d010      	beq.n	8001082 <tud_vendor_rx_cb+0x5e>
    {
       // [디버깅] LED 토글 (데이터 진짜 읽음!)
       HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001060:	2120      	movs	r1, #32
 8001062:	480a      	ldr	r0, [pc, #40]	@ (800108c <tud_vendor_rx_cb+0x68>)
 8001064:	f000 fb83 	bl	800176e <HAL_GPIO_TogglePin>
 8001068:	f107 0310 	add.w	r3, r7, #16
 800106c:	657b      	str	r3, [r7, #84]	@ 0x54
 800106e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001070:	653b      	str	r3, [r7, #80]	@ 0x50
  return tud_vendor_n_read_xfer(0);
}
#endif

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write(const void *buffer, uint32_t bufsize) {
  return tud_vendor_n_write(0, buffer, bufsize);
 8001072:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001074:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001076:	2000      	movs	r0, #0
 8001078:	f005 fa0a 	bl	8006490 <tud_vendor_n_write>
  return tud_vendor_n_write_str(0, str);
}

#if CFG_TUD_VENDOR_TX_BUFSIZE > 0
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_flush(void) {
  return tud_vendor_n_write_flush(0);
 800107c:	2000      	movs	r0, #0
 800107e:	f005 fa2b 	bl	80064d8 <tud_vendor_n_write_flush>

       // 5. [필수] 즉시 전송 명령 (Flush)
       tud_vendor_write_flush();
    }
  }
}
 8001082:	bf00      	nop
 8001084:	3768      	adds	r7, #104	@ 0x68
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40020000 	.word	0x40020000

08001090 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001090:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010c8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001094:	f7ff ff64 	bl	8000f60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001098:	480c      	ldr	r0, [pc, #48]	@ (80010cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800109a:	490d      	ldr	r1, [pc, #52]	@ (80010d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800109c:	4a0d      	ldr	r2, [pc, #52]	@ (80010d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800109e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010a0:	e002      	b.n	80010a8 <LoopCopyDataInit>

080010a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010a6:	3304      	adds	r3, #4

080010a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010ac:	d3f9      	bcc.n	80010a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010ae:	4a0a      	ldr	r2, [pc, #40]	@ (80010d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010b0:	4c0a      	ldr	r4, [pc, #40]	@ (80010dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80010b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010b4:	e001      	b.n	80010ba <LoopFillZerobss>

080010b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010b8:	3204      	adds	r2, #4

080010ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010bc:	d3fb      	bcc.n	80010b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010be:	f00b fb2f 	bl	800c720 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010c2:	f7ff fae1 	bl	8000688 <main>
  bx  lr    
 80010c6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80010c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80010cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010d0:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 80010d4:	0800ca78 	.word	0x0800ca78
  ldr r2, =_sbss
 80010d8:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 80010dc:	20010f08 	.word	0x20010f08

080010e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010e0:	e7fe      	b.n	80010e0 <ADC_IRQHandler>
	...

080010e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80010e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001124 <HAL_Init+0x40>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001124 <HAL_Init+0x40>)
 80010ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80010f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001124 <HAL_Init+0x40>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001124 <HAL_Init+0x40>)
 80010fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80010fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001100:	4b08      	ldr	r3, [pc, #32]	@ (8001124 <HAL_Init+0x40>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a07      	ldr	r2, [pc, #28]	@ (8001124 <HAL_Init+0x40>)
 8001106:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800110a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800110c:	2003      	movs	r0, #3
 800110e:	f000 f94f 	bl	80013b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001112:	2000      	movs	r0, #0
 8001114:	f000 f808 	bl	8001128 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001118:	f7ff fdec 	bl	8000cf4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800111c:	2300      	movs	r3, #0
}
 800111e:	4618      	mov	r0, r3
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	40023c00 	.word	0x40023c00

08001128 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001130:	4b12      	ldr	r3, [pc, #72]	@ (800117c <HAL_InitTick+0x54>)
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	4b12      	ldr	r3, [pc, #72]	@ (8001180 <HAL_InitTick+0x58>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	4619      	mov	r1, r3
 800113a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800113e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001142:	fbb2 f3f3 	udiv	r3, r2, r3
 8001146:	4618      	mov	r0, r3
 8001148:	f000 f967 	bl	800141a <HAL_SYSTICK_Config>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001152:	2301      	movs	r3, #1
 8001154:	e00e      	b.n	8001174 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2b0f      	cmp	r3, #15
 800115a:	d80a      	bhi.n	8001172 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800115c:	2200      	movs	r2, #0
 800115e:	6879      	ldr	r1, [r7, #4]
 8001160:	f04f 30ff 	mov.w	r0, #4294967295
 8001164:	f000 f92f 	bl	80013c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001168:	4a06      	ldr	r2, [pc, #24]	@ (8001184 <HAL_InitTick+0x5c>)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800116e:	2300      	movs	r3, #0
 8001170:	e000      	b.n	8001174 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
}
 8001174:	4618      	mov	r0, r3
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	20000008 	.word	0x20000008
 8001180:	20000010 	.word	0x20000010
 8001184:	2000000c 	.word	0x2000000c

08001188 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800118c:	4b06      	ldr	r3, [pc, #24]	@ (80011a8 <HAL_IncTick+0x20>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	461a      	mov	r2, r3
 8001192:	4b06      	ldr	r3, [pc, #24]	@ (80011ac <HAL_IncTick+0x24>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4413      	add	r3, r2
 8001198:	4a04      	ldr	r2, [pc, #16]	@ (80011ac <HAL_IncTick+0x24>)
 800119a:	6013      	str	r3, [r2, #0]
}
 800119c:	bf00      	nop
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	20000010 	.word	0x20000010
 80011ac:	200105c4 	.word	0x200105c4

080011b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  return uwTick;
 80011b4:	4b03      	ldr	r3, [pc, #12]	@ (80011c4 <HAL_GetTick+0x14>)
 80011b6:	681b      	ldr	r3, [r3, #0]
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	200105c4 	.word	0x200105c4

080011c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011d0:	f7ff ffee 	bl	80011b0 <HAL_GetTick>
 80011d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011e0:	d005      	beq.n	80011ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011e2:	4b0a      	ldr	r3, [pc, #40]	@ (800120c <HAL_Delay+0x44>)
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	461a      	mov	r2, r3
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	4413      	add	r3, r2
 80011ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80011ee:	bf00      	nop
 80011f0:	f7ff ffde 	bl	80011b0 <HAL_GetTick>
 80011f4:	4602      	mov	r2, r0
 80011f6:	68bb      	ldr	r3, [r7, #8]
 80011f8:	1ad3      	subs	r3, r2, r3
 80011fa:	68fa      	ldr	r2, [r7, #12]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d8f7      	bhi.n	80011f0 <HAL_Delay+0x28>
  {
  }
}
 8001200:	bf00      	nop
 8001202:	bf00      	nop
 8001204:	3710      	adds	r7, #16
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	20000010 	.word	0x20000010

08001210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001210:	b480      	push	{r7}
 8001212:	b085      	sub	sp, #20
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f003 0307 	and.w	r3, r3, #7
 800121e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001220:	4b0c      	ldr	r3, [pc, #48]	@ (8001254 <__NVIC_SetPriorityGrouping+0x44>)
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001226:	68ba      	ldr	r2, [r7, #8]
 8001228:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800122c:	4013      	ands	r3, r2
 800122e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001238:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800123c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001242:	4a04      	ldr	r2, [pc, #16]	@ (8001254 <__NVIC_SetPriorityGrouping+0x44>)
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	60d3      	str	r3, [r2, #12]
}
 8001248:	bf00      	nop
 800124a:	3714      	adds	r7, #20
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr
 8001254:	e000ed00 	.word	0xe000ed00

08001258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800125c:	4b04      	ldr	r3, [pc, #16]	@ (8001270 <__NVIC_GetPriorityGrouping+0x18>)
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	0a1b      	lsrs	r3, r3, #8
 8001262:	f003 0307 	and.w	r3, r3, #7
}
 8001266:	4618      	mov	r0, r3
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	4603      	mov	r3, r0
 800127c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800127e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001282:	2b00      	cmp	r3, #0
 8001284:	db0b      	blt.n	800129e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001286:	79fb      	ldrb	r3, [r7, #7]
 8001288:	f003 021f 	and.w	r2, r3, #31
 800128c:	4907      	ldr	r1, [pc, #28]	@ (80012ac <__NVIC_EnableIRQ+0x38>)
 800128e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001292:	095b      	lsrs	r3, r3, #5
 8001294:	2001      	movs	r0, #1
 8001296:	fa00 f202 	lsl.w	r2, r0, r2
 800129a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800129e:	bf00      	nop
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	e000e100 	.word	0xe000e100

080012b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	6039      	str	r1, [r7, #0]
 80012ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	db0a      	blt.n	80012da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	b2da      	uxtb	r2, r3
 80012c8:	490c      	ldr	r1, [pc, #48]	@ (80012fc <__NVIC_SetPriority+0x4c>)
 80012ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ce:	0112      	lsls	r2, r2, #4
 80012d0:	b2d2      	uxtb	r2, r2
 80012d2:	440b      	add	r3, r1
 80012d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012d8:	e00a      	b.n	80012f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	b2da      	uxtb	r2, r3
 80012de:	4908      	ldr	r1, [pc, #32]	@ (8001300 <__NVIC_SetPriority+0x50>)
 80012e0:	79fb      	ldrb	r3, [r7, #7]
 80012e2:	f003 030f 	and.w	r3, r3, #15
 80012e6:	3b04      	subs	r3, #4
 80012e8:	0112      	lsls	r2, r2, #4
 80012ea:	b2d2      	uxtb	r2, r2
 80012ec:	440b      	add	r3, r1
 80012ee:	761a      	strb	r2, [r3, #24]
}
 80012f0:	bf00      	nop
 80012f2:	370c      	adds	r7, #12
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	e000e100 	.word	0xe000e100
 8001300:	e000ed00 	.word	0xe000ed00

08001304 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001304:	b480      	push	{r7}
 8001306:	b089      	sub	sp, #36	@ 0x24
 8001308:	af00      	add	r7, sp, #0
 800130a:	60f8      	str	r0, [r7, #12]
 800130c:	60b9      	str	r1, [r7, #8]
 800130e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	f003 0307 	and.w	r3, r3, #7
 8001316:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001318:	69fb      	ldr	r3, [r7, #28]
 800131a:	f1c3 0307 	rsb	r3, r3, #7
 800131e:	2b04      	cmp	r3, #4
 8001320:	bf28      	it	cs
 8001322:	2304      	movcs	r3, #4
 8001324:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	3304      	adds	r3, #4
 800132a:	2b06      	cmp	r3, #6
 800132c:	d902      	bls.n	8001334 <NVIC_EncodePriority+0x30>
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	3b03      	subs	r3, #3
 8001332:	e000      	b.n	8001336 <NVIC_EncodePriority+0x32>
 8001334:	2300      	movs	r3, #0
 8001336:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001338:	f04f 32ff 	mov.w	r2, #4294967295
 800133c:	69bb      	ldr	r3, [r7, #24]
 800133e:	fa02 f303 	lsl.w	r3, r2, r3
 8001342:	43da      	mvns	r2, r3
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	401a      	ands	r2, r3
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800134c:	f04f 31ff 	mov.w	r1, #4294967295
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	fa01 f303 	lsl.w	r3, r1, r3
 8001356:	43d9      	mvns	r1, r3
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800135c:	4313      	orrs	r3, r2
         );
}
 800135e:	4618      	mov	r0, r3
 8001360:	3724      	adds	r7, #36	@ 0x24
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
	...

0800136c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	3b01      	subs	r3, #1
 8001378:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800137c:	d301      	bcc.n	8001382 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800137e:	2301      	movs	r3, #1
 8001380:	e00f      	b.n	80013a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001382:	4a0a      	ldr	r2, [pc, #40]	@ (80013ac <SysTick_Config+0x40>)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	3b01      	subs	r3, #1
 8001388:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800138a:	210f      	movs	r1, #15
 800138c:	f04f 30ff 	mov.w	r0, #4294967295
 8001390:	f7ff ff8e 	bl	80012b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001394:	4b05      	ldr	r3, [pc, #20]	@ (80013ac <SysTick_Config+0x40>)
 8001396:	2200      	movs	r2, #0
 8001398:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800139a:	4b04      	ldr	r3, [pc, #16]	@ (80013ac <SysTick_Config+0x40>)
 800139c:	2207      	movs	r2, #7
 800139e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013a0:	2300      	movs	r3, #0
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	e000e010 	.word	0xe000e010

080013b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f7ff ff29 	bl	8001210 <__NVIC_SetPriorityGrouping>
}
 80013be:	bf00      	nop
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}

080013c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013c6:	b580      	push	{r7, lr}
 80013c8:	b086      	sub	sp, #24
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	4603      	mov	r3, r0
 80013ce:	60b9      	str	r1, [r7, #8]
 80013d0:	607a      	str	r2, [r7, #4]
 80013d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013d4:	2300      	movs	r3, #0
 80013d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013d8:	f7ff ff3e 	bl	8001258 <__NVIC_GetPriorityGrouping>
 80013dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013de:	687a      	ldr	r2, [r7, #4]
 80013e0:	68b9      	ldr	r1, [r7, #8]
 80013e2:	6978      	ldr	r0, [r7, #20]
 80013e4:	f7ff ff8e 	bl	8001304 <NVIC_EncodePriority>
 80013e8:	4602      	mov	r2, r0
 80013ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013ee:	4611      	mov	r1, r2
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff ff5d 	bl	80012b0 <__NVIC_SetPriority>
}
 80013f6:	bf00      	nop
 80013f8:	3718      	adds	r7, #24
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}

080013fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	b082      	sub	sp, #8
 8001402:	af00      	add	r7, sp, #0
 8001404:	4603      	mov	r3, r0
 8001406:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff ff31 	bl	8001274 <__NVIC_EnableIRQ>
}
 8001412:	bf00      	nop
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}

0800141a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800141a:	b580      	push	{r7, lr}
 800141c:	b082      	sub	sp, #8
 800141e:	af00      	add	r7, sp, #0
 8001420:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f7ff ffa2 	bl	800136c <SysTick_Config>
 8001428:	4603      	mov	r3, r0
}
 800142a:	4618      	mov	r0, r3
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
	...

08001434 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001434:	b480      	push	{r7}
 8001436:	b089      	sub	sp, #36	@ 0x24
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800143e:	2300      	movs	r3, #0
 8001440:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001442:	2300      	movs	r3, #0
 8001444:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001446:	2300      	movs	r3, #0
 8001448:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800144a:	2300      	movs	r3, #0
 800144c:	61fb      	str	r3, [r7, #28]
 800144e:	e159      	b.n	8001704 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001450:	2201      	movs	r2, #1
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	697a      	ldr	r2, [r7, #20]
 8001460:	4013      	ands	r3, r2
 8001462:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001464:	693a      	ldr	r2, [r7, #16]
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	429a      	cmp	r2, r3
 800146a:	f040 8148 	bne.w	80016fe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	f003 0303 	and.w	r3, r3, #3
 8001476:	2b01      	cmp	r3, #1
 8001478:	d005      	beq.n	8001486 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001482:	2b02      	cmp	r3, #2
 8001484:	d130      	bne.n	80014e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	2203      	movs	r2, #3
 8001492:	fa02 f303 	lsl.w	r3, r2, r3
 8001496:	43db      	mvns	r3, r3
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	4013      	ands	r3, r2
 800149c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	68da      	ldr	r2, [r3, #12]
 80014a2:	69fb      	ldr	r3, [r7, #28]
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	fa02 f303 	lsl.w	r3, r2, r3
 80014aa:	69ba      	ldr	r2, [r7, #24]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	69ba      	ldr	r2, [r7, #24]
 80014b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014bc:	2201      	movs	r2, #1
 80014be:	69fb      	ldr	r3, [r7, #28]
 80014c0:	fa02 f303 	lsl.w	r3, r2, r3
 80014c4:	43db      	mvns	r3, r3
 80014c6:	69ba      	ldr	r2, [r7, #24]
 80014c8:	4013      	ands	r3, r2
 80014ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	091b      	lsrs	r3, r3, #4
 80014d2:	f003 0201 	and.w	r2, r3, #1
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	fa02 f303 	lsl.w	r3, r2, r3
 80014dc:	69ba      	ldr	r2, [r7, #24]
 80014de:	4313      	orrs	r3, r2
 80014e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	69ba      	ldr	r2, [r7, #24]
 80014e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	f003 0303 	and.w	r3, r3, #3
 80014f0:	2b03      	cmp	r3, #3
 80014f2:	d017      	beq.n	8001524 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	68db      	ldr	r3, [r3, #12]
 80014f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	005b      	lsls	r3, r3, #1
 80014fe:	2203      	movs	r2, #3
 8001500:	fa02 f303 	lsl.w	r3, r2, r3
 8001504:	43db      	mvns	r3, r3
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	4013      	ands	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	689a      	ldr	r2, [r3, #8]
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	005b      	lsls	r3, r3, #1
 8001514:	fa02 f303 	lsl.w	r3, r2, r3
 8001518:	69ba      	ldr	r2, [r7, #24]
 800151a:	4313      	orrs	r3, r2
 800151c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	69ba      	ldr	r2, [r7, #24]
 8001522:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f003 0303 	and.w	r3, r3, #3
 800152c:	2b02      	cmp	r3, #2
 800152e:	d123      	bne.n	8001578 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	08da      	lsrs	r2, r3, #3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	3208      	adds	r2, #8
 8001538:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800153c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	f003 0307 	and.w	r3, r3, #7
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	220f      	movs	r2, #15
 8001548:	fa02 f303 	lsl.w	r3, r2, r3
 800154c:	43db      	mvns	r3, r3
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	4013      	ands	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	691a      	ldr	r2, [r3, #16]
 8001558:	69fb      	ldr	r3, [r7, #28]
 800155a:	f003 0307 	and.w	r3, r3, #7
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	fa02 f303 	lsl.w	r3, r2, r3
 8001564:	69ba      	ldr	r2, [r7, #24]
 8001566:	4313      	orrs	r3, r2
 8001568:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	08da      	lsrs	r2, r3, #3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	3208      	adds	r2, #8
 8001572:	69b9      	ldr	r1, [r7, #24]
 8001574:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	2203      	movs	r2, #3
 8001584:	fa02 f303 	lsl.w	r3, r2, r3
 8001588:	43db      	mvns	r3, r3
 800158a:	69ba      	ldr	r2, [r7, #24]
 800158c:	4013      	ands	r3, r2
 800158e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f003 0203 	and.w	r2, r3, #3
 8001598:	69fb      	ldr	r3, [r7, #28]
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	fa02 f303 	lsl.w	r3, r2, r3
 80015a0:	69ba      	ldr	r2, [r7, #24]
 80015a2:	4313      	orrs	r3, r2
 80015a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	f000 80a2 	beq.w	80016fe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	60fb      	str	r3, [r7, #12]
 80015be:	4b57      	ldr	r3, [pc, #348]	@ (800171c <HAL_GPIO_Init+0x2e8>)
 80015c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015c2:	4a56      	ldr	r2, [pc, #344]	@ (800171c <HAL_GPIO_Init+0x2e8>)
 80015c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80015ca:	4b54      	ldr	r3, [pc, #336]	@ (800171c <HAL_GPIO_Init+0x2e8>)
 80015cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015d6:	4a52      	ldr	r2, [pc, #328]	@ (8001720 <HAL_GPIO_Init+0x2ec>)
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	089b      	lsrs	r3, r3, #2
 80015dc:	3302      	adds	r3, #2
 80015de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	f003 0303 	and.w	r3, r3, #3
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	220f      	movs	r2, #15
 80015ee:	fa02 f303 	lsl.w	r3, r2, r3
 80015f2:	43db      	mvns	r3, r3
 80015f4:	69ba      	ldr	r2, [r7, #24]
 80015f6:	4013      	ands	r3, r2
 80015f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4a49      	ldr	r2, [pc, #292]	@ (8001724 <HAL_GPIO_Init+0x2f0>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d019      	beq.n	8001636 <HAL_GPIO_Init+0x202>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a48      	ldr	r2, [pc, #288]	@ (8001728 <HAL_GPIO_Init+0x2f4>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d013      	beq.n	8001632 <HAL_GPIO_Init+0x1fe>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a47      	ldr	r2, [pc, #284]	@ (800172c <HAL_GPIO_Init+0x2f8>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d00d      	beq.n	800162e <HAL_GPIO_Init+0x1fa>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a46      	ldr	r2, [pc, #280]	@ (8001730 <HAL_GPIO_Init+0x2fc>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d007      	beq.n	800162a <HAL_GPIO_Init+0x1f6>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4a45      	ldr	r2, [pc, #276]	@ (8001734 <HAL_GPIO_Init+0x300>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d101      	bne.n	8001626 <HAL_GPIO_Init+0x1f2>
 8001622:	2304      	movs	r3, #4
 8001624:	e008      	b.n	8001638 <HAL_GPIO_Init+0x204>
 8001626:	2307      	movs	r3, #7
 8001628:	e006      	b.n	8001638 <HAL_GPIO_Init+0x204>
 800162a:	2303      	movs	r3, #3
 800162c:	e004      	b.n	8001638 <HAL_GPIO_Init+0x204>
 800162e:	2302      	movs	r3, #2
 8001630:	e002      	b.n	8001638 <HAL_GPIO_Init+0x204>
 8001632:	2301      	movs	r3, #1
 8001634:	e000      	b.n	8001638 <HAL_GPIO_Init+0x204>
 8001636:	2300      	movs	r3, #0
 8001638:	69fa      	ldr	r2, [r7, #28]
 800163a:	f002 0203 	and.w	r2, r2, #3
 800163e:	0092      	lsls	r2, r2, #2
 8001640:	4093      	lsls	r3, r2
 8001642:	69ba      	ldr	r2, [r7, #24]
 8001644:	4313      	orrs	r3, r2
 8001646:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001648:	4935      	ldr	r1, [pc, #212]	@ (8001720 <HAL_GPIO_Init+0x2ec>)
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	089b      	lsrs	r3, r3, #2
 800164e:	3302      	adds	r3, #2
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001656:	4b38      	ldr	r3, [pc, #224]	@ (8001738 <HAL_GPIO_Init+0x304>)
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	43db      	mvns	r3, r3
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	4013      	ands	r3, r2
 8001664:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d003      	beq.n	800167a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001672:	69ba      	ldr	r2, [r7, #24]
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	4313      	orrs	r3, r2
 8001678:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800167a:	4a2f      	ldr	r2, [pc, #188]	@ (8001738 <HAL_GPIO_Init+0x304>)
 800167c:	69bb      	ldr	r3, [r7, #24]
 800167e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001680:	4b2d      	ldr	r3, [pc, #180]	@ (8001738 <HAL_GPIO_Init+0x304>)
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	43db      	mvns	r3, r3
 800168a:	69ba      	ldr	r2, [r7, #24]
 800168c:	4013      	ands	r3, r2
 800168e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d003      	beq.n	80016a4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016a4:	4a24      	ldr	r2, [pc, #144]	@ (8001738 <HAL_GPIO_Init+0x304>)
 80016a6:	69bb      	ldr	r3, [r7, #24]
 80016a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80016aa:	4b23      	ldr	r3, [pc, #140]	@ (8001738 <HAL_GPIO_Init+0x304>)
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016b0:	693b      	ldr	r3, [r7, #16]
 80016b2:	43db      	mvns	r3, r3
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	4013      	ands	r3, r2
 80016b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d003      	beq.n	80016ce <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80016c6:	69ba      	ldr	r2, [r7, #24]
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80016ce:	4a1a      	ldr	r2, [pc, #104]	@ (8001738 <HAL_GPIO_Init+0x304>)
 80016d0:	69bb      	ldr	r3, [r7, #24]
 80016d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016d4:	4b18      	ldr	r3, [pc, #96]	@ (8001738 <HAL_GPIO_Init+0x304>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	43db      	mvns	r3, r3
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	4013      	ands	r3, r2
 80016e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d003      	beq.n	80016f8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80016f8:	4a0f      	ldr	r2, [pc, #60]	@ (8001738 <HAL_GPIO_Init+0x304>)
 80016fa:	69bb      	ldr	r3, [r7, #24]
 80016fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	3301      	adds	r3, #1
 8001702:	61fb      	str	r3, [r7, #28]
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	2b0f      	cmp	r3, #15
 8001708:	f67f aea2 	bls.w	8001450 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800170c:	bf00      	nop
 800170e:	bf00      	nop
 8001710:	3724      	adds	r7, #36	@ 0x24
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	40023800 	.word	0x40023800
 8001720:	40013800 	.word	0x40013800
 8001724:	40020000 	.word	0x40020000
 8001728:	40020400 	.word	0x40020400
 800172c:	40020800 	.word	0x40020800
 8001730:	40020c00 	.word	0x40020c00
 8001734:	40021000 	.word	0x40021000
 8001738:	40013c00 	.word	0x40013c00

0800173c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	460b      	mov	r3, r1
 8001746:	807b      	strh	r3, [r7, #2]
 8001748:	4613      	mov	r3, r2
 800174a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800174c:	787b      	ldrb	r3, [r7, #1]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d003      	beq.n	800175a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001752:	887a      	ldrh	r2, [r7, #2]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001758:	e003      	b.n	8001762 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800175a:	887b      	ldrh	r3, [r7, #2]
 800175c:	041a      	lsls	r2, r3, #16
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	619a      	str	r2, [r3, #24]
}
 8001762:	bf00      	nop
 8001764:	370c      	adds	r7, #12
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr

0800176e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800176e:	b480      	push	{r7}
 8001770:	b085      	sub	sp, #20
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
 8001776:	460b      	mov	r3, r1
 8001778:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	695b      	ldr	r3, [r3, #20]
 800177e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001780:	887a      	ldrh	r2, [r7, #2]
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	4013      	ands	r3, r2
 8001786:	041a      	lsls	r2, r3, #16
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	43d9      	mvns	r1, r3
 800178c:	887b      	ldrh	r3, [r7, #2]
 800178e:	400b      	ands	r3, r1
 8001790:	431a      	orrs	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	619a      	str	r2, [r3, #24]
}
 8001796:	bf00      	nop
 8001798:	3714      	adds	r7, #20
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
	...

080017a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	4603      	mov	r3, r0
 80017ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80017ae:	4b08      	ldr	r3, [pc, #32]	@ (80017d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80017b0:	695a      	ldr	r2, [r3, #20]
 80017b2:	88fb      	ldrh	r3, [r7, #6]
 80017b4:	4013      	ands	r3, r2
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d006      	beq.n	80017c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80017ba:	4a05      	ldr	r2, [pc, #20]	@ (80017d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80017bc:	88fb      	ldrh	r3, [r7, #6]
 80017be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80017c0:	88fb      	ldrh	r3, [r7, #6]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7fe fed4 	bl	8000570 <HAL_GPIO_EXTI_Callback>
  }
}
 80017c8:	bf00      	nop
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40013c00 	.word	0x40013c00

080017d4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b086      	sub	sp, #24
 80017d8:	af02      	add	r7, sp, #8
 80017da:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d101      	bne.n	80017e6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e101      	b.n	80019ea <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d106      	bne.n	8001806 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2200      	movs	r2, #0
 80017fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f7ff fb0f 	bl	8000e24 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2203      	movs	r2, #3
 800180a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001814:	d102      	bne.n	800181c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4618      	mov	r0, r3
 8001822:	f001 fe0d 	bl	8003440 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6818      	ldr	r0, [r3, #0]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	7c1a      	ldrb	r2, [r3, #16]
 800182e:	f88d 2000 	strb.w	r2, [sp]
 8001832:	3304      	adds	r3, #4
 8001834:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001836:	f001 fd9f 	bl	8003378 <USB_CoreInit>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d005      	beq.n	800184c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2202      	movs	r2, #2
 8001844:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001848:	2301      	movs	r3, #1
 800184a:	e0ce      	b.n	80019ea <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2100      	movs	r1, #0
 8001852:	4618      	mov	r0, r3
 8001854:	f001 fe05 	bl	8003462 <USB_SetCurrentMode>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d005      	beq.n	800186a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2202      	movs	r2, #2
 8001862:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e0bf      	b.n	80019ea <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800186a:	2300      	movs	r3, #0
 800186c:	73fb      	strb	r3, [r7, #15]
 800186e:	e04a      	b.n	8001906 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001870:	7bfa      	ldrb	r2, [r7, #15]
 8001872:	6879      	ldr	r1, [r7, #4]
 8001874:	4613      	mov	r3, r2
 8001876:	00db      	lsls	r3, r3, #3
 8001878:	4413      	add	r3, r2
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	440b      	add	r3, r1
 800187e:	3315      	adds	r3, #21
 8001880:	2201      	movs	r2, #1
 8001882:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001884:	7bfa      	ldrb	r2, [r7, #15]
 8001886:	6879      	ldr	r1, [r7, #4]
 8001888:	4613      	mov	r3, r2
 800188a:	00db      	lsls	r3, r3, #3
 800188c:	4413      	add	r3, r2
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	440b      	add	r3, r1
 8001892:	3314      	adds	r3, #20
 8001894:	7bfa      	ldrb	r2, [r7, #15]
 8001896:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001898:	7bfa      	ldrb	r2, [r7, #15]
 800189a:	7bfb      	ldrb	r3, [r7, #15]
 800189c:	b298      	uxth	r0, r3
 800189e:	6879      	ldr	r1, [r7, #4]
 80018a0:	4613      	mov	r3, r2
 80018a2:	00db      	lsls	r3, r3, #3
 80018a4:	4413      	add	r3, r2
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	440b      	add	r3, r1
 80018aa:	332e      	adds	r3, #46	@ 0x2e
 80018ac:	4602      	mov	r2, r0
 80018ae:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80018b0:	7bfa      	ldrb	r2, [r7, #15]
 80018b2:	6879      	ldr	r1, [r7, #4]
 80018b4:	4613      	mov	r3, r2
 80018b6:	00db      	lsls	r3, r3, #3
 80018b8:	4413      	add	r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	440b      	add	r3, r1
 80018be:	3318      	adds	r3, #24
 80018c0:	2200      	movs	r2, #0
 80018c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80018c4:	7bfa      	ldrb	r2, [r7, #15]
 80018c6:	6879      	ldr	r1, [r7, #4]
 80018c8:	4613      	mov	r3, r2
 80018ca:	00db      	lsls	r3, r3, #3
 80018cc:	4413      	add	r3, r2
 80018ce:	009b      	lsls	r3, r3, #2
 80018d0:	440b      	add	r3, r1
 80018d2:	331c      	adds	r3, #28
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80018d8:	7bfa      	ldrb	r2, [r7, #15]
 80018da:	6879      	ldr	r1, [r7, #4]
 80018dc:	4613      	mov	r3, r2
 80018de:	00db      	lsls	r3, r3, #3
 80018e0:	4413      	add	r3, r2
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	440b      	add	r3, r1
 80018e6:	3320      	adds	r3, #32
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80018ec:	7bfa      	ldrb	r2, [r7, #15]
 80018ee:	6879      	ldr	r1, [r7, #4]
 80018f0:	4613      	mov	r3, r2
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	4413      	add	r3, r2
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	440b      	add	r3, r1
 80018fa:	3324      	adds	r3, #36	@ 0x24
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001900:	7bfb      	ldrb	r3, [r7, #15]
 8001902:	3301      	adds	r3, #1
 8001904:	73fb      	strb	r3, [r7, #15]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	791b      	ldrb	r3, [r3, #4]
 800190a:	7bfa      	ldrb	r2, [r7, #15]
 800190c:	429a      	cmp	r2, r3
 800190e:	d3af      	bcc.n	8001870 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001910:	2300      	movs	r3, #0
 8001912:	73fb      	strb	r3, [r7, #15]
 8001914:	e044      	b.n	80019a0 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001916:	7bfa      	ldrb	r2, [r7, #15]
 8001918:	6879      	ldr	r1, [r7, #4]
 800191a:	4613      	mov	r3, r2
 800191c:	00db      	lsls	r3, r3, #3
 800191e:	4413      	add	r3, r2
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	440b      	add	r3, r1
 8001924:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001928:	2200      	movs	r2, #0
 800192a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800192c:	7bfa      	ldrb	r2, [r7, #15]
 800192e:	6879      	ldr	r1, [r7, #4]
 8001930:	4613      	mov	r3, r2
 8001932:	00db      	lsls	r3, r3, #3
 8001934:	4413      	add	r3, r2
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	440b      	add	r3, r1
 800193a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800193e:	7bfa      	ldrb	r2, [r7, #15]
 8001940:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001942:	7bfa      	ldrb	r2, [r7, #15]
 8001944:	6879      	ldr	r1, [r7, #4]
 8001946:	4613      	mov	r3, r2
 8001948:	00db      	lsls	r3, r3, #3
 800194a:	4413      	add	r3, r2
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	440b      	add	r3, r1
 8001950:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001954:	2200      	movs	r2, #0
 8001956:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001958:	7bfa      	ldrb	r2, [r7, #15]
 800195a:	6879      	ldr	r1, [r7, #4]
 800195c:	4613      	mov	r3, r2
 800195e:	00db      	lsls	r3, r3, #3
 8001960:	4413      	add	r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	440b      	add	r3, r1
 8001966:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800196a:	2200      	movs	r2, #0
 800196c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800196e:	7bfa      	ldrb	r2, [r7, #15]
 8001970:	6879      	ldr	r1, [r7, #4]
 8001972:	4613      	mov	r3, r2
 8001974:	00db      	lsls	r3, r3, #3
 8001976:	4413      	add	r3, r2
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	440b      	add	r3, r1
 800197c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001984:	7bfa      	ldrb	r2, [r7, #15]
 8001986:	6879      	ldr	r1, [r7, #4]
 8001988:	4613      	mov	r3, r2
 800198a:	00db      	lsls	r3, r3, #3
 800198c:	4413      	add	r3, r2
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	440b      	add	r3, r1
 8001992:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001996:	2200      	movs	r2, #0
 8001998:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800199a:	7bfb      	ldrb	r3, [r7, #15]
 800199c:	3301      	adds	r3, #1
 800199e:	73fb      	strb	r3, [r7, #15]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	791b      	ldrb	r3, [r3, #4]
 80019a4:	7bfa      	ldrb	r2, [r7, #15]
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d3b5      	bcc.n	8001916 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6818      	ldr	r0, [r3, #0]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	7c1a      	ldrb	r2, [r3, #16]
 80019b2:	f88d 2000 	strb.w	r2, [sp]
 80019b6:	3304      	adds	r3, #4
 80019b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019ba:	f001 fd9f 	bl	80034fc <USB_DevInit>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d005      	beq.n	80019d0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2202      	movs	r2, #2
 80019c8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e00c      	b.n	80019ea <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2200      	movs	r2, #0
 80019d4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2201      	movs	r2, #1
 80019da:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f001 ff67 	bl	80038b6 <USB_DevDisconnect>

  return HAL_OK;
 80019e8:	2300      	movs	r3, #0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3710      	adds	r7, #16
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
	...

080019f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d101      	bne.n	8001a06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e267      	b.n	8001ed6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d075      	beq.n	8001afe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001a12:	4b88      	ldr	r3, [pc, #544]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	f003 030c 	and.w	r3, r3, #12
 8001a1a:	2b04      	cmp	r3, #4
 8001a1c:	d00c      	beq.n	8001a38 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a1e:	4b85      	ldr	r3, [pc, #532]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001a26:	2b08      	cmp	r3, #8
 8001a28:	d112      	bne.n	8001a50 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a2a:	4b82      	ldr	r3, [pc, #520]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a36:	d10b      	bne.n	8001a50 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a38:	4b7e      	ldr	r3, [pc, #504]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d05b      	beq.n	8001afc <HAL_RCC_OscConfig+0x108>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d157      	bne.n	8001afc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e242      	b.n	8001ed6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a58:	d106      	bne.n	8001a68 <HAL_RCC_OscConfig+0x74>
 8001a5a:	4b76      	ldr	r3, [pc, #472]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a75      	ldr	r2, [pc, #468]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001a60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a64:	6013      	str	r3, [r2, #0]
 8001a66:	e01d      	b.n	8001aa4 <HAL_RCC_OscConfig+0xb0>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a70:	d10c      	bne.n	8001a8c <HAL_RCC_OscConfig+0x98>
 8001a72:	4b70      	ldr	r3, [pc, #448]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a6f      	ldr	r2, [pc, #444]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001a78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a7c:	6013      	str	r3, [r2, #0]
 8001a7e:	4b6d      	ldr	r3, [pc, #436]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a6c      	ldr	r2, [pc, #432]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001a84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a88:	6013      	str	r3, [r2, #0]
 8001a8a:	e00b      	b.n	8001aa4 <HAL_RCC_OscConfig+0xb0>
 8001a8c:	4b69      	ldr	r3, [pc, #420]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a68      	ldr	r2, [pc, #416]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001a92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a96:	6013      	str	r3, [r2, #0]
 8001a98:	4b66      	ldr	r3, [pc, #408]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a65      	ldr	r2, [pc, #404]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001a9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001aa2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d013      	beq.n	8001ad4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aac:	f7ff fb80 	bl	80011b0 <HAL_GetTick>
 8001ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ab2:	e008      	b.n	8001ac6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ab4:	f7ff fb7c 	bl	80011b0 <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	2b64      	cmp	r3, #100	@ 0x64
 8001ac0:	d901      	bls.n	8001ac6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e207      	b.n	8001ed6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ac6:	4b5b      	ldr	r3, [pc, #364]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d0f0      	beq.n	8001ab4 <HAL_RCC_OscConfig+0xc0>
 8001ad2:	e014      	b.n	8001afe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad4:	f7ff fb6c 	bl	80011b0 <HAL_GetTick>
 8001ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ada:	e008      	b.n	8001aee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001adc:	f7ff fb68 	bl	80011b0 <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b64      	cmp	r3, #100	@ 0x64
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e1f3      	b.n	8001ed6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aee:	4b51      	ldr	r3, [pc, #324]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d1f0      	bne.n	8001adc <HAL_RCC_OscConfig+0xe8>
 8001afa:	e000      	b.n	8001afe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001afc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0302 	and.w	r3, r3, #2
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d063      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001b0a:	4b4a      	ldr	r3, [pc, #296]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	f003 030c 	and.w	r3, r3, #12
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d00b      	beq.n	8001b2e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b16:	4b47      	ldr	r3, [pc, #284]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001b1e:	2b08      	cmp	r3, #8
 8001b20:	d11c      	bne.n	8001b5c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b22:	4b44      	ldr	r3, [pc, #272]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d116      	bne.n	8001b5c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b2e:	4b41      	ldr	r3, [pc, #260]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 0302 	and.w	r3, r3, #2
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d005      	beq.n	8001b46 <HAL_RCC_OscConfig+0x152>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d001      	beq.n	8001b46 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	e1c7      	b.n	8001ed6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b46:	4b3b      	ldr	r3, [pc, #236]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	691b      	ldr	r3, [r3, #16]
 8001b52:	00db      	lsls	r3, r3, #3
 8001b54:	4937      	ldr	r1, [pc, #220]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001b56:	4313      	orrs	r3, r2
 8001b58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b5a:	e03a      	b.n	8001bd2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d020      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b64:	4b34      	ldr	r3, [pc, #208]	@ (8001c38 <HAL_RCC_OscConfig+0x244>)
 8001b66:	2201      	movs	r2, #1
 8001b68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b6a:	f7ff fb21 	bl	80011b0 <HAL_GetTick>
 8001b6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b70:	e008      	b.n	8001b84 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b72:	f7ff fb1d 	bl	80011b0 <HAL_GetTick>
 8001b76:	4602      	mov	r2, r0
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d901      	bls.n	8001b84 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e1a8      	b.n	8001ed6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b84:	4b2b      	ldr	r3, [pc, #172]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 0302 	and.w	r3, r3, #2
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d0f0      	beq.n	8001b72 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b90:	4b28      	ldr	r3, [pc, #160]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	691b      	ldr	r3, [r3, #16]
 8001b9c:	00db      	lsls	r3, r3, #3
 8001b9e:	4925      	ldr	r1, [pc, #148]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	600b      	str	r3, [r1, #0]
 8001ba4:	e015      	b.n	8001bd2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ba6:	4b24      	ldr	r3, [pc, #144]	@ (8001c38 <HAL_RCC_OscConfig+0x244>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bac:	f7ff fb00 	bl	80011b0 <HAL_GetTick>
 8001bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bb2:	e008      	b.n	8001bc6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bb4:	f7ff fafc 	bl	80011b0 <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d901      	bls.n	8001bc6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e187      	b.n	8001ed6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bc6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0302 	and.w	r3, r3, #2
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d1f0      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0308 	and.w	r3, r3, #8
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d036      	beq.n	8001c4c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	695b      	ldr	r3, [r3, #20]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d016      	beq.n	8001c14 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001be6:	4b15      	ldr	r3, [pc, #84]	@ (8001c3c <HAL_RCC_OscConfig+0x248>)
 8001be8:	2201      	movs	r2, #1
 8001bea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bec:	f7ff fae0 	bl	80011b0 <HAL_GetTick>
 8001bf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bf4:	f7ff fadc 	bl	80011b0 <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e167      	b.n	8001ed6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c06:	4b0b      	ldr	r3, [pc, #44]	@ (8001c34 <HAL_RCC_OscConfig+0x240>)
 8001c08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c0a:	f003 0302 	and.w	r3, r3, #2
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d0f0      	beq.n	8001bf4 <HAL_RCC_OscConfig+0x200>
 8001c12:	e01b      	b.n	8001c4c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c14:	4b09      	ldr	r3, [pc, #36]	@ (8001c3c <HAL_RCC_OscConfig+0x248>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c1a:	f7ff fac9 	bl	80011b0 <HAL_GetTick>
 8001c1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c20:	e00e      	b.n	8001c40 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c22:	f7ff fac5 	bl	80011b0 <HAL_GetTick>
 8001c26:	4602      	mov	r2, r0
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	2b02      	cmp	r3, #2
 8001c2e:	d907      	bls.n	8001c40 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001c30:	2303      	movs	r3, #3
 8001c32:	e150      	b.n	8001ed6 <HAL_RCC_OscConfig+0x4e2>
 8001c34:	40023800 	.word	0x40023800
 8001c38:	42470000 	.word	0x42470000
 8001c3c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c40:	4b88      	ldr	r3, [pc, #544]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001c42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c44:	f003 0302 	and.w	r3, r3, #2
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d1ea      	bne.n	8001c22 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0304 	and.w	r3, r3, #4
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	f000 8097 	beq.w	8001d88 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c5e:	4b81      	ldr	r3, [pc, #516]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d10f      	bne.n	8001c8a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	60bb      	str	r3, [r7, #8]
 8001c6e:	4b7d      	ldr	r3, [pc, #500]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c72:	4a7c      	ldr	r2, [pc, #496]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001c74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c78:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c7a:	4b7a      	ldr	r3, [pc, #488]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c82:	60bb      	str	r3, [r7, #8]
 8001c84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c86:	2301      	movs	r3, #1
 8001c88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c8a:	4b77      	ldr	r3, [pc, #476]	@ (8001e68 <HAL_RCC_OscConfig+0x474>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d118      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c96:	4b74      	ldr	r3, [pc, #464]	@ (8001e68 <HAL_RCC_OscConfig+0x474>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a73      	ldr	r2, [pc, #460]	@ (8001e68 <HAL_RCC_OscConfig+0x474>)
 8001c9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ca0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ca2:	f7ff fa85 	bl	80011b0 <HAL_GetTick>
 8001ca6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ca8:	e008      	b.n	8001cbc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001caa:	f7ff fa81 	bl	80011b0 <HAL_GetTick>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d901      	bls.n	8001cbc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	e10c      	b.n	8001ed6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cbc:	4b6a      	ldr	r3, [pc, #424]	@ (8001e68 <HAL_RCC_OscConfig+0x474>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d0f0      	beq.n	8001caa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d106      	bne.n	8001cde <HAL_RCC_OscConfig+0x2ea>
 8001cd0:	4b64      	ldr	r3, [pc, #400]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001cd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cd4:	4a63      	ldr	r2, [pc, #396]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001cd6:	f043 0301 	orr.w	r3, r3, #1
 8001cda:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cdc:	e01c      	b.n	8001d18 <HAL_RCC_OscConfig+0x324>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	2b05      	cmp	r3, #5
 8001ce4:	d10c      	bne.n	8001d00 <HAL_RCC_OscConfig+0x30c>
 8001ce6:	4b5f      	ldr	r3, [pc, #380]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001ce8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cea:	4a5e      	ldr	r2, [pc, #376]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001cec:	f043 0304 	orr.w	r3, r3, #4
 8001cf0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cf2:	4b5c      	ldr	r3, [pc, #368]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cf6:	4a5b      	ldr	r2, [pc, #364]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001cf8:	f043 0301 	orr.w	r3, r3, #1
 8001cfc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cfe:	e00b      	b.n	8001d18 <HAL_RCC_OscConfig+0x324>
 8001d00:	4b58      	ldr	r3, [pc, #352]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001d02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d04:	4a57      	ldr	r2, [pc, #348]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001d06:	f023 0301 	bic.w	r3, r3, #1
 8001d0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d0c:	4b55      	ldr	r3, [pc, #340]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001d0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d10:	4a54      	ldr	r2, [pc, #336]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001d12:	f023 0304 	bic.w	r3, r3, #4
 8001d16:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d015      	beq.n	8001d4c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d20:	f7ff fa46 	bl	80011b0 <HAL_GetTick>
 8001d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d26:	e00a      	b.n	8001d3e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d28:	f7ff fa42 	bl	80011b0 <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e0cb      	b.n	8001ed6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d3e:	4b49      	ldr	r3, [pc, #292]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001d40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d0ee      	beq.n	8001d28 <HAL_RCC_OscConfig+0x334>
 8001d4a:	e014      	b.n	8001d76 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d4c:	f7ff fa30 	bl	80011b0 <HAL_GetTick>
 8001d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d52:	e00a      	b.n	8001d6a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d54:	f7ff fa2c 	bl	80011b0 <HAL_GetTick>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d901      	bls.n	8001d6a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001d66:	2303      	movs	r3, #3
 8001d68:	e0b5      	b.n	8001ed6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d6a:	4b3e      	ldr	r3, [pc, #248]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001d6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d1ee      	bne.n	8001d54 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d76:	7dfb      	ldrb	r3, [r7, #23]
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d105      	bne.n	8001d88 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d7c:	4b39      	ldr	r3, [pc, #228]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d80:	4a38      	ldr	r2, [pc, #224]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001d82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d86:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	699b      	ldr	r3, [r3, #24]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	f000 80a1 	beq.w	8001ed4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d92:	4b34      	ldr	r3, [pc, #208]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f003 030c 	and.w	r3, r3, #12
 8001d9a:	2b08      	cmp	r3, #8
 8001d9c:	d05c      	beq.n	8001e58 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	699b      	ldr	r3, [r3, #24]
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d141      	bne.n	8001e2a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001da6:	4b31      	ldr	r3, [pc, #196]	@ (8001e6c <HAL_RCC_OscConfig+0x478>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dac:	f7ff fa00 	bl	80011b0 <HAL_GetTick>
 8001db0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001db2:	e008      	b.n	8001dc6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001db4:	f7ff f9fc 	bl	80011b0 <HAL_GetTick>
 8001db8:	4602      	mov	r2, r0
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d901      	bls.n	8001dc6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e087      	b.n	8001ed6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dc6:	4b27      	ldr	r3, [pc, #156]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d1f0      	bne.n	8001db4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	69da      	ldr	r2, [r3, #28]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6a1b      	ldr	r3, [r3, #32]
 8001dda:	431a      	orrs	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de0:	019b      	lsls	r3, r3, #6
 8001de2:	431a      	orrs	r2, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001de8:	085b      	lsrs	r3, r3, #1
 8001dea:	3b01      	subs	r3, #1
 8001dec:	041b      	lsls	r3, r3, #16
 8001dee:	431a      	orrs	r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001df4:	061b      	lsls	r3, r3, #24
 8001df6:	491b      	ldr	r1, [pc, #108]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dfc:	4b1b      	ldr	r3, [pc, #108]	@ (8001e6c <HAL_RCC_OscConfig+0x478>)
 8001dfe:	2201      	movs	r2, #1
 8001e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e02:	f7ff f9d5 	bl	80011b0 <HAL_GetTick>
 8001e06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e08:	e008      	b.n	8001e1c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e0a:	f7ff f9d1 	bl	80011b0 <HAL_GetTick>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d901      	bls.n	8001e1c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	e05c      	b.n	8001ed6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e1c:	4b11      	ldr	r3, [pc, #68]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d0f0      	beq.n	8001e0a <HAL_RCC_OscConfig+0x416>
 8001e28:	e054      	b.n	8001ed4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e2a:	4b10      	ldr	r3, [pc, #64]	@ (8001e6c <HAL_RCC_OscConfig+0x478>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e30:	f7ff f9be 	bl	80011b0 <HAL_GetTick>
 8001e34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e36:	e008      	b.n	8001e4a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e38:	f7ff f9ba 	bl	80011b0 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e045      	b.n	8001ed6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e4a:	4b06      	ldr	r3, [pc, #24]	@ (8001e64 <HAL_RCC_OscConfig+0x470>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d1f0      	bne.n	8001e38 <HAL_RCC_OscConfig+0x444>
 8001e56:	e03d      	b.n	8001ed4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	699b      	ldr	r3, [r3, #24]
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d107      	bne.n	8001e70 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	e038      	b.n	8001ed6 <HAL_RCC_OscConfig+0x4e2>
 8001e64:	40023800 	.word	0x40023800
 8001e68:	40007000 	.word	0x40007000
 8001e6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e70:	4b1b      	ldr	r3, [pc, #108]	@ (8001ee0 <HAL_RCC_OscConfig+0x4ec>)
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	699b      	ldr	r3, [r3, #24]
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d028      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d121      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d11a      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001ea6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d111      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eb6:	085b      	lsrs	r3, r3, #1
 8001eb8:	3b01      	subs	r3, #1
 8001eba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d107      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d001      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e000      	b.n	8001ed6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001ed4:	2300      	movs	r3, #0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3718      	adds	r7, #24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40023800 	.word	0x40023800

08001ee4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d101      	bne.n	8001ef8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e0cc      	b.n	8002092 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ef8:	4b68      	ldr	r3, [pc, #416]	@ (800209c <HAL_RCC_ClockConfig+0x1b8>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 0307 	and.w	r3, r3, #7
 8001f00:	683a      	ldr	r2, [r7, #0]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d90c      	bls.n	8001f20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f06:	4b65      	ldr	r3, [pc, #404]	@ (800209c <HAL_RCC_ClockConfig+0x1b8>)
 8001f08:	683a      	ldr	r2, [r7, #0]
 8001f0a:	b2d2      	uxtb	r2, r2
 8001f0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f0e:	4b63      	ldr	r3, [pc, #396]	@ (800209c <HAL_RCC_ClockConfig+0x1b8>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 0307 	and.w	r3, r3, #7
 8001f16:	683a      	ldr	r2, [r7, #0]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d001      	beq.n	8001f20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e0b8      	b.n	8002092 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f003 0302 	and.w	r3, r3, #2
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d020      	beq.n	8001f6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0304 	and.w	r3, r3, #4
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d005      	beq.n	8001f44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f38:	4b59      	ldr	r3, [pc, #356]	@ (80020a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	4a58      	ldr	r2, [pc, #352]	@ (80020a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f3e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001f42:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 0308 	and.w	r3, r3, #8
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d005      	beq.n	8001f5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f50:	4b53      	ldr	r3, [pc, #332]	@ (80020a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	4a52      	ldr	r2, [pc, #328]	@ (80020a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f56:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001f5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f5c:	4b50      	ldr	r3, [pc, #320]	@ (80020a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	494d      	ldr	r1, [pc, #308]	@ (80020a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d044      	beq.n	8002004 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d107      	bne.n	8001f92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f82:	4b47      	ldr	r3, [pc, #284]	@ (80020a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d119      	bne.n	8001fc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e07f      	b.n	8002092 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	2b02      	cmp	r3, #2
 8001f98:	d003      	beq.n	8001fa2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f9e:	2b03      	cmp	r3, #3
 8001fa0:	d107      	bne.n	8001fb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fa2:	4b3f      	ldr	r3, [pc, #252]	@ (80020a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d109      	bne.n	8001fc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e06f      	b.n	8002092 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fb2:	4b3b      	ldr	r3, [pc, #236]	@ (80020a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d101      	bne.n	8001fc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e067      	b.n	8002092 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fc2:	4b37      	ldr	r3, [pc, #220]	@ (80020a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f023 0203 	bic.w	r2, r3, #3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	4934      	ldr	r1, [pc, #208]	@ (80020a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fd4:	f7ff f8ec 	bl	80011b0 <HAL_GetTick>
 8001fd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fda:	e00a      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fdc:	f7ff f8e8 	bl	80011b0 <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e04f      	b.n	8002092 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ff2:	4b2b      	ldr	r3, [pc, #172]	@ (80020a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	f003 020c 	and.w	r2, r3, #12
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	429a      	cmp	r2, r3
 8002002:	d1eb      	bne.n	8001fdc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002004:	4b25      	ldr	r3, [pc, #148]	@ (800209c <HAL_RCC_ClockConfig+0x1b8>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f003 0307 	and.w	r3, r3, #7
 800200c:	683a      	ldr	r2, [r7, #0]
 800200e:	429a      	cmp	r2, r3
 8002010:	d20c      	bcs.n	800202c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002012:	4b22      	ldr	r3, [pc, #136]	@ (800209c <HAL_RCC_ClockConfig+0x1b8>)
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	b2d2      	uxtb	r2, r2
 8002018:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800201a:	4b20      	ldr	r3, [pc, #128]	@ (800209c <HAL_RCC_ClockConfig+0x1b8>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0307 	and.w	r3, r3, #7
 8002022:	683a      	ldr	r2, [r7, #0]
 8002024:	429a      	cmp	r2, r3
 8002026:	d001      	beq.n	800202c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e032      	b.n	8002092 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 0304 	and.w	r3, r3, #4
 8002034:	2b00      	cmp	r3, #0
 8002036:	d008      	beq.n	800204a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002038:	4b19      	ldr	r3, [pc, #100]	@ (80020a0 <HAL_RCC_ClockConfig+0x1bc>)
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	4916      	ldr	r1, [pc, #88]	@ (80020a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002046:	4313      	orrs	r3, r2
 8002048:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 0308 	and.w	r3, r3, #8
 8002052:	2b00      	cmp	r3, #0
 8002054:	d009      	beq.n	800206a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002056:	4b12      	ldr	r3, [pc, #72]	@ (80020a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	691b      	ldr	r3, [r3, #16]
 8002062:	00db      	lsls	r3, r3, #3
 8002064:	490e      	ldr	r1, [pc, #56]	@ (80020a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002066:	4313      	orrs	r3, r2
 8002068:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800206a:	f000 f821 	bl	80020b0 <HAL_RCC_GetSysClockFreq>
 800206e:	4602      	mov	r2, r0
 8002070:	4b0b      	ldr	r3, [pc, #44]	@ (80020a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	091b      	lsrs	r3, r3, #4
 8002076:	f003 030f 	and.w	r3, r3, #15
 800207a:	490a      	ldr	r1, [pc, #40]	@ (80020a4 <HAL_RCC_ClockConfig+0x1c0>)
 800207c:	5ccb      	ldrb	r3, [r1, r3]
 800207e:	fa22 f303 	lsr.w	r3, r2, r3
 8002082:	4a09      	ldr	r2, [pc, #36]	@ (80020a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002084:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002086:	4b09      	ldr	r3, [pc, #36]	@ (80020ac <HAL_RCC_ClockConfig+0x1c8>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4618      	mov	r0, r3
 800208c:	f7ff f84c 	bl	8001128 <HAL_InitTick>

  return HAL_OK;
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	3710      	adds	r7, #16
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40023c00 	.word	0x40023c00
 80020a0:	40023800 	.word	0x40023800
 80020a4:	0800c890 	.word	0x0800c890
 80020a8:	20000008 	.word	0x20000008
 80020ac:	2000000c 	.word	0x2000000c

080020b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020b4:	b094      	sub	sp, #80	@ 0x50
 80020b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80020b8:	2300      	movs	r3, #0
 80020ba:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80020bc:	2300      	movs	r3, #0
 80020be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80020c0:	2300      	movs	r3, #0
 80020c2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80020c4:	2300      	movs	r3, #0
 80020c6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80020c8:	4b79      	ldr	r3, [pc, #484]	@ (80022b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f003 030c 	and.w	r3, r3, #12
 80020d0:	2b08      	cmp	r3, #8
 80020d2:	d00d      	beq.n	80020f0 <HAL_RCC_GetSysClockFreq+0x40>
 80020d4:	2b08      	cmp	r3, #8
 80020d6:	f200 80e1 	bhi.w	800229c <HAL_RCC_GetSysClockFreq+0x1ec>
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d002      	beq.n	80020e4 <HAL_RCC_GetSysClockFreq+0x34>
 80020de:	2b04      	cmp	r3, #4
 80020e0:	d003      	beq.n	80020ea <HAL_RCC_GetSysClockFreq+0x3a>
 80020e2:	e0db      	b.n	800229c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80020e4:	4b73      	ldr	r3, [pc, #460]	@ (80022b4 <HAL_RCC_GetSysClockFreq+0x204>)
 80020e6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80020e8:	e0db      	b.n	80022a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80020ea:	4b73      	ldr	r3, [pc, #460]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0x208>)
 80020ec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80020ee:	e0d8      	b.n	80022a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80020f0:	4b6f      	ldr	r3, [pc, #444]	@ (80022b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80020f8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80020fa:	4b6d      	ldr	r3, [pc, #436]	@ (80022b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d063      	beq.n	80021ce <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002106:	4b6a      	ldr	r3, [pc, #424]	@ (80022b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	099b      	lsrs	r3, r3, #6
 800210c:	2200      	movs	r2, #0
 800210e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002110:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002114:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002118:	633b      	str	r3, [r7, #48]	@ 0x30
 800211a:	2300      	movs	r3, #0
 800211c:	637b      	str	r3, [r7, #52]	@ 0x34
 800211e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002122:	4622      	mov	r2, r4
 8002124:	462b      	mov	r3, r5
 8002126:	f04f 0000 	mov.w	r0, #0
 800212a:	f04f 0100 	mov.w	r1, #0
 800212e:	0159      	lsls	r1, r3, #5
 8002130:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002134:	0150      	lsls	r0, r2, #5
 8002136:	4602      	mov	r2, r0
 8002138:	460b      	mov	r3, r1
 800213a:	4621      	mov	r1, r4
 800213c:	1a51      	subs	r1, r2, r1
 800213e:	6139      	str	r1, [r7, #16]
 8002140:	4629      	mov	r1, r5
 8002142:	eb63 0301 	sbc.w	r3, r3, r1
 8002146:	617b      	str	r3, [r7, #20]
 8002148:	f04f 0200 	mov.w	r2, #0
 800214c:	f04f 0300 	mov.w	r3, #0
 8002150:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002154:	4659      	mov	r1, fp
 8002156:	018b      	lsls	r3, r1, #6
 8002158:	4651      	mov	r1, sl
 800215a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800215e:	4651      	mov	r1, sl
 8002160:	018a      	lsls	r2, r1, #6
 8002162:	4651      	mov	r1, sl
 8002164:	ebb2 0801 	subs.w	r8, r2, r1
 8002168:	4659      	mov	r1, fp
 800216a:	eb63 0901 	sbc.w	r9, r3, r1
 800216e:	f04f 0200 	mov.w	r2, #0
 8002172:	f04f 0300 	mov.w	r3, #0
 8002176:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800217a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800217e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002182:	4690      	mov	r8, r2
 8002184:	4699      	mov	r9, r3
 8002186:	4623      	mov	r3, r4
 8002188:	eb18 0303 	adds.w	r3, r8, r3
 800218c:	60bb      	str	r3, [r7, #8]
 800218e:	462b      	mov	r3, r5
 8002190:	eb49 0303 	adc.w	r3, r9, r3
 8002194:	60fb      	str	r3, [r7, #12]
 8002196:	f04f 0200 	mov.w	r2, #0
 800219a:	f04f 0300 	mov.w	r3, #0
 800219e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80021a2:	4629      	mov	r1, r5
 80021a4:	024b      	lsls	r3, r1, #9
 80021a6:	4621      	mov	r1, r4
 80021a8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80021ac:	4621      	mov	r1, r4
 80021ae:	024a      	lsls	r2, r1, #9
 80021b0:	4610      	mov	r0, r2
 80021b2:	4619      	mov	r1, r3
 80021b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021b6:	2200      	movs	r2, #0
 80021b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80021ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80021bc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80021c0:	f7fe f80a 	bl	80001d8 <__aeabi_uldivmod>
 80021c4:	4602      	mov	r2, r0
 80021c6:	460b      	mov	r3, r1
 80021c8:	4613      	mov	r3, r2
 80021ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80021cc:	e058      	b.n	8002280 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021ce:	4b38      	ldr	r3, [pc, #224]	@ (80022b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	099b      	lsrs	r3, r3, #6
 80021d4:	2200      	movs	r2, #0
 80021d6:	4618      	mov	r0, r3
 80021d8:	4611      	mov	r1, r2
 80021da:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80021de:	623b      	str	r3, [r7, #32]
 80021e0:	2300      	movs	r3, #0
 80021e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80021e4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80021e8:	4642      	mov	r2, r8
 80021ea:	464b      	mov	r3, r9
 80021ec:	f04f 0000 	mov.w	r0, #0
 80021f0:	f04f 0100 	mov.w	r1, #0
 80021f4:	0159      	lsls	r1, r3, #5
 80021f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021fa:	0150      	lsls	r0, r2, #5
 80021fc:	4602      	mov	r2, r0
 80021fe:	460b      	mov	r3, r1
 8002200:	4641      	mov	r1, r8
 8002202:	ebb2 0a01 	subs.w	sl, r2, r1
 8002206:	4649      	mov	r1, r9
 8002208:	eb63 0b01 	sbc.w	fp, r3, r1
 800220c:	f04f 0200 	mov.w	r2, #0
 8002210:	f04f 0300 	mov.w	r3, #0
 8002214:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002218:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800221c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002220:	ebb2 040a 	subs.w	r4, r2, sl
 8002224:	eb63 050b 	sbc.w	r5, r3, fp
 8002228:	f04f 0200 	mov.w	r2, #0
 800222c:	f04f 0300 	mov.w	r3, #0
 8002230:	00eb      	lsls	r3, r5, #3
 8002232:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002236:	00e2      	lsls	r2, r4, #3
 8002238:	4614      	mov	r4, r2
 800223a:	461d      	mov	r5, r3
 800223c:	4643      	mov	r3, r8
 800223e:	18e3      	adds	r3, r4, r3
 8002240:	603b      	str	r3, [r7, #0]
 8002242:	464b      	mov	r3, r9
 8002244:	eb45 0303 	adc.w	r3, r5, r3
 8002248:	607b      	str	r3, [r7, #4]
 800224a:	f04f 0200 	mov.w	r2, #0
 800224e:	f04f 0300 	mov.w	r3, #0
 8002252:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002256:	4629      	mov	r1, r5
 8002258:	028b      	lsls	r3, r1, #10
 800225a:	4621      	mov	r1, r4
 800225c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002260:	4621      	mov	r1, r4
 8002262:	028a      	lsls	r2, r1, #10
 8002264:	4610      	mov	r0, r2
 8002266:	4619      	mov	r1, r3
 8002268:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800226a:	2200      	movs	r2, #0
 800226c:	61bb      	str	r3, [r7, #24]
 800226e:	61fa      	str	r2, [r7, #28]
 8002270:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002274:	f7fd ffb0 	bl	80001d8 <__aeabi_uldivmod>
 8002278:	4602      	mov	r2, r0
 800227a:	460b      	mov	r3, r1
 800227c:	4613      	mov	r3, r2
 800227e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002280:	4b0b      	ldr	r3, [pc, #44]	@ (80022b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	0c1b      	lsrs	r3, r3, #16
 8002286:	f003 0303 	and.w	r3, r3, #3
 800228a:	3301      	adds	r3, #1
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002290:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002292:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002294:	fbb2 f3f3 	udiv	r3, r2, r3
 8002298:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800229a:	e002      	b.n	80022a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800229c:	4b05      	ldr	r3, [pc, #20]	@ (80022b4 <HAL_RCC_GetSysClockFreq+0x204>)
 800229e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80022a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3750      	adds	r7, #80	@ 0x50
 80022a8:	46bd      	mov	sp, r7
 80022aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80022ae:	bf00      	nop
 80022b0:	40023800 	.word	0x40023800
 80022b4:	00f42400 	.word	0x00f42400
 80022b8:	007a1200 	.word	0x007a1200

080022bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022c0:	4b03      	ldr	r3, [pc, #12]	@ (80022d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80022c2:	681b      	ldr	r3, [r3, #0]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	20000008 	.word	0x20000008

080022d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80022d8:	f7ff fff0 	bl	80022bc <HAL_RCC_GetHCLKFreq>
 80022dc:	4602      	mov	r2, r0
 80022de:	4b05      	ldr	r3, [pc, #20]	@ (80022f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	0a9b      	lsrs	r3, r3, #10
 80022e4:	f003 0307 	and.w	r3, r3, #7
 80022e8:	4903      	ldr	r1, [pc, #12]	@ (80022f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022ea:	5ccb      	ldrb	r3, [r1, r3]
 80022ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	40023800 	.word	0x40023800
 80022f8:	0800c8a0 	.word	0x0800c8a0

080022fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002300:	f7ff ffdc 	bl	80022bc <HAL_RCC_GetHCLKFreq>
 8002304:	4602      	mov	r2, r0
 8002306:	4b05      	ldr	r3, [pc, #20]	@ (800231c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	0b5b      	lsrs	r3, r3, #13
 800230c:	f003 0307 	and.w	r3, r3, #7
 8002310:	4903      	ldr	r1, [pc, #12]	@ (8002320 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002312:	5ccb      	ldrb	r3, [r1, r3]
 8002314:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002318:	4618      	mov	r0, r3
 800231a:	bd80      	pop	{r7, pc}
 800231c:	40023800 	.word	0x40023800
 8002320:	0800c8a0 	.word	0x0800c8a0

08002324 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e041      	b.n	80023ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800233c:	b2db      	uxtb	r3, r3
 800233e:	2b00      	cmp	r3, #0
 8002340:	d106      	bne.n	8002350 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2200      	movs	r2, #0
 8002346:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f7fe fcfa 	bl	8000d44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2202      	movs	r2, #2
 8002354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	3304      	adds	r3, #4
 8002360:	4619      	mov	r1, r3
 8002362:	4610      	mov	r0, r2
 8002364:	f000 faf8 	bl	8002958 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2201      	movs	r2, #1
 8002394:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2201      	movs	r2, #1
 800239c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2201      	movs	r2, #1
 80023a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2201      	movs	r2, #1
 80023ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2201      	movs	r2, #1
 80023b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3708      	adds	r7, #8
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b082      	sub	sp, #8
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d101      	bne.n	80023d4 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	e041      	b.n	8002458 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d106      	bne.n	80023ee <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	f000 f839 	bl	8002460 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2202      	movs	r2, #2
 80023f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	3304      	adds	r3, #4
 80023fe:	4619      	mov	r1, r3
 8002400:	4610      	mov	r0, r2
 8002402:	f000 faa9 	bl	8002958 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2201      	movs	r2, #1
 800240a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2201      	movs	r2, #1
 8002412:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2201      	movs	r2, #1
 800241a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2201      	movs	r2, #1
 8002422:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2201      	movs	r2, #1
 800242a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2201      	movs	r2, #1
 8002432:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2201      	movs	r2, #1
 800243a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2201      	movs	r2, #1
 8002442:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2201      	movs	r2, #1
 800244a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2201      	movs	r2, #1
 8002452:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002456:	2300      	movs	r3, #0
}
 8002458:	4618      	mov	r0, r3
 800245a:	3708      	adds	r7, #8
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}

08002460 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8002468:	bf00      	nop
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800247e:	2300      	movs	r3, #0
 8002480:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d109      	bne.n	800249c <HAL_TIM_OC_Start_IT+0x28>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800248e:	b2db      	uxtb	r3, r3
 8002490:	2b01      	cmp	r3, #1
 8002492:	bf14      	ite	ne
 8002494:	2301      	movne	r3, #1
 8002496:	2300      	moveq	r3, #0
 8002498:	b2db      	uxtb	r3, r3
 800249a:	e022      	b.n	80024e2 <HAL_TIM_OC_Start_IT+0x6e>
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	2b04      	cmp	r3, #4
 80024a0:	d109      	bne.n	80024b6 <HAL_TIM_OC_Start_IT+0x42>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	bf14      	ite	ne
 80024ae:	2301      	movne	r3, #1
 80024b0:	2300      	moveq	r3, #0
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	e015      	b.n	80024e2 <HAL_TIM_OC_Start_IT+0x6e>
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	2b08      	cmp	r3, #8
 80024ba:	d109      	bne.n	80024d0 <HAL_TIM_OC_Start_IT+0x5c>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	bf14      	ite	ne
 80024c8:	2301      	movne	r3, #1
 80024ca:	2300      	moveq	r3, #0
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	e008      	b.n	80024e2 <HAL_TIM_OC_Start_IT+0x6e>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	2b01      	cmp	r3, #1
 80024da:	bf14      	ite	ne
 80024dc:	2301      	movne	r3, #1
 80024de:	2300      	moveq	r3, #0
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e0b3      	b.n	8002652 <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d104      	bne.n	80024fa <HAL_TIM_OC_Start_IT+0x86>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2202      	movs	r2, #2
 80024f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80024f8:	e013      	b.n	8002522 <HAL_TIM_OC_Start_IT+0xae>
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	2b04      	cmp	r3, #4
 80024fe:	d104      	bne.n	800250a <HAL_TIM_OC_Start_IT+0x96>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2202      	movs	r2, #2
 8002504:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002508:	e00b      	b.n	8002522 <HAL_TIM_OC_Start_IT+0xae>
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	2b08      	cmp	r3, #8
 800250e:	d104      	bne.n	800251a <HAL_TIM_OC_Start_IT+0xa6>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2202      	movs	r2, #2
 8002514:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002518:	e003      	b.n	8002522 <HAL_TIM_OC_Start_IT+0xae>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2202      	movs	r2, #2
 800251e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	2b0c      	cmp	r3, #12
 8002526:	d841      	bhi.n	80025ac <HAL_TIM_OC_Start_IT+0x138>
 8002528:	a201      	add	r2, pc, #4	@ (adr r2, 8002530 <HAL_TIM_OC_Start_IT+0xbc>)
 800252a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800252e:	bf00      	nop
 8002530:	08002565 	.word	0x08002565
 8002534:	080025ad 	.word	0x080025ad
 8002538:	080025ad 	.word	0x080025ad
 800253c:	080025ad 	.word	0x080025ad
 8002540:	08002577 	.word	0x08002577
 8002544:	080025ad 	.word	0x080025ad
 8002548:	080025ad 	.word	0x080025ad
 800254c:	080025ad 	.word	0x080025ad
 8002550:	08002589 	.word	0x08002589
 8002554:	080025ad 	.word	0x080025ad
 8002558:	080025ad 	.word	0x080025ad
 800255c:	080025ad 	.word	0x080025ad
 8002560:	0800259b 	.word	0x0800259b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	68da      	ldr	r2, [r3, #12]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f042 0202 	orr.w	r2, r2, #2
 8002572:	60da      	str	r2, [r3, #12]
      break;
 8002574:	e01d      	b.n	80025b2 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	68da      	ldr	r2, [r3, #12]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f042 0204 	orr.w	r2, r2, #4
 8002584:	60da      	str	r2, [r3, #12]
      break;
 8002586:	e014      	b.n	80025b2 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	68da      	ldr	r2, [r3, #12]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f042 0208 	orr.w	r2, r2, #8
 8002596:	60da      	str	r2, [r3, #12]
      break;
 8002598:	e00b      	b.n	80025b2 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	68da      	ldr	r2, [r3, #12]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f042 0210 	orr.w	r2, r2, #16
 80025a8:	60da      	str	r2, [r3, #12]
      break;
 80025aa:	e002      	b.n	80025b2 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	73fb      	strb	r3, [r7, #15]
      break;
 80025b0:	bf00      	nop
  }

  if (status == HAL_OK)
 80025b2:	7bfb      	ldrb	r3, [r7, #15]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d14b      	bne.n	8002650 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	2201      	movs	r2, #1
 80025be:	6839      	ldr	r1, [r7, #0]
 80025c0:	4618      	mov	r0, r3
 80025c2:	f000 fbdb 	bl	8002d7c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a24      	ldr	r2, [pc, #144]	@ (800265c <HAL_TIM_OC_Start_IT+0x1e8>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d107      	bne.n	80025e0 <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80025de:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a1d      	ldr	r2, [pc, #116]	@ (800265c <HAL_TIM_OC_Start_IT+0x1e8>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d018      	beq.n	800261c <HAL_TIM_OC_Start_IT+0x1a8>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025f2:	d013      	beq.n	800261c <HAL_TIM_OC_Start_IT+0x1a8>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a19      	ldr	r2, [pc, #100]	@ (8002660 <HAL_TIM_OC_Start_IT+0x1ec>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d00e      	beq.n	800261c <HAL_TIM_OC_Start_IT+0x1a8>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a18      	ldr	r2, [pc, #96]	@ (8002664 <HAL_TIM_OC_Start_IT+0x1f0>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d009      	beq.n	800261c <HAL_TIM_OC_Start_IT+0x1a8>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a16      	ldr	r2, [pc, #88]	@ (8002668 <HAL_TIM_OC_Start_IT+0x1f4>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d004      	beq.n	800261c <HAL_TIM_OC_Start_IT+0x1a8>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a15      	ldr	r2, [pc, #84]	@ (800266c <HAL_TIM_OC_Start_IT+0x1f8>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d111      	bne.n	8002640 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 0307 	and.w	r3, r3, #7
 8002626:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	2b06      	cmp	r3, #6
 800262c:	d010      	beq.n	8002650 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f042 0201 	orr.w	r2, r2, #1
 800263c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800263e:	e007      	b.n	8002650 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f042 0201 	orr.w	r2, r2, #1
 800264e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002650:	7bfb      	ldrb	r3, [r7, #15]
}
 8002652:	4618      	mov	r0, r3
 8002654:	3710      	adds	r7, #16
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40010000 	.word	0x40010000
 8002660:	40000400 	.word	0x40000400
 8002664:	40000800 	.word	0x40000800
 8002668:	40000c00 	.word	0x40000c00
 800266c:	40014000 	.word	0x40014000

08002670 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	68db      	ldr	r3, [r3, #12]
 800267e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	691b      	ldr	r3, [r3, #16]
 8002686:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	f003 0302 	and.w	r3, r3, #2
 800268e:	2b00      	cmp	r3, #0
 8002690:	d020      	beq.n	80026d4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	f003 0302 	and.w	r3, r3, #2
 8002698:	2b00      	cmp	r3, #0
 800269a:	d01b      	beq.n	80026d4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f06f 0202 	mvn.w	r2, #2
 80026a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2201      	movs	r2, #1
 80026aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	699b      	ldr	r3, [r3, #24]
 80026b2:	f003 0303 	and.w	r3, r3, #3
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d003      	beq.n	80026c2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f000 f92e 	bl	800291c <HAL_TIM_IC_CaptureCallback>
 80026c0:	e005      	b.n	80026ce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f7fd ff40 	bl	8000548 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026c8:	6878      	ldr	r0, [r7, #4]
 80026ca:	f000 f931 	bl	8002930 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	f003 0304 	and.w	r3, r3, #4
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d020      	beq.n	8002720 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	f003 0304 	and.w	r3, r3, #4
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d01b      	beq.n	8002720 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f06f 0204 	mvn.w	r2, #4
 80026f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2202      	movs	r2, #2
 80026f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	699b      	ldr	r3, [r3, #24]
 80026fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002702:	2b00      	cmp	r3, #0
 8002704:	d003      	beq.n	800270e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f000 f908 	bl	800291c <HAL_TIM_IC_CaptureCallback>
 800270c:	e005      	b.n	800271a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f7fd ff1a 	bl	8000548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	f000 f90b 	bl	8002930 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	f003 0308 	and.w	r3, r3, #8
 8002726:	2b00      	cmp	r3, #0
 8002728:	d020      	beq.n	800276c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	f003 0308 	and.w	r3, r3, #8
 8002730:	2b00      	cmp	r3, #0
 8002732:	d01b      	beq.n	800276c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f06f 0208 	mvn.w	r2, #8
 800273c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2204      	movs	r2, #4
 8002742:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	69db      	ldr	r3, [r3, #28]
 800274a:	f003 0303 	and.w	r3, r3, #3
 800274e:	2b00      	cmp	r3, #0
 8002750:	d003      	beq.n	800275a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f000 f8e2 	bl	800291c <HAL_TIM_IC_CaptureCallback>
 8002758:	e005      	b.n	8002766 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f7fd fef4 	bl	8000548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f000 f8e5 	bl	8002930 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	f003 0310 	and.w	r3, r3, #16
 8002772:	2b00      	cmp	r3, #0
 8002774:	d020      	beq.n	80027b8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	f003 0310 	and.w	r3, r3, #16
 800277c:	2b00      	cmp	r3, #0
 800277e:	d01b      	beq.n	80027b8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f06f 0210 	mvn.w	r2, #16
 8002788:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2208      	movs	r2, #8
 800278e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	69db      	ldr	r3, [r3, #28]
 8002796:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800279a:	2b00      	cmp	r3, #0
 800279c:	d003      	beq.n	80027a6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f000 f8bc 	bl	800291c <HAL_TIM_IC_CaptureCallback>
 80027a4:	e005      	b.n	80027b2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7fd fece 	bl	8000548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027ac:	6878      	ldr	r0, [r7, #4]
 80027ae:	f000 f8bf 	bl	8002930 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d00c      	beq.n	80027dc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f003 0301 	and.w	r3, r3, #1
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d007      	beq.n	80027dc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f06f 0201 	mvn.w	r2, #1
 80027d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f896 	bl	8002908 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d00c      	beq.n	8002800 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d007      	beq.n	8002800 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80027f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f000 faed 	bl	8002dda <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002806:	2b00      	cmp	r3, #0
 8002808:	d00c      	beq.n	8002824 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002810:	2b00      	cmp	r3, #0
 8002812:	d007      	beq.n	8002824 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800281c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f000 f890 	bl	8002944 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	f003 0320 	and.w	r3, r3, #32
 800282a:	2b00      	cmp	r3, #0
 800282c:	d00c      	beq.n	8002848 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f003 0320 	and.w	r3, r3, #32
 8002834:	2b00      	cmp	r3, #0
 8002836:	d007      	beq.n	8002848 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f06f 0220 	mvn.w	r2, #32
 8002840:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 fabf 	bl	8002dc6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002848:	bf00      	nop
 800284a:	3710      	adds	r7, #16
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}

08002850 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b086      	sub	sp, #24
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800285c:	2300      	movs	r3, #0
 800285e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002866:	2b01      	cmp	r3, #1
 8002868:	d101      	bne.n	800286e <HAL_TIM_OC_ConfigChannel+0x1e>
 800286a:	2302      	movs	r3, #2
 800286c:	e048      	b.n	8002900 <HAL_TIM_OC_ConfigChannel+0xb0>
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2201      	movs	r2, #1
 8002872:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2b0c      	cmp	r3, #12
 800287a:	d839      	bhi.n	80028f0 <HAL_TIM_OC_ConfigChannel+0xa0>
 800287c:	a201      	add	r2, pc, #4	@ (adr r2, 8002884 <HAL_TIM_OC_ConfigChannel+0x34>)
 800287e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002882:	bf00      	nop
 8002884:	080028b9 	.word	0x080028b9
 8002888:	080028f1 	.word	0x080028f1
 800288c:	080028f1 	.word	0x080028f1
 8002890:	080028f1 	.word	0x080028f1
 8002894:	080028c7 	.word	0x080028c7
 8002898:	080028f1 	.word	0x080028f1
 800289c:	080028f1 	.word	0x080028f1
 80028a0:	080028f1 	.word	0x080028f1
 80028a4:	080028d5 	.word	0x080028d5
 80028a8:	080028f1 	.word	0x080028f1
 80028ac:	080028f1 	.word	0x080028f1
 80028b0:	080028f1 	.word	0x080028f1
 80028b4:	080028e3 	.word	0x080028e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	68b9      	ldr	r1, [r7, #8]
 80028be:	4618      	mov	r0, r3
 80028c0:	f000 f8d0 	bl	8002a64 <TIM_OC1_SetConfig>
      break;
 80028c4:	e017      	b.n	80028f6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	68b9      	ldr	r1, [r7, #8]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f000 f92f 	bl	8002b30 <TIM_OC2_SetConfig>
      break;
 80028d2:	e010      	b.n	80028f6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68b9      	ldr	r1, [r7, #8]
 80028da:	4618      	mov	r0, r3
 80028dc:	f000 f994 	bl	8002c08 <TIM_OC3_SetConfig>
      break;
 80028e0:	e009      	b.n	80028f6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	68b9      	ldr	r1, [r7, #8]
 80028e8:	4618      	mov	r0, r3
 80028ea:	f000 f9f7 	bl	8002cdc <TIM_OC4_SetConfig>
      break;
 80028ee:	e002      	b.n	80028f6 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	75fb      	strb	r3, [r7, #23]
      break;
 80028f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80028fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002900:	4618      	mov	r0, r3
 8002902:	3718      	adds	r7, #24
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}

08002908 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002910:	bf00      	nop
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002938:	bf00      	nop
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800294c:	bf00      	nop
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002958:	b480      	push	{r7}
 800295a:	b085      	sub	sp, #20
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	4a37      	ldr	r2, [pc, #220]	@ (8002a48 <TIM_Base_SetConfig+0xf0>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d00f      	beq.n	8002990 <TIM_Base_SetConfig+0x38>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002976:	d00b      	beq.n	8002990 <TIM_Base_SetConfig+0x38>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	4a34      	ldr	r2, [pc, #208]	@ (8002a4c <TIM_Base_SetConfig+0xf4>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d007      	beq.n	8002990 <TIM_Base_SetConfig+0x38>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	4a33      	ldr	r2, [pc, #204]	@ (8002a50 <TIM_Base_SetConfig+0xf8>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d003      	beq.n	8002990 <TIM_Base_SetConfig+0x38>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	4a32      	ldr	r2, [pc, #200]	@ (8002a54 <TIM_Base_SetConfig+0xfc>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d108      	bne.n	80029a2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002996:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	68fa      	ldr	r2, [r7, #12]
 800299e:	4313      	orrs	r3, r2
 80029a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a28      	ldr	r2, [pc, #160]	@ (8002a48 <TIM_Base_SetConfig+0xf0>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d01b      	beq.n	80029e2 <TIM_Base_SetConfig+0x8a>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029b0:	d017      	beq.n	80029e2 <TIM_Base_SetConfig+0x8a>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4a25      	ldr	r2, [pc, #148]	@ (8002a4c <TIM_Base_SetConfig+0xf4>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d013      	beq.n	80029e2 <TIM_Base_SetConfig+0x8a>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a24      	ldr	r2, [pc, #144]	@ (8002a50 <TIM_Base_SetConfig+0xf8>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d00f      	beq.n	80029e2 <TIM_Base_SetConfig+0x8a>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a23      	ldr	r2, [pc, #140]	@ (8002a54 <TIM_Base_SetConfig+0xfc>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d00b      	beq.n	80029e2 <TIM_Base_SetConfig+0x8a>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a22      	ldr	r2, [pc, #136]	@ (8002a58 <TIM_Base_SetConfig+0x100>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d007      	beq.n	80029e2 <TIM_Base_SetConfig+0x8a>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a21      	ldr	r2, [pc, #132]	@ (8002a5c <TIM_Base_SetConfig+0x104>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d003      	beq.n	80029e2 <TIM_Base_SetConfig+0x8a>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a20      	ldr	r2, [pc, #128]	@ (8002a60 <TIM_Base_SetConfig+0x108>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d108      	bne.n	80029f4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	68fa      	ldr	r2, [r7, #12]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	695b      	ldr	r3, [r3, #20]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	689a      	ldr	r2, [r3, #8]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4a0c      	ldr	r2, [pc, #48]	@ (8002a48 <TIM_Base_SetConfig+0xf0>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d103      	bne.n	8002a22 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	691a      	ldr	r2, [r3, #16]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f043 0204 	orr.w	r2, r3, #4
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2201      	movs	r2, #1
 8002a32:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	68fa      	ldr	r2, [r7, #12]
 8002a38:	601a      	str	r2, [r3, #0]
}
 8002a3a:	bf00      	nop
 8002a3c:	3714      	adds	r7, #20
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	40010000 	.word	0x40010000
 8002a4c:	40000400 	.word	0x40000400
 8002a50:	40000800 	.word	0x40000800
 8002a54:	40000c00 	.word	0x40000c00
 8002a58:	40014000 	.word	0x40014000
 8002a5c:	40014400 	.word	0x40014400
 8002a60:	40014800 	.word	0x40014800

08002a64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b087      	sub	sp, #28
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6a1b      	ldr	r3, [r3, #32]
 8002a72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a1b      	ldr	r3, [r3, #32]
 8002a78:	f023 0201 	bic.w	r2, r3, #1
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	f023 0303 	bic.w	r3, r3, #3
 8002a9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	68fa      	ldr	r2, [r7, #12]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	f023 0302 	bic.w	r3, r3, #2
 8002aac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	697a      	ldr	r2, [r7, #20]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	4a1c      	ldr	r2, [pc, #112]	@ (8002b2c <TIM_OC1_SetConfig+0xc8>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d10c      	bne.n	8002ada <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	f023 0308 	bic.w	r3, r3, #8
 8002ac6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	697a      	ldr	r2, [r7, #20]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	f023 0304 	bic.w	r3, r3, #4
 8002ad8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a13      	ldr	r2, [pc, #76]	@ (8002b2c <TIM_OC1_SetConfig+0xc8>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d111      	bne.n	8002b06 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ae8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002af0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	695b      	ldr	r3, [r3, #20]
 8002af6:	693a      	ldr	r2, [r7, #16]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	693a      	ldr	r2, [r7, #16]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	693a      	ldr	r2, [r7, #16]
 8002b0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	68fa      	ldr	r2, [r7, #12]
 8002b10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	685a      	ldr	r2, [r3, #4]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	697a      	ldr	r2, [r7, #20]
 8002b1e:	621a      	str	r2, [r3, #32]
}
 8002b20:	bf00      	nop
 8002b22:	371c      	adds	r7, #28
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr
 8002b2c:	40010000 	.word	0x40010000

08002b30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b087      	sub	sp, #28
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6a1b      	ldr	r3, [r3, #32]
 8002b3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a1b      	ldr	r3, [r3, #32]
 8002b44:	f023 0210 	bic.w	r2, r3, #16
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	021b      	lsls	r3, r3, #8
 8002b6e:	68fa      	ldr	r2, [r7, #12]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	f023 0320 	bic.w	r3, r3, #32
 8002b7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	011b      	lsls	r3, r3, #4
 8002b82:	697a      	ldr	r2, [r7, #20]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	4a1e      	ldr	r2, [pc, #120]	@ (8002c04 <TIM_OC2_SetConfig+0xd4>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d10d      	bne.n	8002bac <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	011b      	lsls	r3, r3, #4
 8002b9e:	697a      	ldr	r2, [r7, #20]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002baa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	4a15      	ldr	r2, [pc, #84]	@ (8002c04 <TIM_OC2_SetConfig+0xd4>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d113      	bne.n	8002bdc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002bba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002bc2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	693a      	ldr	r2, [r7, #16]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	699b      	ldr	r3, [r3, #24]
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	693a      	ldr	r2, [r7, #16]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	685a      	ldr	r2, [r3, #4]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	697a      	ldr	r2, [r7, #20]
 8002bf4:	621a      	str	r2, [r3, #32]
}
 8002bf6:	bf00      	nop
 8002bf8:	371c      	adds	r7, #28
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	40010000 	.word	0x40010000

08002c08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b087      	sub	sp, #28
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a1b      	ldr	r3, [r3, #32]
 8002c16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a1b      	ldr	r3, [r3, #32]
 8002c1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	69db      	ldr	r3, [r3, #28]
 8002c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f023 0303 	bic.w	r3, r3, #3
 8002c3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002c50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	021b      	lsls	r3, r3, #8
 8002c58:	697a      	ldr	r2, [r7, #20]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a1d      	ldr	r2, [pc, #116]	@ (8002cd8 <TIM_OC3_SetConfig+0xd0>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d10d      	bne.n	8002c82 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002c6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	021b      	lsls	r3, r3, #8
 8002c74:	697a      	ldr	r2, [r7, #20]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002c80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a14      	ldr	r2, [pc, #80]	@ (8002cd8 <TIM_OC3_SetConfig+0xd0>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d113      	bne.n	8002cb2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002c90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002c98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	011b      	lsls	r3, r3, #4
 8002ca0:	693a      	ldr	r2, [r7, #16]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	699b      	ldr	r3, [r3, #24]
 8002caa:	011b      	lsls	r3, r3, #4
 8002cac:	693a      	ldr	r2, [r7, #16]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	693a      	ldr	r2, [r7, #16]
 8002cb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	68fa      	ldr	r2, [r7, #12]
 8002cbc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	685a      	ldr	r2, [r3, #4]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	697a      	ldr	r2, [r7, #20]
 8002cca:	621a      	str	r2, [r3, #32]
}
 8002ccc:	bf00      	nop
 8002cce:	371c      	adds	r7, #28
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr
 8002cd8:	40010000 	.word	0x40010000

08002cdc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b087      	sub	sp, #28
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6a1b      	ldr	r3, [r3, #32]
 8002cea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6a1b      	ldr	r3, [r3, #32]
 8002cf0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	69db      	ldr	r3, [r3, #28]
 8002d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002d0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	021b      	lsls	r3, r3, #8
 8002d1a:	68fa      	ldr	r2, [r7, #12]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002d26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	031b      	lsls	r3, r3, #12
 8002d2e:	693a      	ldr	r2, [r7, #16]
 8002d30:	4313      	orrs	r3, r2
 8002d32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	4a10      	ldr	r2, [pc, #64]	@ (8002d78 <TIM_OC4_SetConfig+0x9c>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d109      	bne.n	8002d50 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002d42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	695b      	ldr	r3, [r3, #20]
 8002d48:	019b      	lsls	r3, r3, #6
 8002d4a:	697a      	ldr	r2, [r7, #20]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	697a      	ldr	r2, [r7, #20]
 8002d54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	68fa      	ldr	r2, [r7, #12]
 8002d5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	693a      	ldr	r2, [r7, #16]
 8002d68:	621a      	str	r2, [r3, #32]
}
 8002d6a:	bf00      	nop
 8002d6c:	371c      	adds	r7, #28
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	40010000 	.word	0x40010000

08002d7c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b087      	sub	sp, #28
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	60b9      	str	r1, [r7, #8]
 8002d86:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	f003 031f 	and.w	r3, r3, #31
 8002d8e:	2201      	movs	r2, #1
 8002d90:	fa02 f303 	lsl.w	r3, r2, r3
 8002d94:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6a1a      	ldr	r2, [r3, #32]
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	43db      	mvns	r3, r3
 8002d9e:	401a      	ands	r2, r3
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	6a1a      	ldr	r2, [r3, #32]
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	f003 031f 	and.w	r3, r3, #31
 8002dae:	6879      	ldr	r1, [r7, #4]
 8002db0:	fa01 f303 	lsl.w	r3, r1, r3
 8002db4:	431a      	orrs	r2, r3
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	621a      	str	r2, [r3, #32]
}
 8002dba:	bf00      	nop
 8002dbc:	371c      	adds	r7, #28
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr

08002dc6 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002dc6:	b480      	push	{r7}
 8002dc8:	b083      	sub	sp, #12
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002dce:	bf00      	nop
 8002dd0:	370c      	adds	r7, #12
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr

08002dda <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002dda:	b480      	push	{r7}
 8002ddc:	b083      	sub	sp, #12
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002de2:	bf00      	nop
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr

08002dee <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b082      	sub	sp, #8
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d101      	bne.n	8002e00 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e042      	b.n	8002e86 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d106      	bne.n	8002e1a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f7fd ffbd 	bl	8000d94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2224      	movs	r2, #36	@ 0x24
 8002e1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	68da      	ldr	r2, [r3, #12]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e30:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f000 f82c 	bl	8002e90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	691a      	ldr	r2, [r3, #16]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e46:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	695a      	ldr	r2, [r3, #20]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e56:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	68da      	ldr	r2, [r3, #12]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e66:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2220      	movs	r2, #32
 8002e72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2220      	movs	r2, #32
 8002e7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
	...

08002e90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e94:	b0c0      	sub	sp, #256	@ 0x100
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	691b      	ldr	r3, [r3, #16]
 8002ea4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eac:	68d9      	ldr	r1, [r3, #12]
 8002eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	ea40 0301 	orr.w	r3, r0, r1
 8002eb8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ebe:	689a      	ldr	r2, [r3, #8]
 8002ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	431a      	orrs	r2, r3
 8002ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ecc:	695b      	ldr	r3, [r3, #20]
 8002ece:	431a      	orrs	r2, r3
 8002ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ed4:	69db      	ldr	r3, [r3, #28]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002ee8:	f021 010c 	bic.w	r1, r1, #12
 8002eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002ef6:	430b      	orrs	r3, r1
 8002ef8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002efa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f0a:	6999      	ldr	r1, [r3, #24]
 8002f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	ea40 0301 	orr.w	r3, r0, r1
 8002f16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	4b8f      	ldr	r3, [pc, #572]	@ (800315c <UART_SetConfig+0x2cc>)
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d005      	beq.n	8002f30 <UART_SetConfig+0xa0>
 8002f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	4b8d      	ldr	r3, [pc, #564]	@ (8003160 <UART_SetConfig+0x2d0>)
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d104      	bne.n	8002f3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002f30:	f7ff f9e4 	bl	80022fc <HAL_RCC_GetPCLK2Freq>
 8002f34:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002f38:	e003      	b.n	8002f42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002f3a:	f7ff f9cb 	bl	80022d4 <HAL_RCC_GetPCLK1Freq>
 8002f3e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f46:	69db      	ldr	r3, [r3, #28]
 8002f48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f4c:	f040 810c 	bne.w	8003168 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002f50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f54:	2200      	movs	r2, #0
 8002f56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002f5a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002f5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002f62:	4622      	mov	r2, r4
 8002f64:	462b      	mov	r3, r5
 8002f66:	1891      	adds	r1, r2, r2
 8002f68:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002f6a:	415b      	adcs	r3, r3
 8002f6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002f72:	4621      	mov	r1, r4
 8002f74:	eb12 0801 	adds.w	r8, r2, r1
 8002f78:	4629      	mov	r1, r5
 8002f7a:	eb43 0901 	adc.w	r9, r3, r1
 8002f7e:	f04f 0200 	mov.w	r2, #0
 8002f82:	f04f 0300 	mov.w	r3, #0
 8002f86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f92:	4690      	mov	r8, r2
 8002f94:	4699      	mov	r9, r3
 8002f96:	4623      	mov	r3, r4
 8002f98:	eb18 0303 	adds.w	r3, r8, r3
 8002f9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002fa0:	462b      	mov	r3, r5
 8002fa2:	eb49 0303 	adc.w	r3, r9, r3
 8002fa6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002faa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002fb6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002fba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	18db      	adds	r3, r3, r3
 8002fc2:	653b      	str	r3, [r7, #80]	@ 0x50
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	eb42 0303 	adc.w	r3, r2, r3
 8002fca:	657b      	str	r3, [r7, #84]	@ 0x54
 8002fcc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002fd0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002fd4:	f7fd f900 	bl	80001d8 <__aeabi_uldivmod>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	460b      	mov	r3, r1
 8002fdc:	4b61      	ldr	r3, [pc, #388]	@ (8003164 <UART_SetConfig+0x2d4>)
 8002fde:	fba3 2302 	umull	r2, r3, r3, r2
 8002fe2:	095b      	lsrs	r3, r3, #5
 8002fe4:	011c      	lsls	r4, r3, #4
 8002fe6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002fea:	2200      	movs	r2, #0
 8002fec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002ff0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002ff4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002ff8:	4642      	mov	r2, r8
 8002ffa:	464b      	mov	r3, r9
 8002ffc:	1891      	adds	r1, r2, r2
 8002ffe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003000:	415b      	adcs	r3, r3
 8003002:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003004:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003008:	4641      	mov	r1, r8
 800300a:	eb12 0a01 	adds.w	sl, r2, r1
 800300e:	4649      	mov	r1, r9
 8003010:	eb43 0b01 	adc.w	fp, r3, r1
 8003014:	f04f 0200 	mov.w	r2, #0
 8003018:	f04f 0300 	mov.w	r3, #0
 800301c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003020:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003024:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003028:	4692      	mov	sl, r2
 800302a:	469b      	mov	fp, r3
 800302c:	4643      	mov	r3, r8
 800302e:	eb1a 0303 	adds.w	r3, sl, r3
 8003032:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003036:	464b      	mov	r3, r9
 8003038:	eb4b 0303 	adc.w	r3, fp, r3
 800303c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800304c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003050:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003054:	460b      	mov	r3, r1
 8003056:	18db      	adds	r3, r3, r3
 8003058:	643b      	str	r3, [r7, #64]	@ 0x40
 800305a:	4613      	mov	r3, r2
 800305c:	eb42 0303 	adc.w	r3, r2, r3
 8003060:	647b      	str	r3, [r7, #68]	@ 0x44
 8003062:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003066:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800306a:	f7fd f8b5 	bl	80001d8 <__aeabi_uldivmod>
 800306e:	4602      	mov	r2, r0
 8003070:	460b      	mov	r3, r1
 8003072:	4611      	mov	r1, r2
 8003074:	4b3b      	ldr	r3, [pc, #236]	@ (8003164 <UART_SetConfig+0x2d4>)
 8003076:	fba3 2301 	umull	r2, r3, r3, r1
 800307a:	095b      	lsrs	r3, r3, #5
 800307c:	2264      	movs	r2, #100	@ 0x64
 800307e:	fb02 f303 	mul.w	r3, r2, r3
 8003082:	1acb      	subs	r3, r1, r3
 8003084:	00db      	lsls	r3, r3, #3
 8003086:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800308a:	4b36      	ldr	r3, [pc, #216]	@ (8003164 <UART_SetConfig+0x2d4>)
 800308c:	fba3 2302 	umull	r2, r3, r3, r2
 8003090:	095b      	lsrs	r3, r3, #5
 8003092:	005b      	lsls	r3, r3, #1
 8003094:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003098:	441c      	add	r4, r3
 800309a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800309e:	2200      	movs	r2, #0
 80030a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80030a4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80030a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80030ac:	4642      	mov	r2, r8
 80030ae:	464b      	mov	r3, r9
 80030b0:	1891      	adds	r1, r2, r2
 80030b2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80030b4:	415b      	adcs	r3, r3
 80030b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80030bc:	4641      	mov	r1, r8
 80030be:	1851      	adds	r1, r2, r1
 80030c0:	6339      	str	r1, [r7, #48]	@ 0x30
 80030c2:	4649      	mov	r1, r9
 80030c4:	414b      	adcs	r3, r1
 80030c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80030c8:	f04f 0200 	mov.w	r2, #0
 80030cc:	f04f 0300 	mov.w	r3, #0
 80030d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80030d4:	4659      	mov	r1, fp
 80030d6:	00cb      	lsls	r3, r1, #3
 80030d8:	4651      	mov	r1, sl
 80030da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030de:	4651      	mov	r1, sl
 80030e0:	00ca      	lsls	r2, r1, #3
 80030e2:	4610      	mov	r0, r2
 80030e4:	4619      	mov	r1, r3
 80030e6:	4603      	mov	r3, r0
 80030e8:	4642      	mov	r2, r8
 80030ea:	189b      	adds	r3, r3, r2
 80030ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80030f0:	464b      	mov	r3, r9
 80030f2:	460a      	mov	r2, r1
 80030f4:	eb42 0303 	adc.w	r3, r2, r3
 80030f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80030fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003108:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800310c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003110:	460b      	mov	r3, r1
 8003112:	18db      	adds	r3, r3, r3
 8003114:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003116:	4613      	mov	r3, r2
 8003118:	eb42 0303 	adc.w	r3, r2, r3
 800311c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800311e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003122:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003126:	f7fd f857 	bl	80001d8 <__aeabi_uldivmod>
 800312a:	4602      	mov	r2, r0
 800312c:	460b      	mov	r3, r1
 800312e:	4b0d      	ldr	r3, [pc, #52]	@ (8003164 <UART_SetConfig+0x2d4>)
 8003130:	fba3 1302 	umull	r1, r3, r3, r2
 8003134:	095b      	lsrs	r3, r3, #5
 8003136:	2164      	movs	r1, #100	@ 0x64
 8003138:	fb01 f303 	mul.w	r3, r1, r3
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	00db      	lsls	r3, r3, #3
 8003140:	3332      	adds	r3, #50	@ 0x32
 8003142:	4a08      	ldr	r2, [pc, #32]	@ (8003164 <UART_SetConfig+0x2d4>)
 8003144:	fba2 2303 	umull	r2, r3, r2, r3
 8003148:	095b      	lsrs	r3, r3, #5
 800314a:	f003 0207 	and.w	r2, r3, #7
 800314e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4422      	add	r2, r4
 8003156:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003158:	e106      	b.n	8003368 <UART_SetConfig+0x4d8>
 800315a:	bf00      	nop
 800315c:	40011000 	.word	0x40011000
 8003160:	40011400 	.word	0x40011400
 8003164:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003168:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800316c:	2200      	movs	r2, #0
 800316e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003172:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003176:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800317a:	4642      	mov	r2, r8
 800317c:	464b      	mov	r3, r9
 800317e:	1891      	adds	r1, r2, r2
 8003180:	6239      	str	r1, [r7, #32]
 8003182:	415b      	adcs	r3, r3
 8003184:	627b      	str	r3, [r7, #36]	@ 0x24
 8003186:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800318a:	4641      	mov	r1, r8
 800318c:	1854      	adds	r4, r2, r1
 800318e:	4649      	mov	r1, r9
 8003190:	eb43 0501 	adc.w	r5, r3, r1
 8003194:	f04f 0200 	mov.w	r2, #0
 8003198:	f04f 0300 	mov.w	r3, #0
 800319c:	00eb      	lsls	r3, r5, #3
 800319e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031a2:	00e2      	lsls	r2, r4, #3
 80031a4:	4614      	mov	r4, r2
 80031a6:	461d      	mov	r5, r3
 80031a8:	4643      	mov	r3, r8
 80031aa:	18e3      	adds	r3, r4, r3
 80031ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80031b0:	464b      	mov	r3, r9
 80031b2:	eb45 0303 	adc.w	r3, r5, r3
 80031b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80031ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80031c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80031ca:	f04f 0200 	mov.w	r2, #0
 80031ce:	f04f 0300 	mov.w	r3, #0
 80031d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80031d6:	4629      	mov	r1, r5
 80031d8:	008b      	lsls	r3, r1, #2
 80031da:	4621      	mov	r1, r4
 80031dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031e0:	4621      	mov	r1, r4
 80031e2:	008a      	lsls	r2, r1, #2
 80031e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80031e8:	f7fc fff6 	bl	80001d8 <__aeabi_uldivmod>
 80031ec:	4602      	mov	r2, r0
 80031ee:	460b      	mov	r3, r1
 80031f0:	4b60      	ldr	r3, [pc, #384]	@ (8003374 <UART_SetConfig+0x4e4>)
 80031f2:	fba3 2302 	umull	r2, r3, r3, r2
 80031f6:	095b      	lsrs	r3, r3, #5
 80031f8:	011c      	lsls	r4, r3, #4
 80031fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031fe:	2200      	movs	r2, #0
 8003200:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003204:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003208:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800320c:	4642      	mov	r2, r8
 800320e:	464b      	mov	r3, r9
 8003210:	1891      	adds	r1, r2, r2
 8003212:	61b9      	str	r1, [r7, #24]
 8003214:	415b      	adcs	r3, r3
 8003216:	61fb      	str	r3, [r7, #28]
 8003218:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800321c:	4641      	mov	r1, r8
 800321e:	1851      	adds	r1, r2, r1
 8003220:	6139      	str	r1, [r7, #16]
 8003222:	4649      	mov	r1, r9
 8003224:	414b      	adcs	r3, r1
 8003226:	617b      	str	r3, [r7, #20]
 8003228:	f04f 0200 	mov.w	r2, #0
 800322c:	f04f 0300 	mov.w	r3, #0
 8003230:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003234:	4659      	mov	r1, fp
 8003236:	00cb      	lsls	r3, r1, #3
 8003238:	4651      	mov	r1, sl
 800323a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800323e:	4651      	mov	r1, sl
 8003240:	00ca      	lsls	r2, r1, #3
 8003242:	4610      	mov	r0, r2
 8003244:	4619      	mov	r1, r3
 8003246:	4603      	mov	r3, r0
 8003248:	4642      	mov	r2, r8
 800324a:	189b      	adds	r3, r3, r2
 800324c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003250:	464b      	mov	r3, r9
 8003252:	460a      	mov	r2, r1
 8003254:	eb42 0303 	adc.w	r3, r2, r3
 8003258:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800325c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	2200      	movs	r2, #0
 8003264:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003266:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003268:	f04f 0200 	mov.w	r2, #0
 800326c:	f04f 0300 	mov.w	r3, #0
 8003270:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003274:	4649      	mov	r1, r9
 8003276:	008b      	lsls	r3, r1, #2
 8003278:	4641      	mov	r1, r8
 800327a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800327e:	4641      	mov	r1, r8
 8003280:	008a      	lsls	r2, r1, #2
 8003282:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003286:	f7fc ffa7 	bl	80001d8 <__aeabi_uldivmod>
 800328a:	4602      	mov	r2, r0
 800328c:	460b      	mov	r3, r1
 800328e:	4611      	mov	r1, r2
 8003290:	4b38      	ldr	r3, [pc, #224]	@ (8003374 <UART_SetConfig+0x4e4>)
 8003292:	fba3 2301 	umull	r2, r3, r3, r1
 8003296:	095b      	lsrs	r3, r3, #5
 8003298:	2264      	movs	r2, #100	@ 0x64
 800329a:	fb02 f303 	mul.w	r3, r2, r3
 800329e:	1acb      	subs	r3, r1, r3
 80032a0:	011b      	lsls	r3, r3, #4
 80032a2:	3332      	adds	r3, #50	@ 0x32
 80032a4:	4a33      	ldr	r2, [pc, #204]	@ (8003374 <UART_SetConfig+0x4e4>)
 80032a6:	fba2 2303 	umull	r2, r3, r2, r3
 80032aa:	095b      	lsrs	r3, r3, #5
 80032ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032b0:	441c      	add	r4, r3
 80032b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032b6:	2200      	movs	r2, #0
 80032b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80032ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80032bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80032c0:	4642      	mov	r2, r8
 80032c2:	464b      	mov	r3, r9
 80032c4:	1891      	adds	r1, r2, r2
 80032c6:	60b9      	str	r1, [r7, #8]
 80032c8:	415b      	adcs	r3, r3
 80032ca:	60fb      	str	r3, [r7, #12]
 80032cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80032d0:	4641      	mov	r1, r8
 80032d2:	1851      	adds	r1, r2, r1
 80032d4:	6039      	str	r1, [r7, #0]
 80032d6:	4649      	mov	r1, r9
 80032d8:	414b      	adcs	r3, r1
 80032da:	607b      	str	r3, [r7, #4]
 80032dc:	f04f 0200 	mov.w	r2, #0
 80032e0:	f04f 0300 	mov.w	r3, #0
 80032e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80032e8:	4659      	mov	r1, fp
 80032ea:	00cb      	lsls	r3, r1, #3
 80032ec:	4651      	mov	r1, sl
 80032ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032f2:	4651      	mov	r1, sl
 80032f4:	00ca      	lsls	r2, r1, #3
 80032f6:	4610      	mov	r0, r2
 80032f8:	4619      	mov	r1, r3
 80032fa:	4603      	mov	r3, r0
 80032fc:	4642      	mov	r2, r8
 80032fe:	189b      	adds	r3, r3, r2
 8003300:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003302:	464b      	mov	r3, r9
 8003304:	460a      	mov	r2, r1
 8003306:	eb42 0303 	adc.w	r3, r2, r3
 800330a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800330c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	663b      	str	r3, [r7, #96]	@ 0x60
 8003316:	667a      	str	r2, [r7, #100]	@ 0x64
 8003318:	f04f 0200 	mov.w	r2, #0
 800331c:	f04f 0300 	mov.w	r3, #0
 8003320:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003324:	4649      	mov	r1, r9
 8003326:	008b      	lsls	r3, r1, #2
 8003328:	4641      	mov	r1, r8
 800332a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800332e:	4641      	mov	r1, r8
 8003330:	008a      	lsls	r2, r1, #2
 8003332:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003336:	f7fc ff4f 	bl	80001d8 <__aeabi_uldivmod>
 800333a:	4602      	mov	r2, r0
 800333c:	460b      	mov	r3, r1
 800333e:	4b0d      	ldr	r3, [pc, #52]	@ (8003374 <UART_SetConfig+0x4e4>)
 8003340:	fba3 1302 	umull	r1, r3, r3, r2
 8003344:	095b      	lsrs	r3, r3, #5
 8003346:	2164      	movs	r1, #100	@ 0x64
 8003348:	fb01 f303 	mul.w	r3, r1, r3
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	011b      	lsls	r3, r3, #4
 8003350:	3332      	adds	r3, #50	@ 0x32
 8003352:	4a08      	ldr	r2, [pc, #32]	@ (8003374 <UART_SetConfig+0x4e4>)
 8003354:	fba2 2303 	umull	r2, r3, r2, r3
 8003358:	095b      	lsrs	r3, r3, #5
 800335a:	f003 020f 	and.w	r2, r3, #15
 800335e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4422      	add	r2, r4
 8003366:	609a      	str	r2, [r3, #8]
}
 8003368:	bf00      	nop
 800336a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800336e:	46bd      	mov	sp, r7
 8003370:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003374:	51eb851f 	.word	0x51eb851f

08003378 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003378:	b084      	sub	sp, #16
 800337a:	b580      	push	{r7, lr}
 800337c:	b084      	sub	sp, #16
 800337e:	af00      	add	r7, sp, #0
 8003380:	6078      	str	r0, [r7, #4]
 8003382:	f107 001c 	add.w	r0, r7, #28
 8003386:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800338a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800338e:	2b01      	cmp	r3, #1
 8003390:	d123      	bne.n	80033da <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003396:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80033a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80033ba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d105      	bne.n	80033ce <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f000 faa0 	bl	8003914 <USB_CoreReset>
 80033d4:	4603      	mov	r3, r0
 80033d6:	73fb      	strb	r3, [r7, #15]
 80033d8:	e01b      	b.n	8003412 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 fa94 	bl	8003914 <USB_CoreReset>
 80033ec:	4603      	mov	r3, r0
 80033ee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80033f0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d106      	bne.n	8003406 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033fc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	639a      	str	r2, [r3, #56]	@ 0x38
 8003404:	e005      	b.n	8003412 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800340a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003412:	7fbb      	ldrb	r3, [r7, #30]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d10b      	bne.n	8003430 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f043 0206 	orr.w	r2, r3, #6
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	f043 0220 	orr.w	r2, r3, #32
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003430:	7bfb      	ldrb	r3, [r7, #15]
}
 8003432:	4618      	mov	r0, r3
 8003434:	3710      	adds	r7, #16
 8003436:	46bd      	mov	sp, r7
 8003438:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800343c:	b004      	add	sp, #16
 800343e:	4770      	bx	lr

08003440 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	f023 0201 	bic.w	r2, r3, #1
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003454:	2300      	movs	r3, #0
}
 8003456:	4618      	mov	r0, r3
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr

08003462 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003462:	b580      	push	{r7, lr}
 8003464:	b084      	sub	sp, #16
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
 800346a:	460b      	mov	r3, r1
 800346c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800346e:	2300      	movs	r3, #0
 8003470:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800347e:	78fb      	ldrb	r3, [r7, #3]
 8003480:	2b01      	cmp	r3, #1
 8003482:	d115      	bne.n	80034b0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003490:	200a      	movs	r0, #10
 8003492:	f7fd fe99 	bl	80011c8 <HAL_Delay>
      ms += 10U;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	330a      	adds	r3, #10
 800349a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	f000 fa2b 	bl	80038f8 <USB_GetMode>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d01e      	beq.n	80034e6 <USB_SetCurrentMode+0x84>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2bc7      	cmp	r3, #199	@ 0xc7
 80034ac:	d9f0      	bls.n	8003490 <USB_SetCurrentMode+0x2e>
 80034ae:	e01a      	b.n	80034e6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80034b0:	78fb      	ldrb	r3, [r7, #3]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d115      	bne.n	80034e2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80034c2:	200a      	movs	r0, #10
 80034c4:	f7fd fe80 	bl	80011c8 <HAL_Delay>
      ms += 10U;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	330a      	adds	r3, #10
 80034cc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f000 fa12 	bl	80038f8 <USB_GetMode>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d005      	beq.n	80034e6 <USB_SetCurrentMode+0x84>
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2bc7      	cmp	r3, #199	@ 0xc7
 80034de:	d9f0      	bls.n	80034c2 <USB_SetCurrentMode+0x60>
 80034e0:	e001      	b.n	80034e6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e005      	b.n	80034f2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2bc8      	cmp	r3, #200	@ 0xc8
 80034ea:	d101      	bne.n	80034f0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e000      	b.n	80034f2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3710      	adds	r7, #16
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
	...

080034fc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80034fc:	b084      	sub	sp, #16
 80034fe:	b580      	push	{r7, lr}
 8003500:	b086      	sub	sp, #24
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
 8003506:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800350a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800350e:	2300      	movs	r3, #0
 8003510:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003516:	2300      	movs	r3, #0
 8003518:	613b      	str	r3, [r7, #16]
 800351a:	e009      	b.n	8003530 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	3340      	adds	r3, #64	@ 0x40
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	4413      	add	r3, r2
 8003526:	2200      	movs	r2, #0
 8003528:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	3301      	adds	r3, #1
 800352e:	613b      	str	r3, [r7, #16]
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	2b0e      	cmp	r3, #14
 8003534:	d9f2      	bls.n	800351c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003536:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800353a:	2b00      	cmp	r3, #0
 800353c:	d11c      	bne.n	8003578 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	68fa      	ldr	r2, [r7, #12]
 8003548:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800354c:	f043 0302 	orr.w	r3, r3, #2
 8003550:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003556:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003562:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800356e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	639a      	str	r2, [r3, #56]	@ 0x38
 8003576:	e00b      	b.n	8003590 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800357c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003588:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003596:	461a      	mov	r2, r3
 8003598:	2300      	movs	r3, #0
 800359a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800359c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d10d      	bne.n	80035c0 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80035a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d104      	bne.n	80035b6 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80035ac:	2100      	movs	r1, #0
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f000 f968 	bl	8003884 <USB_SetDevSpeed>
 80035b4:	e008      	b.n	80035c8 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80035b6:	2101      	movs	r1, #1
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f000 f963 	bl	8003884 <USB_SetDevSpeed>
 80035be:	e003      	b.n	80035c8 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80035c0:	2103      	movs	r1, #3
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f000 f95e 	bl	8003884 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80035c8:	2110      	movs	r1, #16
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 f8fa 	bl	80037c4 <USB_FlushTxFifo>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 f924 	bl	8003828 <USB_FlushRxFifo>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d001      	beq.n	80035ea <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80035f0:	461a      	mov	r2, r3
 80035f2:	2300      	movs	r3, #0
 80035f4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80035fc:	461a      	mov	r2, r3
 80035fe:	2300      	movs	r3, #0
 8003600:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003608:	461a      	mov	r2, r3
 800360a:	2300      	movs	r3, #0
 800360c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800360e:	2300      	movs	r3, #0
 8003610:	613b      	str	r3, [r7, #16]
 8003612:	e043      	b.n	800369c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	015a      	lsls	r2, r3, #5
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	4413      	add	r3, r2
 800361c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003626:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800362a:	d118      	bne.n	800365e <USB_DevInit+0x162>
    {
      if (i == 0U)
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d10a      	bne.n	8003648 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	015a      	lsls	r2, r3, #5
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	4413      	add	r3, r2
 800363a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800363e:	461a      	mov	r2, r3
 8003640:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003644:	6013      	str	r3, [r2, #0]
 8003646:	e013      	b.n	8003670 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	015a      	lsls	r2, r3, #5
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	4413      	add	r3, r2
 8003650:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003654:	461a      	mov	r2, r3
 8003656:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800365a:	6013      	str	r3, [r2, #0]
 800365c:	e008      	b.n	8003670 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	015a      	lsls	r2, r3, #5
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	4413      	add	r3, r2
 8003666:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800366a:	461a      	mov	r2, r3
 800366c:	2300      	movs	r3, #0
 800366e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	015a      	lsls	r2, r3, #5
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	4413      	add	r3, r2
 8003678:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800367c:	461a      	mov	r2, r3
 800367e:	2300      	movs	r3, #0
 8003680:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	015a      	lsls	r2, r3, #5
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	4413      	add	r3, r2
 800368a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800368e:	461a      	mov	r2, r3
 8003690:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003694:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	3301      	adds	r3, #1
 800369a:	613b      	str	r3, [r7, #16]
 800369c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80036a0:	461a      	mov	r2, r3
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d3b5      	bcc.n	8003614 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80036a8:	2300      	movs	r3, #0
 80036aa:	613b      	str	r3, [r7, #16]
 80036ac:	e043      	b.n	8003736 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	015a      	lsls	r2, r3, #5
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	4413      	add	r3, r2
 80036b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80036c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80036c4:	d118      	bne.n	80036f8 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d10a      	bne.n	80036e2 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	015a      	lsls	r2, r3, #5
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	4413      	add	r3, r2
 80036d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036d8:	461a      	mov	r2, r3
 80036da:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80036de:	6013      	str	r3, [r2, #0]
 80036e0:	e013      	b.n	800370a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	015a      	lsls	r2, r3, #5
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	4413      	add	r3, r2
 80036ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036ee:	461a      	mov	r2, r3
 80036f0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80036f4:	6013      	str	r3, [r2, #0]
 80036f6:	e008      	b.n	800370a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	015a      	lsls	r2, r3, #5
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	4413      	add	r3, r2
 8003700:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003704:	461a      	mov	r2, r3
 8003706:	2300      	movs	r3, #0
 8003708:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	015a      	lsls	r2, r3, #5
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	4413      	add	r3, r2
 8003712:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003716:	461a      	mov	r2, r3
 8003718:	2300      	movs	r3, #0
 800371a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	015a      	lsls	r2, r3, #5
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	4413      	add	r3, r2
 8003724:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003728:	461a      	mov	r2, r3
 800372a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800372e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	3301      	adds	r3, #1
 8003734:	613b      	str	r3, [r7, #16]
 8003736:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800373a:	461a      	mov	r2, r3
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	4293      	cmp	r3, r2
 8003740:	d3b5      	bcc.n	80036ae <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003748:	691b      	ldr	r3, [r3, #16]
 800374a:	68fa      	ldr	r2, [r7, #12]
 800374c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003750:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003754:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8003762:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003764:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003768:	2b00      	cmp	r3, #0
 800376a:	d105      	bne.n	8003778 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	699b      	ldr	r3, [r3, #24]
 8003770:	f043 0210 	orr.w	r2, r3, #16
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	699a      	ldr	r2, [r3, #24]
 800377c:	4b10      	ldr	r3, [pc, #64]	@ (80037c0 <USB_DevInit+0x2c4>)
 800377e:	4313      	orrs	r3, r2
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003784:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003788:	2b00      	cmp	r3, #0
 800378a:	d005      	beq.n	8003798 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	699b      	ldr	r3, [r3, #24]
 8003790:	f043 0208 	orr.w	r2, r3, #8
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003798:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800379c:	2b01      	cmp	r3, #1
 800379e:	d107      	bne.n	80037b0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	699b      	ldr	r3, [r3, #24]
 80037a4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80037a8:	f043 0304 	orr.w	r3, r3, #4
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80037b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3718      	adds	r7, #24
 80037b6:	46bd      	mov	sp, r7
 80037b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80037bc:	b004      	add	sp, #16
 80037be:	4770      	bx	lr
 80037c0:	803c3800 	.word	0x803c3800

080037c4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b085      	sub	sp, #20
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80037ce:	2300      	movs	r3, #0
 80037d0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	3301      	adds	r3, #1
 80037d6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80037de:	d901      	bls.n	80037e4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	e01b      	b.n	800381c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	691b      	ldr	r3, [r3, #16]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	daf2      	bge.n	80037d2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80037ec:	2300      	movs	r3, #0
 80037ee:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	019b      	lsls	r3, r3, #6
 80037f4:	f043 0220 	orr.w	r2, r3, #32
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	3301      	adds	r3, #1
 8003800:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003808:	d901      	bls.n	800380e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800380a:	2303      	movs	r3, #3
 800380c:	e006      	b.n	800381c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	f003 0320 	and.w	r3, r3, #32
 8003816:	2b20      	cmp	r3, #32
 8003818:	d0f0      	beq.n	80037fc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800381a:	2300      	movs	r3, #0
}
 800381c:	4618      	mov	r0, r3
 800381e:	3714      	adds	r7, #20
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003828:	b480      	push	{r7}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	3301      	adds	r3, #1
 8003838:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003840:	d901      	bls.n	8003846 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003842:	2303      	movs	r3, #3
 8003844:	e018      	b.n	8003878 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	691b      	ldr	r3, [r3, #16]
 800384a:	2b00      	cmp	r3, #0
 800384c:	daf2      	bge.n	8003834 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800384e:	2300      	movs	r3, #0
 8003850:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2210      	movs	r2, #16
 8003856:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	3301      	adds	r3, #1
 800385c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003864:	d901      	bls.n	800386a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e006      	b.n	8003878 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	f003 0310 	and.w	r3, r3, #16
 8003872:	2b10      	cmp	r3, #16
 8003874:	d0f0      	beq.n	8003858 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003876:	2300      	movs	r3, #0
}
 8003878:	4618      	mov	r0, r3
 800387a:	3714      	adds	r7, #20
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003884:	b480      	push	{r7}
 8003886:	b085      	sub	sp, #20
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	460b      	mov	r3, r1
 800388e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	78fb      	ldrb	r3, [r7, #3]
 800389e:	68f9      	ldr	r1, [r7, #12]
 80038a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80038a4:	4313      	orrs	r3, r2
 80038a6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3714      	adds	r7, #20
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr

080038b6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80038b6:	b480      	push	{r7}
 80038b8:	b085      	sub	sp, #20
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	68fa      	ldr	r2, [r7, #12]
 80038cc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80038d0:	f023 0303 	bic.w	r3, r3, #3
 80038d4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	68fa      	ldr	r2, [r7, #12]
 80038e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80038e4:	f043 0302 	orr.w	r3, r3, #2
 80038e8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80038ea:	2300      	movs	r3, #0
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3714      	adds	r7, #20
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr

080038f8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	695b      	ldr	r3, [r3, #20]
 8003904:	f003 0301 	and.w	r3, r3, #1
}
 8003908:	4618      	mov	r0, r3
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003914:	b480      	push	{r7}
 8003916:	b085      	sub	sp, #20
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800391c:	2300      	movs	r3, #0
 800391e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	3301      	adds	r3, #1
 8003924:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800392c:	d901      	bls.n	8003932 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e022      	b.n	8003978 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	691b      	ldr	r3, [r3, #16]
 8003936:	2b00      	cmp	r3, #0
 8003938:	daf2      	bge.n	8003920 <USB_CoreReset+0xc>

  count = 10U;
 800393a:	230a      	movs	r3, #10
 800393c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800393e:	e002      	b.n	8003946 <USB_CoreReset+0x32>
  {
    count--;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	3b01      	subs	r3, #1
 8003944:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d1f9      	bne.n	8003940 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	691b      	ldr	r3, [r3, #16]
 8003950:	f043 0201 	orr.w	r2, r3, #1
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	3301      	adds	r3, #1
 800395c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003964:	d901      	bls.n	800396a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e006      	b.n	8003978 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	691b      	ldr	r3, [r3, #16]
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b01      	cmp	r3, #1
 8003974:	d0f0      	beq.n	8003958 <USB_CoreReset+0x44>

  return HAL_OK;
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	3714      	adds	r7, #20
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <tud_cdc_rx_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_cdc_rx_cb(uint8_t itf) {
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	4603      	mov	r3, r0
 800398c:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 800398e:	bf00      	nop
 8003990:	370c      	adds	r7, #12
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr

0800399a <tud_cdc_rx_wanted_cb>:

TU_ATTR_WEAK void tud_cdc_rx_wanted_cb(uint8_t itf, char wanted_char) {
 800399a:	b480      	push	{r7}
 800399c:	b083      	sub	sp, #12
 800399e:	af00      	add	r7, sp, #0
 80039a0:	4603      	mov	r3, r0
 80039a2:	460a      	mov	r2, r1
 80039a4:	71fb      	strb	r3, [r7, #7]
 80039a6:	4613      	mov	r3, r2
 80039a8:	71bb      	strb	r3, [r7, #6]
  (void)itf;
  (void)wanted_char;
}
 80039aa:	bf00      	nop
 80039ac:	370c      	adds	r7, #12
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr

080039b6 <tud_cdc_tx_complete_cb>:

TU_ATTR_WEAK void tud_cdc_tx_complete_cb(uint8_t itf) {
 80039b6:	b480      	push	{r7}
 80039b8:	b083      	sub	sp, #12
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	4603      	mov	r3, r0
 80039be:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 80039c0:	bf00      	nop
 80039c2:	370c      	adds	r7, #12
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr

080039cc <tud_cdc_notify_complete_cb>:

TU_ATTR_WEAK void tud_cdc_notify_complete_cb(uint8_t itf) {
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	4603      	mov	r3, r0
 80039d4:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 80039d6:	bf00      	nop
 80039d8:	370c      	adds	r7, #12
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr

080039e2 <tud_cdc_line_state_cb>:

TU_ATTR_WEAK void tud_cdc_line_state_cb(uint8_t itf, bool dtr, bool rts) {
 80039e2:	b480      	push	{r7}
 80039e4:	b083      	sub	sp, #12
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	4603      	mov	r3, r0
 80039ea:	71fb      	strb	r3, [r7, #7]
 80039ec:	460b      	mov	r3, r1
 80039ee:	71bb      	strb	r3, [r7, #6]
 80039f0:	4613      	mov	r3, r2
 80039f2:	717b      	strb	r3, [r7, #5]
  (void)itf;
  (void)dtr;
  (void)rts;
}
 80039f4:	bf00      	nop
 80039f6:	370c      	adds	r7, #12
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr

08003a00 <tud_cdc_line_coding_cb>:

TU_ATTR_WEAK void tud_cdc_line_coding_cb(uint8_t itf, const cdc_line_coding_t *p_line_coding) {
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	4603      	mov	r3, r0
 8003a08:	6039      	str	r1, [r7, #0]
 8003a0a:	71fb      	strb	r3, [r7, #7]
  (void)itf;
  (void)p_line_coding;
}
 8003a0c:	bf00      	nop
 8003a0e:	370c      	adds	r7, #12
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr

08003a18 <tud_cdc_send_break_cb>:

TU_ATTR_WEAK void tud_cdc_send_break_cb(uint8_t itf, uint16_t duration_ms) {
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	4603      	mov	r3, r0
 8003a20:	460a      	mov	r2, r1
 8003a22:	71fb      	strb	r3, [r7, #7]
 8003a24:	4613      	mov	r3, r2
 8003a26:	80bb      	strh	r3, [r7, #4]
  (void)itf;
  (void)duration_ms;
}
 8003a28:	bf00      	nop
 8003a2a:	370c      	adds	r7, #12
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr

08003a34 <tud_cdc_n_connected>:
  const bool in_opened  = tu_edpt_stream_is_opened(&p_cdc->stream.tx);
  const bool out_opened = tu_edpt_stream_is_opened(&p_cdc->stream.rx);
  return in_opened && out_opened;
}

bool tud_cdc_n_connected(uint8_t itf) {
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b086      	sub	sp, #24
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC);
 8003a3e:	79fb      	ldrb	r3, [r7, #7]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d001      	beq.n	8003a48 <tud_cdc_n_connected+0x14>
 8003a44:	2300      	movs	r3, #0
 8003a46:	e034      	b.n	8003ab2 <tud_cdc_n_connected+0x7e>
bool tud_suspended(void);

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void) {
  const bool is_mounted = tud_mounted();
 8003a48:	f003 fec4 	bl	80077d4 <tud_mounted>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	75fb      	strb	r3, [r7, #23]
  const bool is_suspended = tud_suspended();
 8003a50:	f003 fed2 	bl	80077f8 <tud_suspended>
 8003a54:	4603      	mov	r3, r0
 8003a56:	75bb      	strb	r3, [r7, #22]
  return is_mounted && !is_suspended;
 8003a58:	7dfb      	ldrb	r3, [r7, #23]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d007      	beq.n	8003a6e <tud_cdc_n_connected+0x3a>
 8003a5e:	7dbb      	ldrb	r3, [r7, #22]
 8003a60:	f083 0301 	eor.w	r3, r3, #1
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <tud_cdc_n_connected+0x3a>
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e000      	b.n	8003a70 <tud_cdc_n_connected+0x3c>
 8003a6e:	2300      	movs	r3, #0
 8003a70:	f003 0301 	and.w	r3, r3, #1
 8003a74:	b2db      	uxtb	r3, r3
  TU_VERIFY(tud_ready());
 8003a76:	f083 0301 	eor.w	r3, r3, #1
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d001      	beq.n	8003a84 <tud_cdc_n_connected+0x50>
 8003a80:	2300      	movs	r3, #0
 8003a82:	e016      	b.n	8003ab2 <tud_cdc_n_connected+0x7e>
  // DTR (bit 0) active  is considered as connected
  return tu_bit_test(_cdcd_itf[itf].line_state, 0);
 8003a84:	79fb      	ldrb	r3, [r7, #7]
 8003a86:	4a0d      	ldr	r2, [pc, #52]	@ (8003abc <tud_cdc_n_connected+0x88>)
 8003a88:	21b4      	movs	r1, #180	@ 0xb4
 8003a8a:	fb01 f303 	mul.w	r3, r1, r3
 8003a8e:	4413      	add	r3, r2
 8003a90:	3303      	adds	r3, #3
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	613b      	str	r3, [r7, #16]
 8003a96:	2300      	movs	r3, #0
 8003a98:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }

//------------- Bits -------------//
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_set  (uint32_t value, uint8_t pos) { return value | TU_BIT(pos); }
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8003a9a:	7bfb      	ldrb	r3, [r7, #15]
 8003a9c:	693a      	ldr	r2, [r7, #16]
 8003a9e:	fa22 f303 	lsr.w	r3, r2, r3
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	bf14      	ite	ne
 8003aaa:	2301      	movne	r3, #1
 8003aac:	2300      	moveq	r3, #0
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	bf00      	nop
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3718      	adds	r7, #24
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	200105c8 	.word	0x200105c8

08003ac0 <tud_cdc_n_available>:
}

//--------------------------------------------------------------------+
// READ API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_available(uint8_t itf) {
 8003ac0:	b480      	push	{r7}
 8003ac2:	b089      	sub	sp, #36	@ 0x24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8003aca:	79fb      	ldrb	r3, [r7, #7]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d001      	beq.n	8003ad4 <tud_cdc_n_available+0x14>
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	e034      	b.n	8003b3e <tud_cdc_n_available+0x7e>
  return tu_edpt_stream_read_available(&_cdcd_itf[itf].stream.rx);
 8003ad4:	79fb      	ldrb	r3, [r7, #7]
 8003ad6:	22b4      	movs	r2, #180	@ 0xb4
 8003ad8:	fb02 f303 	mul.w	r3, r2, r3
 8003adc:	3318      	adds	r3, #24
 8003ade:	4a1b      	ldr	r2, [pc, #108]	@ (8003b4c <tud_cdc_n_available+0x8c>)
 8003ae0:	4413      	add	r3, r2
 8003ae2:	3308      	adds	r3, #8
 8003ae4:	61fb      	str	r3, [r7, #28]
  }
}

// Get the number of bytes available for reading
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_edpt_stream_read_available(const tu_edpt_stream_t *s) {
  return (uint32_t) tu_fifo_count(&s->ff);
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	3308      	adds	r3, #8
 8003aea:	61bb      	str	r3, [r7, #24]
  return wr_idx == rd_idx;
}

// return number of items in fifo, capped to fifo's depth
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_count(const tu_fifo_t *f) {
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	8899      	ldrh	r1, [r3, #4]
 8003af0:	69bb      	ldr	r3, [r7, #24]
 8003af2:	891b      	ldrh	r3, [r3, #8]
 8003af4:	b29a      	uxth	r2, r3
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	895b      	ldrh	r3, [r3, #10]
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	82f9      	strh	r1, [r7, #22]
 8003afe:	82ba      	strh	r2, [r7, #20]
 8003b00:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= rd_idx) {
 8003b02:	8aba      	ldrh	r2, [r7, #20]
 8003b04:	8a7b      	ldrh	r3, [r7, #18]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d304      	bcc.n	8003b14 <tud_cdc_n_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 8003b0a:	8aba      	ldrh	r2, [r7, #20]
 8003b0c:	8a7b      	ldrh	r3, [r7, #18]
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	e008      	b.n	8003b26 <tud_cdc_n_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8003b14:	8afb      	ldrh	r3, [r7, #22]
 8003b16:	005b      	lsls	r3, r3, #1
 8003b18:	b29a      	uxth	r2, r3
 8003b1a:	8ab9      	ldrh	r1, [r7, #20]
 8003b1c:	8a7b      	ldrh	r3, [r7, #18]
 8003b1e:	1acb      	subs	r3, r1, r3
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	4413      	add	r3, r2
 8003b24:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8003b26:	69ba      	ldr	r2, [r7, #24]
 8003b28:	8892      	ldrh	r2, [r2, #4]
 8003b2a:	823b      	strh	r3, [r7, #16]
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	81fb      	strh	r3, [r7, #14]

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8003b30:	8a3a      	ldrh	r2, [r7, #16]
 8003b32:	89fb      	ldrh	r3, [r7, #14]
 8003b34:	4293      	cmp	r3, r2
 8003b36:	bf28      	it	cs
 8003b38:	4613      	movcs	r3, r2
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	bf00      	nop
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3724      	adds	r7, #36	@ 0x24
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	200105c8 	.word	0x200105c8

08003b50 <tud_cdc_n_read>:

uint32_t tud_cdc_n_read(uint8_t itf, void* buffer, uint32_t bufsize) {
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b086      	sub	sp, #24
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	4603      	mov	r3, r0
 8003b58:	60b9      	str	r1, [r7, #8]
 8003b5a:	607a      	str	r2, [r7, #4]
 8003b5c:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8003b5e:	7bfb      	ldrb	r3, [r7, #15]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d001      	beq.n	8003b68 <tud_cdc_n_read+0x18>
 8003b64:	2300      	movs	r3, #0
 8003b66:	e010      	b.n	8003b8a <tud_cdc_n_read+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8003b68:	7bfb      	ldrb	r3, [r7, #15]
 8003b6a:	22b4      	movs	r2, #180	@ 0xb4
 8003b6c:	fb02 f303 	mul.w	r3, r2, r3
 8003b70:	4a08      	ldr	r2, [pc, #32]	@ (8003b94 <tud_cdc_n_read+0x44>)
 8003b72:	4413      	add	r3, r2
 8003b74:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_cdc->rhport, &p_cdc->stream.rx, buffer, bufsize);
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	7818      	ldrb	r0, [r3, #0]
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	f103 0120 	add.w	r1, r3, #32
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	68ba      	ldr	r2, [r7, #8]
 8003b84:	f008 fd86 	bl	800c694 <tu_edpt_stream_read>
 8003b88:	4603      	mov	r3, r0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3718      	adds	r7, #24
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	200105c8 	.word	0x200105c8

08003b98 <tud_cdc_n_write>:
}

//--------------------------------------------------------------------+
// WRITE API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_write(uint8_t itf, const void* buffer, uint32_t bufsize) {
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b086      	sub	sp, #24
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]
 8003ba4:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8003ba6:	7bfb      	ldrb	r3, [r7, #15]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d001      	beq.n	8003bb0 <tud_cdc_n_write+0x18>
 8003bac:	2300      	movs	r3, #0
 8003bae:	e010      	b.n	8003bd2 <tud_cdc_n_write+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8003bb0:	7bfb      	ldrb	r3, [r7, #15]
 8003bb2:	22b4      	movs	r2, #180	@ 0xb4
 8003bb4:	fb02 f303 	mul.w	r3, r2, r3
 8003bb8:	4a08      	ldr	r2, [pc, #32]	@ (8003bdc <tud_cdc_n_write+0x44>)
 8003bba:	4413      	add	r3, r2
 8003bbc:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_cdc->rhport, &p_cdc->stream.tx, buffer, bufsize);
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	7818      	ldrb	r0, [r3, #0]
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	f103 010c 	add.w	r1, r3, #12
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	68ba      	ldr	r2, [r7, #8]
 8003bcc:	f008 face 	bl	800c16c <tu_edpt_stream_write>
 8003bd0:	4603      	mov	r3, r0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3718      	adds	r7, #24
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	200105c8 	.word	0x200105c8

08003be0 <tud_cdc_n_write_flush>:

uint32_t tud_cdc_n_write_flush(uint8_t itf) {
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	4603      	mov	r3, r0
 8003be8:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8003bea:	79fb      	ldrb	r3, [r7, #7]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d001      	beq.n	8003bf4 <tud_cdc_n_write_flush+0x14>
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	e00f      	b.n	8003c14 <tud_cdc_n_write_flush+0x34>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8003bf4:	79fb      	ldrb	r3, [r7, #7]
 8003bf6:	22b4      	movs	r2, #180	@ 0xb4
 8003bf8:	fb02 f303 	mul.w	r3, r2, r3
 8003bfc:	4a07      	ldr	r2, [pc, #28]	@ (8003c1c <tud_cdc_n_write_flush+0x3c>)
 8003bfe:	4413      	add	r3, r2
 8003c00:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(p_cdc->rhport, &p_cdc->stream.tx);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	781a      	ldrb	r2, [r3, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	330c      	adds	r3, #12
 8003c0a:	4619      	mov	r1, r3
 8003c0c:	4610      	mov	r0, r2
 8003c0e:	f008 f9dd 	bl	800bfcc <tu_edpt_stream_write_xfer>
 8003c12:	4603      	mov	r3, r0
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3710      	adds	r7, #16
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	200105c8 	.word	0x200105c8

08003c20 <cdcd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void) {
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b088      	sub	sp, #32
 8003c24:	af04      	add	r7, sp, #16
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 8003c26:	22b4      	movs	r2, #180	@ 0xb4
 8003c28:	2100      	movs	r1, #0
 8003c2a:	4829      	ldr	r0, [pc, #164]	@ (8003cd0 <cdcd_init+0xb0>)
 8003c2c:	f008 fd6f 	bl	800c70e <memset>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8003c30:	2300      	movs	r3, #0
 8003c32:	73fb      	strb	r3, [r7, #15]
 8003c34:	e044      	b.n	8003cc0 <cdcd_init+0xa0>
    cdcd_interface_t *p_cdc   = &_cdcd_itf[i];
 8003c36:	7bfb      	ldrb	r3, [r7, #15]
 8003c38:	22b4      	movs	r2, #180	@ 0xb4
 8003c3a:	fb02 f303 	mul.w	r3, r2, r3
 8003c3e:	4a24      	ldr	r2, [pc, #144]	@ (8003cd0 <cdcd_init+0xb0>)
 8003c40:	4413      	add	r3, r2
 8003c42:	60bb      	str	r3, [r7, #8]
    p_cdc->wanted_char = (char) -1;
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	22ff      	movs	r2, #255	@ 0xff
 8003c48:	72da      	strb	r2, [r3, #11]

    // default line coding is : stop bit = 1, parity = none, data bits = 8
    p_cdc->line_coding.bit_rate = 115200;
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003c50:	605a      	str	r2, [r3, #4]
    p_cdc->line_coding.stop_bits = 0;
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	2200      	movs	r2, #0
 8003c56:	721a      	strb	r2, [r3, #8]
    p_cdc->line_coding.parity = 0;
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	725a      	strb	r2, [r3, #9]
    p_cdc->line_coding.data_bits = 8;
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	2208      	movs	r2, #8
 8003c62:	729a      	strb	r2, [r3, #10]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    uint8_t *epout_buf = NULL;
 8003c64:	2300      	movs	r3, #0
 8003c66:	607b      	str	r3, [r7, #4]
    uint8_t *epin_buf  = NULL;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *epout_buf = _cdcd_epbuf[i].epout;
    uint8_t *epin_buf  = _cdcd_epbuf[i].epin;
  #endif

    tu_edpt_stream_init(&p_cdc->stream.rx, false, false, false, p_cdc->stream.rx_ff_buf, CFG_TUD_CDC_RX_BUFSIZE,
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	f103 0020 	add.w	r0, r3, #32
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	3374      	adds	r3, #116	@ 0x74
 8003c76:	2240      	movs	r2, #64	@ 0x40
 8003c78:	9203      	str	r2, [sp, #12]
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	9202      	str	r2, [sp, #8]
 8003c7e:	2240      	movs	r2, #64	@ 0x40
 8003c80:	9201      	str	r2, [sp, #4]
 8003c82:	9300      	str	r3, [sp, #0]
 8003c84:	2300      	movs	r3, #0
 8003c86:	2200      	movs	r2, #0
 8003c88:	2100      	movs	r1, #0
 8003c8a:	f008 f8d2 	bl	800be32 <tu_edpt_stream_init>
                        epout_buf, CFG_TUD_CDC_EP_BUFSIZE);

    // TX fifo can be configured to change to overwritable if not connected (DTR bit not set). Without DTR we do not
    // know if data is actually polled by terminal. This way the most current data is prioritized.
    // Default: is overwritable
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	f103 000c 	add.w	r0, r3, #12
 8003c94:	4b0f      	ldr	r3, [pc, #60]	@ (8003cd4 <cdcd_init+0xb4>)
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003c9c:	b2d9      	uxtb	r1, r3
                        p_cdc->stream.tx_ff_buf, CFG_TUD_CDC_TX_BUFSIZE, epin_buf, CFG_TUD_CDC_EP_BUFSIZE);
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	3334      	adds	r3, #52	@ 0x34
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 8003ca2:	2240      	movs	r2, #64	@ 0x40
 8003ca4:	9203      	str	r2, [sp, #12]
 8003ca6:	683a      	ldr	r2, [r7, #0]
 8003ca8:	9202      	str	r2, [sp, #8]
 8003caa:	2240      	movs	r2, #64	@ 0x40
 8003cac:	9201      	str	r2, [sp, #4]
 8003cae:	9300      	str	r3, [sp, #0]
 8003cb0:	460b      	mov	r3, r1
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	2100      	movs	r1, #0
 8003cb6:	f008 f8bc 	bl	800be32 <tu_edpt_stream_init>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8003cba:	7bfb      	ldrb	r3, [r7, #15]
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	73fb      	strb	r3, [r7, #15]
 8003cc0:	7bfb      	ldrb	r3, [r7, #15]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d0b7      	beq.n	8003c36 <cdcd_init+0x16>
  }
}
 8003cc6:	bf00      	nop
 8003cc8:	bf00      	nop
 8003cca:	3710      	adds	r7, #16
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	200105c8 	.word	0x200105c8
 8003cd4:	20000014 	.word	0x20000014

08003cd8 <cdcd_deinit>:

bool cdcd_deinit(void) {
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8003cde:	2300      	movs	r3, #0
 8003ce0:	71fb      	strb	r3, [r7, #7]
 8003ce2:	e013      	b.n	8003d0c <cdcd_deinit+0x34>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 8003ce4:	79fb      	ldrb	r3, [r7, #7]
 8003ce6:	22b4      	movs	r2, #180	@ 0xb4
 8003ce8:	fb02 f303 	mul.w	r3, r2, r3
 8003cec:	4a0b      	ldr	r2, [pc, #44]	@ (8003d1c <cdcd_deinit+0x44>)
 8003cee:	4413      	add	r3, r2
 8003cf0:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_cdc->stream.rx);
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	3320      	adds	r3, #32
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f008 f8c3 	bl	800be82 <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_cdc->stream.tx);
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	330c      	adds	r3, #12
 8003d00:	4618      	mov	r0, r3
 8003d02:	f008 f8be 	bl	800be82 <tu_edpt_stream_deinit>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8003d06:	79fb      	ldrb	r3, [r7, #7]
 8003d08:	3301      	adds	r3, #1
 8003d0a:	71fb      	strb	r3, [r7, #7]
 8003d0c:	79fb      	ldrb	r3, [r7, #7]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d0e8      	beq.n	8003ce4 <cdcd_deinit+0xc>
  }
  return true;
 8003d12:	2301      	movs	r3, #1
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3708      	adds	r7, #8
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	200105c8 	.word	0x200105c8

08003d20 <cdcd_reset>:

void cdcd_reset(uint8_t rhport) {
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b086      	sub	sp, #24
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	4603      	mov	r3, r0
 8003d28:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	75fb      	strb	r3, [r7, #23]
 8003d2e:	e028      	b.n	8003d82 <cdcd_reset+0x62>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 8003d30:	7dfb      	ldrb	r3, [r7, #23]
 8003d32:	22b4      	movs	r2, #180	@ 0xb4
 8003d34:	fb02 f303 	mul.w	r3, r2, r3
 8003d38:	4a16      	ldr	r2, [pc, #88]	@ (8003d94 <cdcd_reset+0x74>)
 8003d3a:	4413      	add	r3, r2
 8003d3c:	613b      	str	r3, [r7, #16]
    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 8003d3e:	2204      	movs	r2, #4
 8003d40:	2100      	movs	r1, #0
 8003d42:	6938      	ldr	r0, [r7, #16]
 8003d44:	f008 fce3 	bl	800c70e <memset>

    tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, _cdcd_cfg.tx_overwritabe_if_not_connected); // back to default
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	f103 0214 	add.w	r2, r3, #20
 8003d4e:	4b12      	ldr	r3, [pc, #72]	@ (8003d98 <cdcd_reset+0x78>)
 8003d50:	781b      	ldrb	r3, [r3, #0]
 8003d52:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	4619      	mov	r1, r3
 8003d5a:	4610      	mov	r0, r2
 8003d5c:	f002 fe98 	bl	8006a90 <tu_fifo_set_overwritable>
    tu_edpt_stream_close(&p_cdc->stream.rx);
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	3320      	adds	r3, #32
 8003d64:	60bb      	str	r3, [r7, #8]
  s->ep_addr = 0;
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	705a      	strb	r2, [r3, #1]
}
 8003d6c:	bf00      	nop
    tu_edpt_stream_close(&p_cdc->stream.tx);
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	330c      	adds	r3, #12
 8003d72:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2200      	movs	r2, #0
 8003d78:	705a      	strb	r2, [r3, #1]
}
 8003d7a:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8003d7c:	7dfb      	ldrb	r3, [r7, #23]
 8003d7e:	3301      	adds	r3, #1
 8003d80:	75fb      	strb	r3, [r7, #23]
 8003d82:	7dfb      	ldrb	r3, [r7, #23]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d0d3      	beq.n	8003d30 <cdcd_reset+0x10>
  }
}
 8003d88:	bf00      	nop
 8003d8a:	bf00      	nop
 8003d8c:	3718      	adds	r7, #24
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	200105c8 	.word	0x200105c8
 8003d98:	20000014 	.word	0x20000014

08003d9c <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, const tusb_desc_interface_t* itf_desc, uint16_t max_len) {
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b0b0      	sub	sp, #192	@ 0xc0
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	4603      	mov	r3, r0
 8003da4:	6039      	str	r1, [r7, #0]
 8003da6:	71fb      	strb	r3, [r7, #7]
 8003da8:	4613      	mov	r3, r2
 8003daa:	80bb      	strh	r3, [r7, #4]
  // Only support ACM subclass
  TU_VERIFY(TUSB_CLASS_CDC == itf_desc->bInterfaceClass &&
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	795b      	ldrb	r3, [r3, #5]
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d103      	bne.n	8003dbc <cdcd_open+0x20>
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	799b      	ldrb	r3, [r3, #6]
 8003db8:	2b02      	cmp	r3, #2
 8003dba:	d001      	beq.n	8003dc0 <cdcd_open+0x24>
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	e207      	b.n	80041d0 <cdcd_open+0x434>
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8003dcc:	e02a      	b.n	8003e24 <cdcd_open+0x88>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8003dce:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8003dd2:	22b4      	movs	r2, #180	@ 0xb4
 8003dd4:	fb02 f303 	mul.w	r3, r2, r3
 8003dd8:	4aa3      	ldr	r2, [pc, #652]	@ (8004068 <cdcd_open+0x2cc>)
 8003dda:	4413      	add	r3, r2
 8003ddc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8003de0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003de4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003de8:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d011      	beq.n	8003e14 <cdcd_open+0x78>
 8003df0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003df4:	7b5b      	ldrb	r3, [r3, #13]
 8003df6:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d00a      	beq.n	8003e14 <cdcd_open+0x78>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8003dfe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e02:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8003e04:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d106      	bne.n	8003e1a <cdcd_open+0x7e>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8003e0c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d002      	beq.n	8003e1a <cdcd_open+0x7e>
      return idx;
 8003e14:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8003e18:	e009      	b.n	8003e2e <cdcd_open+0x92>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8003e1a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8003e1e:	3301      	adds	r3, #1
 8003e20:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8003e24:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d0d0      	beq.n	8003dce <cdcd_open+0x32>
  return TUSB_INDEX_INVALID_8;
 8003e2c:	23ff      	movs	r3, #255	@ 0xff
              CDC_COMM_SUBCLASS_ABSTRACT_CONTROL_MODEL == itf_desc->bInterfaceSubClass,
            0);

  const uint8_t cdc_id = find_cdc_itf(0); // Find available interface
 8003e2e:	f887 30ba 	strb.w	r3, [r7, #186]	@ 0xba
  TU_ASSERT(cdc_id < CFG_TUD_CDC, 0);
 8003e32:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d00c      	beq.n	8003e54 <cdcd_open+0xb8>
 8003e3a:	4b8c      	ldr	r3, [pc, #560]	@ (800406c <cdcd_open+0x2d0>)
 8003e3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003e40:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d000      	beq.n	8003e50 <cdcd_open+0xb4>
 8003e4e:	be00      	bkpt	0x0000
 8003e50:	2300      	movs	r3, #0
 8003e52:	e1bd      	b.n	80041d0 <cdcd_open+0x434>
  cdcd_interface_t *p_cdc = &_cdcd_itf[cdc_id];
 8003e54:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 8003e58:	22b4      	movs	r2, #180	@ 0xb4
 8003e5a:	fb02 f303 	mul.w	r3, r2, r3
 8003e5e:	4a82      	ldr	r2, [pc, #520]	@ (8004068 <cdcd_open+0x2cc>)
 8003e60:	4413      	add	r3, r2
 8003e62:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

  //------------- Control Interface -------------//
  p_cdc->rhport = rhport;
 8003e66:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003e6a:	79fa      	ldrb	r2, [r7, #7]
 8003e6c:	701a      	strb	r2, [r3, #0]
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	789a      	ldrb	r2, [r3, #2]
 8003e72:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003e76:	705a      	strb	r2, [r3, #1]

  const uint8_t *p_desc   = (const uint8_t *)itf_desc;
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  const uint8_t *desc_end = p_desc + max_len;
 8003e7e:	88bb      	ldrh	r3, [r7, #4]
 8003e80:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8003e84:	4413      	add	r3, r2
 8003e86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	67fb      	str	r3, [r7, #124]	@ 0x7c
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003e8e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e90:	67bb      	str	r3, [r7, #120]	@ 0x78
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003e92:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e94:	781b      	ldrb	r3, [r3, #0]
 8003e96:	461a      	mov	r2, r3
 8003e98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e9a:	4413      	add	r3, r2

  // Skip all class-specific descriptor
  p_desc = tu_desc_next(itf_desc);
 8003e9c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8003ea0:	e00b      	b.n	8003eba <cdcd_open+0x11e>
 8003ea2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003ea6:	677b      	str	r3, [r7, #116]	@ 0x74
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003ea8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003eaa:	673b      	str	r3, [r7, #112]	@ 0x70
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003eac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	461a      	mov	r2, r3
 8003eb2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003eb4:	4413      	add	r3, r2
    p_desc = tu_desc_next(p_desc);
 8003eb6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003eba:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003ebe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ec0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003ec4:	66bb      	str	r3, [r7, #104]	@ 0x68
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  if (p_desc >= desc_end) {
 8003ec6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003ec8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d301      	bcc.n	8003ed2 <cdcd_open+0x136>
    return false;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	e00e      	b.n	8003ef0 <cdcd_open+0x154>
 8003ed2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ed4:	667b      	str	r3, [r7, #100]	@ 0x64
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003ed6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003ed8:	663b      	str	r3, [r7, #96]	@ 0x60
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003eda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003edc:	781b      	ldrb	r3, [r3, #0]
 8003ede:	461a      	mov	r2, r3
 8003ee0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ee2:	4413      	add	r3, r2
  }
  return tu_desc_next(p_desc) <= desc_end;
 8003ee4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	bf2c      	ite	cs
 8003eea:	2301      	movcs	r3, #1
 8003eec:	2300      	movcc	r3, #0
 8003eee:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d007      	beq.n	8003f04 <cdcd_open+0x168>
 8003ef4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003ef8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8003efa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003efc:	3301      	adds	r3, #1
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	2b24      	cmp	r3, #36	@ 0x24
 8003f02:	d0ce      	beq.n	8003ea2 <cdcd_open+0x106>
 8003f04:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003f08:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f0c:	3301      	adds	r3, #1
 8003f0e:	781b      	ldrb	r3, [r3, #0]
  }

  // notification endpoint (optional)
  if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 8003f10:	2b05      	cmp	r3, #5
 8003f12:	d12e      	bne.n	8003f72 <cdcd_open+0x1d6>
    const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 8003f14:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003f18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 8003f1c:	79fb      	ldrb	r3, [r7, #7]
 8003f1e:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8003f22:	4618      	mov	r0, r3
 8003f24:	f005 f848 	bl	8008fb8 <usbd_edpt_open>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	f083 0301 	eor.w	r3, r3, #1
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d00c      	beq.n	8003f4e <cdcd_open+0x1b2>
 8003f34:	4b4d      	ldr	r3, [pc, #308]	@ (800406c <cdcd_open+0x2d0>)
 8003f36:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003f3a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0301 	and.w	r3, r3, #1
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d000      	beq.n	8003f4a <cdcd_open+0x1ae>
 8003f48:	be00      	bkpt	0x0000
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	e140      	b.n	80041d0 <cdcd_open+0x434>
    p_cdc->ep_notify = desc_ep->bEndpointAddress;
 8003f4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f52:	789a      	ldrb	r2, [r3, #2]
 8003f54:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003f58:	709a      	strb	r2, [r3, #2]
 8003f5a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003f5e:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003f60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f62:	653b      	str	r3, [r7, #80]	@ 0x50
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003f64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	461a      	mov	r2, r3
 8003f6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f6c:	4413      	add	r3, r2

    p_desc = tu_desc_next(p_desc);
 8003f6e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003f72:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8003f78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f7a:	3301      	adds	r3, #1
 8003f7c:	781b      	ldrb	r3, [r3, #0]
  }

  //------------- Data Interface (optional) -------------//
  if (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) {
 8003f7e:	2b04      	cmp	r3, #4
 8003f80:	f040 8121 	bne.w	80041c6 <cdcd_open+0x42a>
    const tusb_desc_interface_t *data_itf_desc = (const tusb_desc_interface_t *)p_desc;
 8003f84:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003f88:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (TUSB_CLASS_CDC_DATA == data_itf_desc->bInterfaceClass) {
 8003f8c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003f90:	795b      	ldrb	r3, [r3, #5]
 8003f92:	2b0a      	cmp	r3, #10
 8003f94:	f040 8117 	bne.w	80041c6 <cdcd_open+0x42a>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8003f98:	2300      	movs	r3, #0
 8003f9a:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8003f9e:	e0fc      	b.n	800419a <cdcd_open+0x3fe>
 8003fa0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003fa4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003fa6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003faa:	647b      	str	r3, [r7, #68]	@ 0x44
  if (p_desc >= desc_end) {
 8003fac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003fae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d301      	bcc.n	8003fb8 <cdcd_open+0x21c>
    return false;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	e00e      	b.n	8003fd6 <cdcd_open+0x23a>
 8003fb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003fba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003fbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003fc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fc8:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 8003fca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	bf2c      	ite	cs
 8003fd0:	2301      	movcs	r3, #1
 8003fd2:	2300      	movcc	r3, #0
 8003fd4:	b2db      	uxtb	r3, r3
        if (!tu_desc_in_bounds(p_desc, desc_end)) {
 8003fd6:	f083 0301 	eor.w	r3, r3, #1
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	f040 80e5 	bne.w	80041ac <cdcd_open+0x410>
 8003fe2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003fe6:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003fe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fea:	637b      	str	r3, [r7, #52]	@ 0x34
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003fec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ff4:	4413      	add	r3, r2
          break;
        }
        p_desc = tu_desc_next(p_desc);
 8003ff6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

        const tusb_desc_endpoint_t *desc_ep = (const tusb_desc_endpoint_t *)p_desc;
 8003ffa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003ffe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && TUSB_XFER_BULK == desc_ep->bmAttributes.xfer, 0);
 8004002:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004006:	785b      	ldrb	r3, [r3, #1]
 8004008:	2b05      	cmp	r3, #5
 800400a:	d107      	bne.n	800401c <cdcd_open+0x280>
 800400c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004010:	78db      	ldrb	r3, [r3, #3]
 8004012:	f003 0303 	and.w	r3, r3, #3
 8004016:	b2db      	uxtb	r3, r3
 8004018:	2b02      	cmp	r3, #2
 800401a:	d00c      	beq.n	8004036 <cdcd_open+0x29a>
 800401c:	4b13      	ldr	r3, [pc, #76]	@ (800406c <cdcd_open+0x2d0>)
 800401e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004022:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0301 	and.w	r3, r3, #1
 800402c:	2b00      	cmp	r3, #0
 800402e:	d000      	beq.n	8004032 <cdcd_open+0x296>
 8004030:	be00      	bkpt	0x0000
 8004032:	2300      	movs	r3, #0
 8004034:	e0cc      	b.n	80041d0 <cdcd_open+0x434>

        TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 8004036:	79fb      	ldrb	r3, [r7, #7]
 8004038:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800403c:	4618      	mov	r0, r3
 800403e:	f004 ffbb 	bl	8008fb8 <usbd_edpt_open>
 8004042:	4603      	mov	r3, r0
 8004044:	f083 0301 	eor.w	r3, r3, #1
 8004048:	b2db      	uxtb	r3, r3
 800404a:	2b00      	cmp	r3, #0
 800404c:	d010      	beq.n	8004070 <cdcd_open+0x2d4>
 800404e:	4b07      	ldr	r3, [pc, #28]	@ (800406c <cdcd_open+0x2d0>)
 8004050:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004054:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0301 	and.w	r3, r3, #1
 800405e:	2b00      	cmp	r3, #0
 8004060:	d000      	beq.n	8004064 <cdcd_open+0x2c8>
 8004062:	be00      	bkpt	0x0000
 8004064:	2300      	movs	r3, #0
 8004066:	e0b3      	b.n	80041d0 <cdcd_open+0x434>
 8004068:	200105c8 	.word	0x200105c8
 800406c:	e000edf0 	.word	0xe000edf0
        if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 8004070:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004074:	789b      	ldrb	r3, [r3, #2]
 8004076:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
// Endpoint helper
//--------------------------------------------------------------------+

// Get direction from Endpoint address
TU_ATTR_ALWAYS_INLINE static inline tusb_dir_t tu_edpt_dir(uint8_t addr) {
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800407a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800407e:	09db      	lsrs	r3, r3, #7
 8004080:	b2db      	uxtb	r3, r3
 8004082:	2b01      	cmp	r3, #1
 8004084:	d139      	bne.n	80040fa <cdcd_open+0x35e>
          tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 8004086:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800408a:	330c      	adds	r3, #12
 800408c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004090:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004094:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004096:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800409a:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 800409c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800409e:	789a      	ldrb	r2, [r3, #2]
 80040a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040a2:	705a      	strb	r2, [r3, #1]
 80040a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040a6:	627b      	str	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 80040a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040aa:	889b      	ldrh	r3, [r3, #4]
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80040b2:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 80040b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040b8:	bf0c      	ite	eq
 80040ba:	2301      	moveq	r3, #1
 80040bc:	2300      	movne	r3, #0
 80040be:	b2d9      	uxtb	r1, r3
 80040c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040c2:	7813      	ldrb	r3, [r2, #0]
 80040c4:	f361 0341 	bfi	r3, r1, #1, #1
 80040c8:	7013      	strb	r3, [r2, #0]
}
 80040ca:	bf00      	nop

          tu_edpt_stream_open(stream_tx, desc_ep);
          if (_cdcd_cfg.tx_persistent) {
 80040cc:	4b42      	ldr	r3, [pc, #264]	@ (80041d8 <cdcd_open+0x43c>)
 80040ce:	781b      	ldrb	r3, [r3, #0]
 80040d0:	f003 0302 	and.w	r3, r3, #2
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d006      	beq.n	80040e8 <cdcd_open+0x34c>
            tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 80040da:	79fb      	ldrb	r3, [r7, #7]
 80040dc:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 80040e0:	4618      	mov	r0, r3
 80040e2:	f007 ff73 	bl	800bfcc <tu_edpt_stream_write_xfer>
 80040e6:	e053      	b.n	8004190 <cdcd_open+0x3f4>
 80040e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040ec:	623b      	str	r3, [r7, #32]
  return tu_fifo_clear(&s->ff);
 80040ee:	6a3b      	ldr	r3, [r7, #32]
 80040f0:	3308      	adds	r3, #8
 80040f2:	4618      	mov	r0, r3
 80040f4:	f002 fcbb 	bl	8006a6e <tu_fifo_clear>
 80040f8:	e04a      	b.n	8004190 <cdcd_open+0x3f4>
          } else {
            tu_edpt_stream_clear(stream_tx);
          }
        } else {
          tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 80040fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80040fe:	3320      	adds	r3, #32
 8004100:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004104:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004108:	61fb      	str	r3, [r7, #28]
 800410a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800410e:	61bb      	str	r3, [r7, #24]
  s->ep_addr = desc_ep->bEndpointAddress;
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	789a      	ldrb	r2, [r3, #2]
 8004114:	69fb      	ldr	r3, [r7, #28]
 8004116:	705a      	strb	r2, [r3, #1]
 8004118:	69bb      	ldr	r3, [r7, #24]
 800411a:	617b      	str	r3, [r7, #20]
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	889b      	ldrh	r3, [r3, #4]
 8004120:	b29b      	uxth	r3, r3
 8004122:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004126:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8004128:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800412c:	bf0c      	ite	eq
 800412e:	2301      	moveq	r3, #1
 8004130:	2300      	movne	r3, #0
 8004132:	b2d9      	uxtb	r1, r3
 8004134:	69fa      	ldr	r2, [r7, #28]
 8004136:	7813      	ldrb	r3, [r2, #0]
 8004138:	f361 0341 	bfi	r3, r1, #1, #1
 800413c:	7013      	strb	r3, [r2, #0]
}
 800413e:	bf00      	nop

          tu_edpt_stream_open(stream_rx, desc_ep);
          if (!_cdcd_cfg.rx_persistent) {
 8004140:	4b25      	ldr	r3, [pc, #148]	@ (80041d8 <cdcd_open+0x43c>)
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004148:	b2db      	uxtb	r3, r3
 800414a:	f083 0301 	eor.w	r3, r3, #1
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b00      	cmp	r3, #0
 8004152:	d007      	beq.n	8004164 <cdcd_open+0x3c8>
 8004154:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004158:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	3308      	adds	r3, #8
 800415e:	4618      	mov	r0, r3
 8004160:	f002 fc85 	bl	8006a6e <tu_fifo_clear>
            tu_edpt_stream_clear(stream_rx);
          }
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 8004164:	79fb      	ldrb	r3, [r7, #7]
 8004166:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 800416a:	4618      	mov	r0, r3
 800416c:	f008 f8f6 	bl	800c35c <tu_edpt_stream_read_xfer>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d10c      	bne.n	8004190 <cdcd_open+0x3f4>
 8004176:	4b19      	ldr	r3, [pc, #100]	@ (80041dc <cdcd_open+0x440>)
 8004178:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800417c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 0301 	and.w	r3, r3, #1
 8004186:	2b00      	cmp	r3, #0
 8004188:	d000      	beq.n	800418c <cdcd_open+0x3f0>
 800418a:	be00      	bkpt	0x0000
 800418c:	2300      	movs	r3, #0
 800418e:	e01f      	b.n	80041d0 <cdcd_open+0x434>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8004190:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8004194:	3301      	adds	r3, #1
 8004196:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 800419a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800419e:	791b      	ldrb	r3, [r3, #4]
 80041a0:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 80041a4:	429a      	cmp	r2, r3
 80041a6:	f4ff aefb 	bcc.w	8003fa0 <cdcd_open+0x204>
 80041aa:	e000      	b.n	80041ae <cdcd_open+0x412>
          break;
 80041ac:	bf00      	nop
 80041ae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80041b2:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	461a      	mov	r2, r3
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	4413      	add	r3, r2
        }
      }

      p_desc = tu_desc_next(p_desc);
 80041c2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    }
  }

  return (uint16_t)(p_desc - (const uint8_t *)itf_desc);
 80041c6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	b29b      	uxth	r3, r3
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	37c0      	adds	r7, #192	@ 0xc0
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	20000014 	.word	0x20000014
 80041dc:	e000edf0 	.word	0xe000edf0

080041e0 <cdcd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, const tusb_control_request_t* request) {
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b08a      	sub	sp, #40	@ 0x28
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	4603      	mov	r3, r0
 80041e8:	603a      	str	r2, [r7, #0]
 80041ea:	71fb      	strb	r3, [r7, #7]
 80041ec:	460b      	mov	r3, r1
 80041ee:	71bb      	strb	r3, [r7, #6]
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	781b      	ldrb	r3, [r3, #0]
 80041f4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	2b20      	cmp	r3, #32
 80041fc:	d001      	beq.n	8004202 <cdcd_control_xfer_cb+0x22>
 80041fe:	2300      	movs	r3, #0
 8004200:	e0d9      	b.n	80043b6 <cdcd_control_xfer_cb+0x1d6>

  uint8_t itf;
  cdcd_interface_t* p_cdc;

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8004202:	2300      	movs	r3, #0
 8004204:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004208:	e014      	b.n	8004234 <cdcd_control_xfer_cb+0x54>
    p_cdc = &_cdcd_itf[itf];
 800420a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800420e:	22b4      	movs	r2, #180	@ 0xb4
 8004210:	fb02 f303 	mul.w	r3, r2, r3
 8004214:	4a6a      	ldr	r2, [pc, #424]	@ (80043c0 <cdcd_control_xfer_cb+0x1e0>)
 8004216:	4413      	add	r3, r2
 8004218:	623b      	str	r3, [r7, #32]
    if (p_cdc->itf_num == request->wIndex) {
 800421a:	6a3b      	ldr	r3, [r7, #32]
 800421c:	785b      	ldrb	r3, [r3, #1]
 800421e:	461a      	mov	r2, r3
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	889b      	ldrh	r3, [r3, #4]
 8004224:	b29b      	uxth	r3, r3
 8004226:	429a      	cmp	r2, r3
 8004228:	d009      	beq.n	800423e <cdcd_control_xfer_cb+0x5e>
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 800422a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800422e:	3301      	adds	r3, #1
 8004230:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004234:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004238:	2b00      	cmp	r3, #0
 800423a:	d0e6      	beq.n	800420a <cdcd_control_xfer_cb+0x2a>
 800423c:	e000      	b.n	8004240 <cdcd_control_xfer_cb+0x60>
      break;
 800423e:	bf00      	nop
    }
  }
  TU_VERIFY(itf < CFG_TUD_CDC);
 8004240:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004244:	2b00      	cmp	r3, #0
 8004246:	d001      	beq.n	800424c <cdcd_control_xfer_cb+0x6c>
 8004248:	2300      	movs	r3, #0
 800424a:	e0b4      	b.n	80043b6 <cdcd_control_xfer_cb+0x1d6>

  switch (request->bRequest) {
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	785b      	ldrb	r3, [r3, #1]
 8004250:	3b20      	subs	r3, #32
 8004252:	2b03      	cmp	r3, #3
 8004254:	f200 80a5 	bhi.w	80043a2 <cdcd_control_xfer_cb+0x1c2>
 8004258:	a201      	add	r2, pc, #4	@ (adr r2, 8004260 <cdcd_control_xfer_cb+0x80>)
 800425a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800425e:	bf00      	nop
 8004260:	08004271 	.word	0x08004271
 8004264:	080042a1 	.word	0x080042a1
 8004268:	080042b9 	.word	0x080042b9
 800426c:	08004377 	.word	0x08004377
    case CDC_REQUEST_SET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8004270:	79bb      	ldrb	r3, [r7, #6]
 8004272:	2b01      	cmp	r3, #1
 8004274:	d107      	bne.n	8004286 <cdcd_control_xfer_cb+0xa6>
        TU_LOG_DRV("  Set Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8004276:	6a3b      	ldr	r3, [r7, #32]
 8004278:	1d1a      	adds	r2, r3, #4
 800427a:	79f8      	ldrb	r0, [r7, #7]
 800427c:	2307      	movs	r3, #7
 800427e:	6839      	ldr	r1, [r7, #0]
 8004280:	f005 f9aa 	bl	80095d8 <tud_control_xfer>
      } else if (stage == CONTROL_STAGE_ACK) {
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
      } else {
        // nothing to do
      }
      break;
 8004284:	e08f      	b.n	80043a6 <cdcd_control_xfer_cb+0x1c6>
      } else if (stage == CONTROL_STAGE_ACK) {
 8004286:	79bb      	ldrb	r3, [r7, #6]
 8004288:	2b03      	cmp	r3, #3
 800428a:	f040 808c 	bne.w	80043a6 <cdcd_control_xfer_cb+0x1c6>
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 800428e:	6a3b      	ldr	r3, [r7, #32]
 8004290:	1d1a      	adds	r2, r3, #4
 8004292:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004296:	4611      	mov	r1, r2
 8004298:	4618      	mov	r0, r3
 800429a:	f7ff fbb1 	bl	8003a00 <tud_cdc_line_coding_cb>
      break;
 800429e:	e082      	b.n	80043a6 <cdcd_control_xfer_cb+0x1c6>

    case CDC_REQUEST_GET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 80042a0:	79bb      	ldrb	r3, [r7, #6]
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	f040 8081 	bne.w	80043aa <cdcd_control_xfer_cb+0x1ca>
        TU_LOG_DRV("  Get Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 80042a8:	6a3b      	ldr	r3, [r7, #32]
 80042aa:	1d1a      	adds	r2, r3, #4
 80042ac:	79f8      	ldrb	r0, [r7, #7]
 80042ae:	2307      	movs	r3, #7
 80042b0:	6839      	ldr	r1, [r7, #0]
 80042b2:	f005 f991 	bl	80095d8 <tud_control_xfer>
      }
      break;
 80042b6:	e078      	b.n	80043aa <cdcd_control_xfer_cb+0x1ca>

    case CDC_REQUEST_SET_CONTROL_LINE_STATE:
      if (stage == CONTROL_STAGE_SETUP) {
 80042b8:	79bb      	ldrb	r3, [r7, #6]
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d105      	bne.n	80042ca <cdcd_control_xfer_cb+0xea>
        tud_control_status(rhport, request);
 80042be:	79fb      	ldrb	r3, [r7, #7]
 80042c0:	6839      	ldr	r1, [r7, #0]
 80042c2:	4618      	mov	r0, r3
 80042c4:	f005 f904 	bl	80094d0 <tud_control_status>
        TU_LOG_DRV("  Set Control Line State: DTR = %d, RTS = %d\r\n", dtr, rts);
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
      } else {
        // nothing to do
      }
      break;
 80042c8:	e071      	b.n	80043ae <cdcd_control_xfer_cb+0x1ce>
      } else if (stage == CONTROL_STAGE_ACK) {
 80042ca:	79bb      	ldrb	r3, [r7, #6]
 80042cc:	2b03      	cmp	r3, #3
 80042ce:	d16e      	bne.n	80043ae <cdcd_control_xfer_cb+0x1ce>
        bool const dtr = tu_bit_test(request->wValue, 0);
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	885b      	ldrh	r3, [r3, #2]
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	613b      	str	r3, [r7, #16]
 80042d8:	2300      	movs	r3, #0
 80042da:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80042dc:	7bfb      	ldrb	r3, [r7, #15]
 80042de:	693a      	ldr	r2, [r7, #16]
 80042e0:	fa22 f303 	lsr.w	r3, r2, r3
 80042e4:	f003 0301 	and.w	r3, r3, #1
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	bf14      	ite	ne
 80042ec:	2301      	movne	r3, #1
 80042ee:	2300      	moveq	r3, #0
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	77fb      	strb	r3, [r7, #31]
        bool const rts = tu_bit_test(request->wValue, 1);
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	885b      	ldrh	r3, [r3, #2]
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	61bb      	str	r3, [r7, #24]
 80042fc:	2301      	movs	r3, #1
 80042fe:	75fb      	strb	r3, [r7, #23]
 8004300:	7dfb      	ldrb	r3, [r7, #23]
 8004302:	69ba      	ldr	r2, [r7, #24]
 8004304:	fa22 f303 	lsr.w	r3, r2, r3
 8004308:	f003 0301 	and.w	r3, r3, #1
 800430c:	2b00      	cmp	r3, #0
 800430e:	bf14      	ite	ne
 8004310:	2301      	movne	r3, #1
 8004312:	2300      	moveq	r3, #0
 8004314:	b2db      	uxtb	r3, r3
 8004316:	77bb      	strb	r3, [r7, #30]
        p_cdc->line_state = (uint8_t) request->wValue;
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	885b      	ldrh	r3, [r3, #2]
 800431c:	b29b      	uxth	r3, r3
 800431e:	b2da      	uxtb	r2, r3
 8004320:	6a3b      	ldr	r3, [r7, #32]
 8004322:	70da      	strb	r2, [r3, #3]
        if (_cdcd_cfg.tx_overwritabe_if_not_connected) {
 8004324:	4b27      	ldr	r3, [pc, #156]	@ (80043c4 <cdcd_control_xfer_cb+0x1e4>)
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	f003 0304 	and.w	r3, r3, #4
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d013      	beq.n	800435a <cdcd_control_xfer_cb+0x17a>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, !dtr);
 8004332:	6a3b      	ldr	r3, [r7, #32]
 8004334:	f103 0214 	add.w	r2, r3, #20
 8004338:	7ffb      	ldrb	r3, [r7, #31]
 800433a:	2b00      	cmp	r3, #0
 800433c:	bf14      	ite	ne
 800433e:	2301      	movne	r3, #1
 8004340:	2300      	moveq	r3, #0
 8004342:	b2db      	uxtb	r3, r3
 8004344:	f083 0301 	eor.w	r3, r3, #1
 8004348:	b2db      	uxtb	r3, r3
 800434a:	f003 0301 	and.w	r3, r3, #1
 800434e:	b2db      	uxtb	r3, r3
 8004350:	4619      	mov	r1, r3
 8004352:	4610      	mov	r0, r2
 8004354:	f002 fb9c 	bl	8006a90 <tu_fifo_set_overwritable>
 8004358:	e005      	b.n	8004366 <cdcd_control_xfer_cb+0x186>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, false);
 800435a:	6a3b      	ldr	r3, [r7, #32]
 800435c:	3314      	adds	r3, #20
 800435e:	2100      	movs	r1, #0
 8004360:	4618      	mov	r0, r3
 8004362:	f002 fb95 	bl	8006a90 <tu_fifo_set_overwritable>
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
 8004366:	7fba      	ldrb	r2, [r7, #30]
 8004368:	7ff9      	ldrb	r1, [r7, #31]
 800436a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800436e:	4618      	mov	r0, r3
 8004370:	f7ff fb37 	bl	80039e2 <tud_cdc_line_state_cb>
      break;
 8004374:	e01b      	b.n	80043ae <cdcd_control_xfer_cb+0x1ce>

    case CDC_REQUEST_SEND_BREAK:
      if (stage == CONTROL_STAGE_SETUP) {
 8004376:	79bb      	ldrb	r3, [r7, #6]
 8004378:	2b01      	cmp	r3, #1
 800437a:	d105      	bne.n	8004388 <cdcd_control_xfer_cb+0x1a8>
        tud_control_status(rhport, request);
 800437c:	79fb      	ldrb	r3, [r7, #7]
 800437e:	6839      	ldr	r1, [r7, #0]
 8004380:	4618      	mov	r0, r3
 8004382:	f005 f8a5 	bl	80094d0 <tud_control_status>
        TU_LOG_DRV("  Send Break\r\n");
        tud_cdc_send_break_cb(itf, request->wValue);
      } else {
        // nothing to do
      }
      break;
 8004386:	e014      	b.n	80043b2 <cdcd_control_xfer_cb+0x1d2>
      } else if (stage == CONTROL_STAGE_ACK) {
 8004388:	79bb      	ldrb	r3, [r7, #6]
 800438a:	2b03      	cmp	r3, #3
 800438c:	d111      	bne.n	80043b2 <cdcd_control_xfer_cb+0x1d2>
        tud_cdc_send_break_cb(itf, request->wValue);
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	885b      	ldrh	r3, [r3, #2]
 8004392:	b29a      	uxth	r2, r3
 8004394:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004398:	4611      	mov	r1, r2
 800439a:	4618      	mov	r0, r3
 800439c:	f7ff fb3c 	bl	8003a18 <tud_cdc_send_break_cb>
      break;
 80043a0:	e007      	b.n	80043b2 <cdcd_control_xfer_cb+0x1d2>

    default:
      return false; // stall unsupported request
 80043a2:	2300      	movs	r3, #0
 80043a4:	e007      	b.n	80043b6 <cdcd_control_xfer_cb+0x1d6>
      break;
 80043a6:	bf00      	nop
 80043a8:	e004      	b.n	80043b4 <cdcd_control_xfer_cb+0x1d4>
      break;
 80043aa:	bf00      	nop
 80043ac:	e002      	b.n	80043b4 <cdcd_control_xfer_cb+0x1d4>
      break;
 80043ae:	bf00      	nop
 80043b0:	e000      	b.n	80043b4 <cdcd_control_xfer_cb+0x1d4>
      break;
 80043b2:	bf00      	nop
  }

  return true;
 80043b4:	2301      	movs	r3, #1
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3728      	adds	r7, #40	@ 0x28
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	200105c8 	.word	0x200105c8
 80043c4:	20000014 	.word	0x20000014

080043c8 <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b098      	sub	sp, #96	@ 0x60
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	603b      	str	r3, [r7, #0]
 80043d0:	4603      	mov	r3, r0
 80043d2:	71fb      	strb	r3, [r7, #7]
 80043d4:	460b      	mov	r3, r1
 80043d6:	71bb      	strb	r3, [r7, #6]
 80043d8:	4613      	mov	r3, r2
 80043da:	717b      	strb	r3, [r7, #5]
 80043dc:	79bb      	ldrb	r3, [r7, #6]
 80043de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 80043e2:	2300      	movs	r3, #0
 80043e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80043e8:	e026      	b.n	8004438 <cdcd_xfer_cb+0x70>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 80043ea:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80043ee:	22b4      	movs	r2, #180	@ 0xb4
 80043f0:	fb02 f303 	mul.w	r3, r2, r3
 80043f4:	4a81      	ldr	r2, [pc, #516]	@ (80045fc <cdcd_xfer_cb+0x234>)
 80043f6:	4413      	add	r3, r2
 80043f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 80043fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043fc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004400:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8004404:	429a      	cmp	r2, r3
 8004406:	d00f      	beq.n	8004428 <cdcd_xfer_cb+0x60>
 8004408:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800440a:	7b5b      	ldrb	r3, [r3, #13]
 800440c:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8004410:	429a      	cmp	r2, r3
 8004412:	d009      	beq.n	8004428 <cdcd_xfer_cb+0x60>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8004414:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004416:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8004418:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800441c:	429a      	cmp	r2, r3
 800441e:	d106      	bne.n	800442e <cdcd_xfer_cb+0x66>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8004420:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004424:	2b00      	cmp	r3, #0
 8004426:	d002      	beq.n	800442e <cdcd_xfer_cb+0x66>
      return idx;
 8004428:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800442c:	e009      	b.n	8004442 <cdcd_xfer_cb+0x7a>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 800442e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004432:	3301      	adds	r3, #1
 8004434:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004438:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800443c:	2b00      	cmp	r3, #0
 800443e:	d0d4      	beq.n	80043ea <cdcd_xfer_cb+0x22>
  return TUSB_INDEX_INVALID_8;
 8004440:	23ff      	movs	r3, #255	@ 0xff
  (void)result;

  uint8_t itf = find_cdc_itf(ep_addr);
 8004442:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  TU_ASSERT(itf < CFG_TUD_CDC);
 8004446:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800444a:	2b00      	cmp	r3, #0
 800444c:	d00a      	beq.n	8004464 <cdcd_xfer_cb+0x9c>
 800444e:	4b6c      	ldr	r3, [pc, #432]	@ (8004600 <cdcd_xfer_cb+0x238>)
 8004450:	647b      	str	r3, [r7, #68]	@ 0x44
 8004452:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 0301 	and.w	r3, r3, #1
 800445a:	2b00      	cmp	r3, #0
 800445c:	d000      	beq.n	8004460 <cdcd_xfer_cb+0x98>
 800445e:	be00      	bkpt	0x0000
 8004460:	2300      	movs	r3, #0
 8004462:	e0c7      	b.n	80045f4 <cdcd_xfer_cb+0x22c>
  cdcd_interface_t *p_cdc     = &_cdcd_itf[itf];
 8004464:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004468:	22b4      	movs	r2, #180	@ 0xb4
 800446a:	fb02 f303 	mul.w	r3, r2, r3
 800446e:	4a63      	ldr	r2, [pc, #396]	@ (80045fc <cdcd_xfer_cb+0x234>)
 8004470:	4413      	add	r3, r2
 8004472:	653b      	str	r3, [r7, #80]	@ 0x50
  tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 8004474:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004476:	3320      	adds	r3, #32
 8004478:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 800447a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800447c:	330c      	adds	r3, #12
 800447e:	64bb      	str	r3, [r7, #72]	@ 0x48

  // Received new data, move to fifo
  if (ep_addr == stream_rx->ep_addr) {
 8004480:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004482:	785b      	ldrb	r3, [r3, #1]
 8004484:	79ba      	ldrb	r2, [r7, #6]
 8004486:	429a      	cmp	r2, r3
 8004488:	f040 8091 	bne.w	80045ae <cdcd_xfer_cb+0x1e6>
 800448c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800448e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	637b      	str	r3, [r7, #52]	@ 0x34
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 8004494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004496:	3308      	adds	r3, #8
 8004498:	633b      	str	r3, [r7, #48]	@ 0x30
  return f->depth;
 800449a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800449c:	889b      	ldrh	r3, [r3, #4]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d014      	beq.n	80044cc <cdcd_xfer_cb+0x104>
 80044a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d010      	beq.n	80044cc <cdcd_xfer_cb+0x104>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 80044aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ac:	f103 0208 	add.w	r2, r3, #8
 80044b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80044b6:	b289      	uxth	r1, r1
 80044b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80044ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044bc:	460b      	mov	r3, r1
 80044be:	84fb      	strh	r3, [r7, #38]	@ 0x26
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 80044c0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80044c2:	2300      	movs	r3, #0
 80044c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044c6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80044c8:	f002 fe1e 	bl	8007108 <tu_fifo_write_n_access_mode>
}
 80044cc:	bf00      	nop
    tu_edpt_stream_read_xfer_complete(stream_rx, xferred_bytes);

    // Check for wanted char and invoke wanted callback
    if (((signed char)p_cdc->wanted_char) != -1) {
 80044ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044d0:	7adb      	ldrb	r3, [r3, #11]
 80044d2:	2bff      	cmp	r3, #255	@ 0xff
 80044d4:	d04a      	beq.n	800456c <cdcd_xfer_cb+0x1a4>
      tu_fifo_buffer_info_t buf_info;
      tu_fifo_get_read_info(&stream_rx->ff, &buf_info);
 80044d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044d8:	3308      	adds	r3, #8
 80044da:	f107 0208 	add.w	r2, r7, #8
 80044de:	4611      	mov	r1, r2
 80044e0:	4618      	mov	r0, r3
 80044e2:	f003 f858 	bl	8007596 <tu_fifo_get_read_info>

      // find backward
      uint8_t *ptr;
      if (buf_info.wrapped.len > 0) {
 80044e6:	8a3b      	ldrh	r3, [r7, #16]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d005      	beq.n	80044f8 <cdcd_xfer_cb+0x130>
        ptr = buf_info.wrapped.ptr + buf_info.wrapped.len - 1; // last byte of wrap buffer
 80044ec:	697a      	ldr	r2, [r7, #20]
 80044ee:	8a3b      	ldrh	r3, [r7, #16]
 80044f0:	3b01      	subs	r3, #1
 80044f2:	4413      	add	r3, r2
 80044f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80044f6:	e00a      	b.n	800450e <cdcd_xfer_cb+0x146>
      } else if (buf_info.linear.len > 0) {
 80044f8:	893b      	ldrh	r3, [r7, #8]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d005      	beq.n	800450a <cdcd_xfer_cb+0x142>
        ptr = buf_info.linear.ptr + buf_info.linear.len - 1;   // last byte of linear buffer
 80044fe:	68fa      	ldr	r2, [r7, #12]
 8004500:	893b      	ldrh	r3, [r7, #8]
 8004502:	3b01      	subs	r3, #1
 8004504:	4413      	add	r3, r2
 8004506:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004508:	e001      	b.n	800450e <cdcd_xfer_cb+0x146>
      } else {
        ptr = NULL;                                      // no data
 800450a:	2300      	movs	r3, #0
 800450c:	65fb      	str	r3, [r7, #92]	@ 0x5c
      }

      if (ptr != NULL) {
 800450e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004510:	2b00      	cmp	r3, #0
 8004512:	d02b      	beq.n	800456c <cdcd_xfer_cb+0x1a4>
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 8004514:	2300      	movs	r3, #0
 8004516:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004518:	e022      	b.n	8004560 <cdcd_xfer_cb+0x198>
          if (p_cdc->wanted_char == (char)*ptr) {
 800451a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800451c:	7ada      	ldrb	r2, [r3, #11]
 800451e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	429a      	cmp	r2, r3
 8004524:	d108      	bne.n	8004538 <cdcd_xfer_cb+0x170>
            tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 8004526:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004528:	7ada      	ldrb	r2, [r3, #11]
 800452a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800452e:	4611      	mov	r1, r2
 8004530:	4618      	mov	r0, r3
 8004532:	f7ff fa32 	bl	800399a <tud_cdc_rx_wanted_cb>
            break; // only invoke once per transfer, even if multiple wanted chars are present
 8004536:	e019      	b.n	800456c <cdcd_xfer_cb+0x1a4>
          }

          if (ptr == buf_info.wrapped.ptr) {
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800453c:	429a      	cmp	r2, r3
 800453e:	d105      	bne.n	800454c <cdcd_xfer_cb+0x184>
            ptr = buf_info.linear.ptr + buf_info.linear.len - 1; // last byte of linear buffer
 8004540:	68fa      	ldr	r2, [r7, #12]
 8004542:	893b      	ldrh	r3, [r7, #8]
 8004544:	3b01      	subs	r3, #1
 8004546:	4413      	add	r3, r2
 8004548:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800454a:	e006      	b.n	800455a <cdcd_xfer_cb+0x192>
          } else if (ptr == buf_info.linear.ptr) {
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004550:	429a      	cmp	r2, r3
 8004552:	d00a      	beq.n	800456a <cdcd_xfer_cb+0x1a2>
            break;                                         // reached the beginning
          } else {
            ptr--;
 8004554:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004556:	3b01      	subs	r3, #1
 8004558:	65fb      	str	r3, [r7, #92]	@ 0x5c
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 800455a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800455c:	3301      	adds	r3, #1
 800455e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004560:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	429a      	cmp	r2, r3
 8004566:	d3d8      	bcc.n	800451a <cdcd_xfer_cb+0x152>
 8004568:	e000      	b.n	800456c <cdcd_xfer_cb+0x1a4>
            break;                                         // reached the beginning
 800456a:	bf00      	nop
 800456c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800456e:	623b      	str	r3, [r7, #32]
  return tu_fifo_empty(&s->ff);
 8004570:	6a3b      	ldr	r3, [r7, #32]
 8004572:	3308      	adds	r3, #8
 8004574:	61fb      	str	r3, [r7, #28]
  const uint16_t wr_idx = f->wr_idx;
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	891b      	ldrh	r3, [r3, #8]
 800457a:	837b      	strh	r3, [r7, #26]
  const uint16_t rd_idx = f->rd_idx;
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	895b      	ldrh	r3, [r3, #10]
 8004580:	833b      	strh	r3, [r7, #24]
  return wr_idx == rd_idx;
 8004582:	8b7a      	ldrh	r2, [r7, #26]
 8004584:	8b3b      	ldrh	r3, [r7, #24]
 8004586:	429a      	cmp	r2, r3
 8004588:	bf0c      	ite	eq
 800458a:	2301      	moveq	r3, #1
 800458c:	2300      	movne	r3, #0
 800458e:	b2db      	uxtb	r3, r3
        }
      }
    }

    // invoke receive callback if there is still data
    if (!tu_edpt_stream_empty(stream_rx)) {
 8004590:	f083 0301 	eor.w	r3, r3, #1
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d004      	beq.n	80045a4 <cdcd_xfer_cb+0x1dc>
      tud_cdc_rx_cb(itf);
 800459a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800459e:	4618      	mov	r0, r3
 80045a0:	f7ff f9f0 	bl	8003984 <tud_cdc_rx_cb>
    }

    tu_edpt_stream_read_xfer(rhport, stream_rx); // prepare for more data
 80045a4:	79fb      	ldrb	r3, [r7, #7]
 80045a6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80045a8:	4618      	mov	r0, r3
 80045aa:	f007 fed7 	bl	800c35c <tu_edpt_stream_read_xfer>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding. Though maybe the baudrate is not really important !
  if (ep_addr == stream_tx->ep_addr) {
 80045ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80045b0:	785b      	ldrb	r3, [r3, #1]
 80045b2:	79ba      	ldrb	r2, [r7, #6]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d112      	bne.n	80045de <cdcd_xfer_cb+0x216>
    tud_cdc_tx_complete_cb(itf); // invoke callback to possibly refill tx fifo
 80045b8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80045bc:	4618      	mov	r0, r3
 80045be:	f7ff f9fa 	bl	80039b6 <tud_cdc_tx_complete_cb>

    if (0 == tu_edpt_stream_write_xfer(rhport, stream_tx)) {
 80045c2:	79fb      	ldrb	r3, [r7, #7]
 80045c4:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80045c6:	4618      	mov	r0, r3
 80045c8:	f007 fd00 	bl	800bfcc <tu_edpt_stream_write_xfer>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d105      	bne.n	80045de <cdcd_xfer_cb+0x216>
      // If there is no data left, a ZLP should be sent if needed
      tu_edpt_stream_write_zlp_if_needed(rhport, stream_tx, xferred_bytes);
 80045d2:	79fb      	ldrb	r3, [r7, #7]
 80045d4:	683a      	ldr	r2, [r7, #0]
 80045d6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80045d8:	4618      	mov	r0, r3
 80045da:	f007 fc5d 	bl	800be98 <tu_edpt_stream_write_zlp_if_needed>
    }
  }

  // Sent notification to host
  if (ep_addr == p_cdc->ep_notify) {
 80045de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80045e0:	789b      	ldrb	r3, [r3, #2]
 80045e2:	79ba      	ldrb	r2, [r7, #6]
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d104      	bne.n	80045f2 <cdcd_xfer_cb+0x22a>
    tud_cdc_notify_complete_cb(itf);
 80045e8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80045ec:	4618      	mov	r0, r3
 80045ee:	f7ff f9ed 	bl	80039cc <tud_cdc_notify_complete_cb>
  }

  return true;
 80045f2:	2301      	movs	r3, #1
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3760      	adds	r7, #96	@ 0x60
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	200105c8 	.word	0x200105c8
 8004600:	e000edf0 	.word	0xe000edf0

08004604 <tud_hid_set_protocol_cb>:
}

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_hid_set_protocol_cb(uint8_t instance, uint8_t protocol) {
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
 800460a:	4603      	mov	r3, r0
 800460c:	460a      	mov	r2, r1
 800460e:	71fb      	strb	r3, [r7, #7]
 8004610:	4613      	mov	r3, r2
 8004612:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) protocol;
}
 8004614:	bf00      	nop
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <tud_hid_set_idle_cb>:

TU_ATTR_WEAK bool tud_hid_set_idle_cb(uint8_t instance, uint8_t idle_rate) {
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	4603      	mov	r3, r0
 8004628:	460a      	mov	r2, r1
 800462a:	71fb      	strb	r3, [r7, #7]
 800462c:	4613      	mov	r3, r2
 800462e:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) idle_rate;
  return true;
 8004630:	2301      	movs	r3, #1
}
 8004632:	4618      	mov	r0, r3
 8004634:	370c      	adds	r7, #12
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr

0800463e <tud_hid_report_complete_cb>:

TU_ATTR_WEAK void tud_hid_report_complete_cb(uint8_t instance, uint8_t const* report, uint16_t len) {
 800463e:	b480      	push	{r7}
 8004640:	b083      	sub	sp, #12
 8004642:	af00      	add	r7, sp, #0
 8004644:	4603      	mov	r3, r0
 8004646:	6039      	str	r1, [r7, #0]
 8004648:	71fb      	strb	r3, [r7, #7]
 800464a:	4613      	mov	r3, r2
 800464c:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report;
  (void) len;
}
 800464e:	bf00      	nop
 8004650:	370c      	adds	r7, #12
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr

0800465a <tud_hid_report_failed_cb>:

// Invoked when a transfer wasn't successful
TU_ATTR_WEAK void tud_hid_report_failed_cb(uint8_t instance, hid_report_type_t report_type, uint8_t const* report, uint16_t xferred_bytes) {
 800465a:	b480      	push	{r7}
 800465c:	b083      	sub	sp, #12
 800465e:	af00      	add	r7, sp, #0
 8004660:	603a      	str	r2, [r7, #0]
 8004662:	461a      	mov	r2, r3
 8004664:	4603      	mov	r3, r0
 8004666:	71fb      	strb	r3, [r7, #7]
 8004668:	460b      	mov	r3, r1
 800466a:	71bb      	strb	r3, [r7, #6]
 800466c:	4613      	mov	r3, r2
 800466e:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report_type;
  (void) report;
  (void) xferred_bytes;
}
 8004670:	bf00      	nop
 8004672:	370c      	adds	r7, #12
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr

0800467c <hidd_init>:
}

//--------------------------------------------------------------------+
// USBD-CLASS API
//--------------------------------------------------------------------+
void hidd_init(void) {
 800467c:	b580      	push	{r7, lr}
 800467e:	af00      	add	r7, sp, #0
  hidd_reset(0);
 8004680:	2000      	movs	r0, #0
 8004682:	f000 f80b 	bl	800469c <hidd_reset>
}
 8004686:	bf00      	nop
 8004688:	bd80      	pop	{r7, pc}

0800468a <hidd_deinit>:

bool hidd_deinit(void) {
 800468a:	b480      	push	{r7}
 800468c:	af00      	add	r7, sp, #0
  return true;
 800468e:	2301      	movs	r3, #1
}
 8004690:	4618      	mov	r0, r3
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr
	...

0800469c <hidd_reset>:

void hidd_reset(uint8_t rhport) {
 800469c:	b580      	push	{r7, lr}
 800469e:	b082      	sub	sp, #8
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	4603      	mov	r3, r0
 80046a4:	71fb      	strb	r3, [r7, #7]
  (void)rhport;
  tu_memclr(_hidd_itf, sizeof(_hidd_itf));
 80046a6:	220c      	movs	r2, #12
 80046a8:	2100      	movs	r1, #0
 80046aa:	4803      	ldr	r0, [pc, #12]	@ (80046b8 <hidd_reset+0x1c>)
 80046ac:	f008 f82f 	bl	800c70e <memset>
}
 80046b0:	bf00      	nop
 80046b2:	3708      	adds	r7, #8
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}
 80046b8:	2001067c 	.word	0x2001067c

080046bc <hidd_open>:

uint16_t hidd_open(uint8_t rhport, tusb_desc_interface_t const *desc_itf, uint16_t max_len) {
 80046bc:	b580      	push	{r7, lr}
 80046be:	b094      	sub	sp, #80	@ 0x50
 80046c0:	af02      	add	r7, sp, #8
 80046c2:	4603      	mov	r3, r0
 80046c4:	6039      	str	r1, [r7, #0]
 80046c6:	71fb      	strb	r3, [r7, #7]
 80046c8:	4613      	mov	r3, r2
 80046ca:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_HID == desc_itf->bInterfaceClass, 0);
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	795b      	ldrb	r3, [r3, #5]
 80046d0:	2b03      	cmp	r3, #3
 80046d2:	d001      	beq.n	80046d8 <hidd_open+0x1c>
 80046d4:	2300      	movs	r3, #0
 80046d6:	e0d0      	b.n	800487a <hidd_open+0x1be>

  // len = interface + hid + n*endpoints
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
                                       desc_itf->bNumEndpoints * sizeof(tusb_desc_endpoint_t));
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	791b      	ldrb	r3, [r3, #4]
 80046dc:	461a      	mov	r2, r3
 80046de:	00d2      	lsls	r2, r2, #3
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	b29b      	uxth	r3, r3
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
 80046e4:	3312      	adds	r3, #18
 80046e6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  TU_ASSERT(max_len >= drv_len, 0);
 80046ea:	88ba      	ldrh	r2, [r7, #4]
 80046ec:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d20a      	bcs.n	800470a <hidd_open+0x4e>
 80046f4:	4b63      	ldr	r3, [pc, #396]	@ (8004884 <hidd_open+0x1c8>)
 80046f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80046f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 0301 	and.w	r3, r3, #1
 8004700:	2b00      	cmp	r3, #0
 8004702:	d000      	beq.n	8004706 <hidd_open+0x4a>
 8004704:	be00      	bkpt	0x0000
 8004706:	2300      	movs	r3, #0
 8004708:	e0b7      	b.n	800487a <hidd_open+0x1be>

  // Find available interface
  hidd_interface_t *p_hid;
  uint8_t hid_id;
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 800470a:	2300      	movs	r3, #0
 800470c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004710:	e011      	b.n	8004736 <hidd_open+0x7a>
    p_hid = &_hidd_itf[hid_id];
 8004712:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8004716:	4613      	mov	r3, r2
 8004718:	005b      	lsls	r3, r3, #1
 800471a:	4413      	add	r3, r2
 800471c:	009b      	lsls	r3, r3, #2
 800471e:	4a5a      	ldr	r2, [pc, #360]	@ (8004888 <hidd_open+0x1cc>)
 8004720:	4413      	add	r3, r2
 8004722:	647b      	str	r3, [r7, #68]	@ 0x44
    if (p_hid->ep_in == 0) {
 8004724:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004726:	785b      	ldrb	r3, [r3, #1]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d009      	beq.n	8004740 <hidd_open+0x84>
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 800472c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004730:	3301      	adds	r3, #1
 8004732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004736:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800473a:	2b00      	cmp	r3, #0
 800473c:	d0e9      	beq.n	8004712 <hidd_open+0x56>
 800473e:	e000      	b.n	8004742 <hidd_open+0x86>
      break;
 8004740:	bf00      	nop
    }
  }
  TU_ASSERT(hid_id < CFG_TUD_HID, 0);
 8004742:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004746:	2b00      	cmp	r3, #0
 8004748:	d00a      	beq.n	8004760 <hidd_open+0xa4>
 800474a:	4b4e      	ldr	r3, [pc, #312]	@ (8004884 <hidd_open+0x1c8>)
 800474c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800474e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	2b00      	cmp	r3, #0
 8004758:	d000      	beq.n	800475c <hidd_open+0xa0>
 800475a:	be00      	bkpt	0x0000
 800475c:	2300      	movs	r3, #0
 800475e:	e08c      	b.n	800487a <hidd_open+0x1be>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_id];
 8004760:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8004764:	4613      	mov	r3, r2
 8004766:	005b      	lsls	r3, r3, #1
 8004768:	4413      	add	r3, r2
 800476a:	011b      	lsls	r3, r3, #4
 800476c:	4a47      	ldr	r2, [pc, #284]	@ (800488c <hidd_open+0x1d0>)
 800476e:	4413      	add	r3, r2
 8004770:	63fb      	str	r3, [r7, #60]	@ 0x3c

  uint8_t const *p_desc = (uint8_t const *)desc_itf;
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004778:	61fb      	str	r3, [r7, #28]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800477a:	69fb      	ldr	r3, [r7, #28]
 800477c:	61bb      	str	r3, [r7, #24]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	461a      	mov	r2, r3
 8004784:	69bb      	ldr	r3, [r7, #24]
 8004786:	4413      	add	r3, r2

  //------------- HID descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 8004788:	63bb      	str	r3, [r7, #56]	@ 0x38
 800478a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800478c:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800478e:	6a3b      	ldr	r3, [r7, #32]
 8004790:	3301      	adds	r3, #1
 8004792:	781b      	ldrb	r3, [r3, #0]
  TU_ASSERT(HID_DESC_TYPE_HID == tu_desc_type(p_desc), 0);
 8004794:	2b21      	cmp	r3, #33	@ 0x21
 8004796:	d00a      	beq.n	80047ae <hidd_open+0xf2>
 8004798:	4b3a      	ldr	r3, [pc, #232]	@ (8004884 <hidd_open+0x1c8>)
 800479a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800479c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 0301 	and.w	r3, r3, #1
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d000      	beq.n	80047aa <hidd_open+0xee>
 80047a8:	be00      	bkpt	0x0000
 80047aa:	2300      	movs	r3, #0
 80047ac:	e065      	b.n	800487a <hidd_open+0x1be>
  p_hid->hid_descriptor = (tusb_hid_descriptor_hid_t const *)p_desc;
 80047ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80047b2:	609a      	str	r2, [r3, #8]
 80047b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047b6:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	781b      	ldrb	r3, [r3, #0]
 80047c0:	461a      	mov	r2, r3
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	4413      	add	r3, r2

  //------------- Endpoint Descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 80047c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  TU_ASSERT(usbd_open_edpt_pair(rhport, p_desc, desc_itf->bNumEndpoints, TUSB_XFER_INTERRUPT, &p_hid->ep_out, &p_hid->ep_in), 0);
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	7919      	ldrb	r1, [r3, #4]
 80047cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047ce:	3302      	adds	r3, #2
 80047d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047d2:	3201      	adds	r2, #1
 80047d4:	79f8      	ldrb	r0, [r7, #7]
 80047d6:	9201      	str	r2, [sp, #4]
 80047d8:	9300      	str	r3, [sp, #0]
 80047da:	2303      	movs	r3, #3
 80047dc:	460a      	mov	r2, r1
 80047de:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80047e0:	f004 fb82 	bl	8008ee8 <usbd_open_edpt_pair>
 80047e4:	4603      	mov	r3, r0
 80047e6:	f083 0301 	eor.w	r3, r3, #1
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d00a      	beq.n	8004806 <hidd_open+0x14a>
 80047f0:	4b24      	ldr	r3, [pc, #144]	@ (8004884 <hidd_open+0x1c8>)
 80047f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80047f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d000      	beq.n	8004802 <hidd_open+0x146>
 8004800:	be00      	bkpt	0x0000
 8004802:	2300      	movs	r3, #0
 8004804:	e039      	b.n	800487a <hidd_open+0x1be>

  if (desc_itf->bInterfaceSubClass == HID_SUBCLASS_BOOT) {
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	799b      	ldrb	r3, [r3, #6]
 800480a:	2b01      	cmp	r3, #1
 800480c:	d103      	bne.n	8004816 <hidd_open+0x15a>
    p_hid->itf_protocol = desc_itf->bInterfaceProtocol;
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	79da      	ldrb	r2, [r3, #7]
 8004812:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004814:	70da      	strb	r2, [r3, #3]
  }

  p_hid->protocol_mode = HID_PROTOCOL_REPORT; // Per Specs: default is report mode
 8004816:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004818:	2201      	movs	r2, #1
 800481a:	719a      	strb	r2, [r3, #6]
  p_hid->itf_num = desc_itf->bInterfaceNumber;
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	789a      	ldrb	r2, [r3, #2]
 8004820:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004822:	701a      	strb	r2, [r3, #0]

  // Use offsetof to avoid pointer to the odd/misaligned address
  p_hid->report_desc_len = tu_unaligned_read16((uint8_t const *)p_hid->hid_descriptor + offsetof(tusb_hid_descriptor_hid_t, wReportLength));
 8004824:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	3307      	adds	r3, #7
 800482a:	60fb      	str	r3, [r7, #12]
  return *((uint16_t const *) mem);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	881a      	ldrh	r2, [r3, #0]
 8004830:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004832:	809a      	strh	r2, [r3, #4]

  // Prepare for output endpoint
  if (p_hid->ep_out) {
 8004834:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004836:	789b      	ldrb	r3, [r3, #2]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d01c      	beq.n	8004876 <hidd_open+0x1ba>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false), drv_len);
 800483c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800483e:	7899      	ldrb	r1, [r3, #2]
 8004840:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004842:	f103 0220 	add.w	r2, r3, #32
 8004846:	79f8      	ldrb	r0, [r7, #7]
 8004848:	2300      	movs	r3, #0
 800484a:	9300      	str	r3, [sp, #0]
 800484c:	2310      	movs	r3, #16
 800484e:	f004 fc49 	bl	80090e4 <usbd_edpt_xfer>
 8004852:	4603      	mov	r3, r0
 8004854:	f083 0301 	eor.w	r3, r3, #1
 8004858:	b2db      	uxtb	r3, r3
 800485a:	2b00      	cmp	r3, #0
 800485c:	d00b      	beq.n	8004876 <hidd_open+0x1ba>
 800485e:	4b09      	ldr	r3, [pc, #36]	@ (8004884 <hidd_open+0x1c8>)
 8004860:	637b      	str	r3, [r7, #52]	@ 0x34
 8004862:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 0301 	and.w	r3, r3, #1
 800486a:	2b00      	cmp	r3, #0
 800486c:	d000      	beq.n	8004870 <hidd_open+0x1b4>
 800486e:	be00      	bkpt	0x0000
 8004870:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004874:	e001      	b.n	800487a <hidd_open+0x1be>
  }

  return drv_len;
 8004876:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
}
 800487a:	4618      	mov	r0, r3
 800487c:	3748      	adds	r7, #72	@ 0x48
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	e000edf0 	.word	0xe000edf0
 8004888:	2001067c 	.word	0x2001067c
 800488c:	20010688 	.word	0x20010688

08004890 <hidd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool hidd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const *request) {
 8004890:	b580      	push	{r7, lr}
 8004892:	b094      	sub	sp, #80	@ 0x50
 8004894:	af02      	add	r7, sp, #8
 8004896:	4603      	mov	r3, r0
 8004898:	603a      	str	r2, [r7, #0]
 800489a:	71fb      	strb	r3, [r7, #7]
 800489c:	460b      	mov	r3, r1
 800489e:	71bb      	strb	r3, [r7, #6]
  TU_VERIFY(request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE);
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	781b      	ldrb	r3, [r3, #0]
 80048a4:	f003 031f 	and.w	r3, r3, #31
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d001      	beq.n	80048b2 <hidd_control_xfer_cb+0x22>
 80048ae:	2300      	movs	r3, #0
 80048b0:	e1d6      	b.n	8004c60 <hidd_control_xfer_cb+0x3d0>

  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	889b      	ldrh	r3, [r3, #4]
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	77fb      	strb	r3, [r7, #31]
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 80048bc:	2300      	movs	r3, #0
 80048be:	77bb      	strb	r3, [r7, #30]
 80048c0:	e00f      	b.n	80048e2 <hidd_control_xfer_cb+0x52>
    if (itf_num == _hidd_itf[i].itf_num) {
 80048c2:	7fba      	ldrb	r2, [r7, #30]
 80048c4:	498f      	ldr	r1, [pc, #572]	@ (8004b04 <hidd_control_xfer_cb+0x274>)
 80048c6:	4613      	mov	r3, r2
 80048c8:	005b      	lsls	r3, r3, #1
 80048ca:	4413      	add	r3, r2
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	440b      	add	r3, r1
 80048d0:	781b      	ldrb	r3, [r3, #0]
 80048d2:	7ffa      	ldrb	r2, [r7, #31]
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d101      	bne.n	80048dc <hidd_control_xfer_cb+0x4c>
      return i;
 80048d8:	7fbb      	ldrb	r3, [r7, #30]
 80048da:	e006      	b.n	80048ea <hidd_control_xfer_cb+0x5a>
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 80048dc:	7fbb      	ldrb	r3, [r7, #30]
 80048de:	3301      	adds	r3, #1
 80048e0:	77bb      	strb	r3, [r7, #30]
 80048e2:	7fbb      	ldrb	r3, [r7, #30]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d0ec      	beq.n	80048c2 <hidd_control_xfer_cb+0x32>
  return 0xFF;
 80048e8:	23ff      	movs	r3, #255	@ 0xff
  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 80048ea:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  TU_VERIFY(hid_itf < CFG_TUD_HID);
 80048ee:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d001      	beq.n	80048fa <hidd_control_xfer_cb+0x6a>
 80048f6:	2300      	movs	r3, #0
 80048f8:	e1b2      	b.n	8004c60 <hidd_control_xfer_cb+0x3d0>
  hidd_interface_t *p_hid = &_hidd_itf[hid_itf];
 80048fa:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80048fe:	4613      	mov	r3, r2
 8004900:	005b      	lsls	r3, r3, #1
 8004902:	4413      	add	r3, r2
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	4a7f      	ldr	r2, [pc, #508]	@ (8004b04 <hidd_control_xfer_cb+0x274>)
 8004908:	4413      	add	r3, r2
 800490a:	637b      	str	r3, [r7, #52]	@ 0x34
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_itf];
 800490c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8004910:	4613      	mov	r3, r2
 8004912:	005b      	lsls	r3, r3, #1
 8004914:	4413      	add	r3, r2
 8004916:	011b      	lsls	r3, r3, #4
 8004918:	4a7b      	ldr	r2, [pc, #492]	@ (8004b08 <hidd_control_xfer_cb+0x278>)
 800491a:	4413      	add	r3, r2
 800491c:	633b      	str	r3, [r7, #48]	@ 0x30

  if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD) {
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8004926:	b2db      	uxtb	r3, r3
 8004928:	2b00      	cmp	r3, #0
 800492a:	d145      	bne.n	80049b8 <hidd_control_xfer_cb+0x128>
    //------------- STD Request -------------//
    if (stage == CONTROL_STAGE_SETUP) {
 800492c:	79bb      	ldrb	r3, [r7, #6]
 800492e:	2b01      	cmp	r3, #1
 8004930:	f040 8195 	bne.w	8004c5e <hidd_control_xfer_cb+0x3ce>
      uint8_t const desc_type = tu_u16_high(request->wValue);
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	885b      	ldrh	r3, [r3, #2]
 8004938:	b29b      	uxth	r3, r3
 800493a:	83bb      	strh	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800493c:	8bbb      	ldrh	r3, [r7, #28]
 800493e:	0a1b      	lsrs	r3, r3, #8
 8004940:	b29b      	uxth	r3, r3
 8004942:	b2db      	uxtb	r3, r3
 8004944:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      // uint8_t const desc_index = tu_u16_low (request->wValue);

      if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_HID) {
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	785b      	ldrb	r3, [r3, #1]
 800494c:	2b06      	cmp	r3, #6
 800494e:	d11b      	bne.n	8004988 <hidd_control_xfer_cb+0xf8>
 8004950:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004954:	2b21      	cmp	r3, #33	@ 0x21
 8004956:	d117      	bne.n	8004988 <hidd_control_xfer_cb+0xf8>
        TU_VERIFY(p_hid->hid_descriptor);
 8004958:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d101      	bne.n	8004964 <hidd_control_xfer_cb+0xd4>
 8004960:	2300      	movs	r3, #0
 8004962:	e17d      	b.n	8004c60 <hidd_control_xfer_cb+0x3d0>
        TU_VERIFY(tud_control_xfer(rhport, request, (void *)(uintptr_t)p_hid->hid_descriptor, p_hid->hid_descriptor->bLength));
 8004964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004966:	689a      	ldr	r2, [r3, #8]
 8004968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	79f8      	ldrb	r0, [r7, #7]
 8004970:	6839      	ldr	r1, [r7, #0]
 8004972:	f004 fe31 	bl	80095d8 <tud_control_xfer>
 8004976:	4603      	mov	r3, r0
 8004978:	f083 0301 	eor.w	r3, r3, #1
 800497c:	b2db      	uxtb	r3, r3
 800497e:	2b00      	cmp	r3, #0
 8004980:	f000 816d 	beq.w	8004c5e <hidd_control_xfer_cb+0x3ce>
 8004984:	2300      	movs	r3, #0
 8004986:	e16b      	b.n	8004c60 <hidd_control_xfer_cb+0x3d0>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	785b      	ldrb	r3, [r3, #1]
 800498c:	2b06      	cmp	r3, #6
 800498e:	d111      	bne.n	80049b4 <hidd_control_xfer_cb+0x124>
 8004990:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004994:	2b22      	cmp	r3, #34	@ 0x22
 8004996:	d10d      	bne.n	80049b4 <hidd_control_xfer_cb+0x124>
        uint8_t const *desc_report = tud_hid_descriptor_report_cb(hid_itf);
 8004998:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800499c:	4618      	mov	r0, r3
 800499e:	f7fc fb05 	bl	8000fac <tud_hid_descriptor_report_cb>
 80049a2:	6238      	str	r0, [r7, #32]
        tud_control_xfer(rhport, request, (void *)(uintptr_t)desc_report, p_hid->report_desc_len);
 80049a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049a6:	889b      	ldrh	r3, [r3, #4]
 80049a8:	79f8      	ldrb	r0, [r7, #7]
 80049aa:	6a3a      	ldr	r2, [r7, #32]
 80049ac:	6839      	ldr	r1, [r7, #0]
 80049ae:	f004 fe13 	bl	80095d8 <tud_control_xfer>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 80049b2:	e154      	b.n	8004c5e <hidd_control_xfer_cb+0x3ce>
      } else {
        return false; // stall unsupported request
 80049b4:	2300      	movs	r3, #0
 80049b6:	e153      	b.n	8004c60 <hidd_control_xfer_cb+0x3d0>
      }
    }
  } else if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS) {
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	781b      	ldrb	r3, [r3, #0]
 80049bc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	2b20      	cmp	r3, #32
 80049c4:	f040 813e 	bne.w	8004c44 <hidd_control_xfer_cb+0x3b4>
    //------------- Class Specific Request -------------//
    switch (request->bRequest) {
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	785b      	ldrb	r3, [r3, #1]
 80049cc:	3b01      	subs	r3, #1
 80049ce:	2b0a      	cmp	r3, #10
 80049d0:	f200 8136 	bhi.w	8004c40 <hidd_control_xfer_cb+0x3b0>
 80049d4:	a201      	add	r2, pc, #4	@ (adr r2, 80049dc <hidd_control_xfer_cb+0x14c>)
 80049d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049da:	bf00      	nop
 80049dc:	08004a09 	.word	0x08004a09
 80049e0:	08004bdf 	.word	0x08004bdf
 80049e4:	08004bf5 	.word	0x08004bf5
 80049e8:	08004c41 	.word	0x08004c41
 80049ec:	08004c41 	.word	0x08004c41
 80049f0:	08004c41 	.word	0x08004c41
 80049f4:	08004c41 	.word	0x08004c41
 80049f8:	08004c41 	.word	0x08004c41
 80049fc:	08004adf 	.word	0x08004adf
 8004a00:	08004b99 	.word	0x08004b99
 8004a04:	08004c0b 	.word	0x08004c0b
      case HID_REQ_CONTROL_GET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 8004a08:	79bb      	ldrb	r3, [r7, #6]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	f040 811c 	bne.w	8004c48 <hidd_control_xfer_cb+0x3b8>
          uint8_t const report_type = tu_u16_high(request->wValue);
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	885b      	ldrh	r3, [r3, #2]
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	82bb      	strh	r3, [r7, #20]
 8004a18:	8abb      	ldrh	r3, [r7, #20]
 8004a1a:	0a1b      	lsrs	r3, r3, #8
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          uint8_t const report_id = tu_u16_low(request->wValue);
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	885b      	ldrh	r3, [r3, #2]
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	82fb      	strh	r3, [r7, #22]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8004a2c:	8afb      	ldrh	r3, [r7, #22]
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

          uint8_t* report_buf = p_epbuf->ctrl;
 8004a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a36:	647b      	str	r3, [r7, #68]	@ 0x44
          uint16_t req_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	88db      	ldrh	r3, [r3, #6]
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	837b      	strh	r3, [r7, #26]
 8004a40:	2310      	movs	r3, #16
 8004a42:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8004a44:	8b7a      	ldrh	r2, [r7, #26]
 8004a46:	8b3b      	ldrh	r3, [r7, #24]
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	bf28      	it	cs
 8004a4c:	4613      	movcs	r3, r2
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
          uint16_t xferlen = 0;
 8004a54:	2300      	movs	r3, #0
 8004a56:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

          // If host request a specific Report ID, add ID to as 1 byte of response
          if ((report_id != HID_REPORT_TYPE_INVALID) && (req_len > 1)) {
 8004a5a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d013      	beq.n	8004a8a <hidd_control_xfer_cb+0x1fa>
 8004a62:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d90f      	bls.n	8004a8a <hidd_control_xfer_cb+0x1fa>
            *report_buf++ = report_id;
 8004a6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a6c:	1c5a      	adds	r2, r3, #1
 8004a6e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004a70:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8004a74:	701a      	strb	r2, [r3, #0]
            req_len--;
 8004a76:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            xferlen++;
 8004a80:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004a84:	3301      	adds	r3, #1
 8004a86:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          }

          xferlen += tud_hid_get_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, req_len);
 8004a8a:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8004a8e:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8004a92:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 8004a96:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004a9a:	9300      	str	r3, [sp, #0]
 8004a9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a9e:	f7fb fd41 	bl	8000524 <tud_hid_get_report_cb>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004aaa:	4413      	add	r3, r2
 8004aac:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          TU_ASSERT(xferlen > 0);
 8004ab0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d10a      	bne.n	8004ace <hidd_control_xfer_cb+0x23e>
 8004ab8:	4b14      	ldr	r3, [pc, #80]	@ (8004b0c <hidd_control_xfer_cb+0x27c>)
 8004aba:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0301 	and.w	r3, r3, #1
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d000      	beq.n	8004aca <hidd_control_xfer_cb+0x23a>
 8004ac8:	be00      	bkpt	0x0000
 8004aca:	2300      	movs	r3, #0
 8004acc:	e0c8      	b.n	8004c60 <hidd_control_xfer_cb+0x3d0>

          tud_control_xfer(rhport, request, p_epbuf->ctrl, xferlen);
 8004ace:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ad0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004ad4:	79f8      	ldrb	r0, [r7, #7]
 8004ad6:	6839      	ldr	r1, [r7, #0]
 8004ad8:	f004 fd7e 	bl	80095d8 <tud_control_xfer>
        }
        break;
 8004adc:	e0b4      	b.n	8004c48 <hidd_control_xfer_cb+0x3b8>

      case HID_REQ_CONTROL_SET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 8004ade:	79bb      	ldrb	r3, [r7, #6]
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d115      	bne.n	8004b10 <hidd_control_xfer_cb+0x280>
          TU_VERIFY(request->wLength <= CFG_TUD_HID_EP_BUFSIZE);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	88db      	ldrh	r3, [r3, #6]
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	2b10      	cmp	r3, #16
 8004aec:	d901      	bls.n	8004af2 <hidd_control_xfer_cb+0x262>
 8004aee:	2300      	movs	r3, #0
 8004af0:	e0b6      	b.n	8004c60 <hidd_control_xfer_cb+0x3d0>
          tud_control_xfer(rhport, request, p_epbuf->ctrl, request->wLength);
 8004af2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	88db      	ldrh	r3, [r3, #6]
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	79f8      	ldrb	r0, [r7, #7]
 8004afc:	6839      	ldr	r1, [r7, #0]
 8004afe:	f004 fd6b 	bl	80095d8 <tud_control_xfer>
            report_len--;
          }

          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
        }
        break;
 8004b02:	e0a3      	b.n	8004c4c <hidd_control_xfer_cb+0x3bc>
 8004b04:	2001067c 	.word	0x2001067c
 8004b08:	20010688 	.word	0x20010688
 8004b0c:	e000edf0 	.word	0xe000edf0
        } else if (stage == CONTROL_STAGE_ACK) {
 8004b10:	79bb      	ldrb	r3, [r7, #6]
 8004b12:	2b03      	cmp	r3, #3
 8004b14:	f040 809a 	bne.w	8004c4c <hidd_control_xfer_cb+0x3bc>
          uint8_t const report_type = tu_u16_high(request->wValue);
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	885b      	ldrh	r3, [r3, #2]
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8004b20:	89bb      	ldrh	r3, [r7, #12]
 8004b22:	0a1b      	lsrs	r3, r3, #8
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          uint8_t const report_id = tu_u16_low(request->wValue);
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	885b      	ldrh	r3, [r3, #2]
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8004b34:	89fb      	ldrh	r3, [r7, #14]
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
          uint8_t const* report_buf = p_epbuf->ctrl;
 8004b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          uint16_t report_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	88db      	ldrh	r3, [r3, #6]
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	827b      	strh	r3, [r7, #18]
 8004b48:	2310      	movs	r3, #16
 8004b4a:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8004b4c:	8a7a      	ldrh	r2, [r7, #18]
 8004b4e:	8a3b      	ldrh	r3, [r7, #16]
 8004b50:	4293      	cmp	r3, r2
 8004b52:	bf28      	it	cs
 8004b54:	4613      	movcs	r3, r2
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	877b      	strh	r3, [r7, #58]	@ 0x3a
          if ((report_id != HID_REPORT_TYPE_INVALID) && (report_len > 1) && (report_id == report_buf[0])) {
 8004b5a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d00e      	beq.n	8004b80 <hidd_control_xfer_cb+0x2f0>
 8004b62:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d90b      	bls.n	8004b80 <hidd_control_xfer_cb+0x2f0>
 8004b68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b6a:	781b      	ldrb	r3, [r3, #0]
 8004b6c:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d105      	bne.n	8004b80 <hidd_control_xfer_cb+0x2f0>
            report_buf++;
 8004b74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b76:	3301      	adds	r3, #1
 8004b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
            report_len--;
 8004b7a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004b7c:	3b01      	subs	r3, #1
 8004b7e:	877b      	strh	r3, [r7, #58]	@ 0x3a
          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
 8004b80:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8004b84:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 8004b88:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 8004b8c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004b8e:	9300      	str	r3, [sp, #0]
 8004b90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b92:	f7fb fcb7 	bl	8000504 <tud_hid_set_report_cb>
        break;
 8004b96:	e059      	b.n	8004c4c <hidd_control_xfer_cb+0x3bc>

      case HID_REQ_CONTROL_SET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 8004b98:	79bb      	ldrb	r3, [r7, #6]
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	d158      	bne.n	8004c50 <hidd_control_xfer_cb+0x3c0>
          p_hid->idle_rate = tu_u16_high(request->wValue);
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	885b      	ldrh	r3, [r3, #2]
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8004ba6:	897b      	ldrh	r3, [r7, #10]
 8004ba8:	0a1b      	lsrs	r3, r3, #8
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	b2da      	uxtb	r2, r3
 8004bae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bb0:	71da      	strb	r2, [r3, #7]
          TU_VERIFY(tud_hid_set_idle_cb(hid_itf, p_hid->idle_rate)); // stall if false
 8004bb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bb4:	79da      	ldrb	r2, [r3, #7]
 8004bb6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8004bba:	4611      	mov	r1, r2
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f7ff fd2f 	bl	8004620 <tud_hid_set_idle_cb>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	f083 0301 	eor.w	r3, r3, #1
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d001      	beq.n	8004bd2 <hidd_control_xfer_cb+0x342>
 8004bce:	2300      	movs	r3, #0
 8004bd0:	e046      	b.n	8004c60 <hidd_control_xfer_cb+0x3d0>
          tud_control_status(rhport, request);
 8004bd2:	79fb      	ldrb	r3, [r7, #7]
 8004bd4:	6839      	ldr	r1, [r7, #0]
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f004 fc7a 	bl	80094d0 <tud_control_status>
        }
        break;
 8004bdc:	e038      	b.n	8004c50 <hidd_control_xfer_cb+0x3c0>

      case HID_REQ_CONTROL_GET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 8004bde:	79bb      	ldrb	r3, [r7, #6]
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d137      	bne.n	8004c54 <hidd_control_xfer_cb+0x3c4>
          // TODO idle rate of report
          tud_control_xfer(rhport, request, &p_hid->idle_rate, 1);
 8004be4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004be6:	1dda      	adds	r2, r3, #7
 8004be8:	79f8      	ldrb	r0, [r7, #7]
 8004bea:	2301      	movs	r3, #1
 8004bec:	6839      	ldr	r1, [r7, #0]
 8004bee:	f004 fcf3 	bl	80095d8 <tud_control_xfer>
        }
        break;
 8004bf2:	e02f      	b.n	8004c54 <hidd_control_xfer_cb+0x3c4>

      case HID_REQ_CONTROL_GET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 8004bf4:	79bb      	ldrb	r3, [r7, #6]
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d12e      	bne.n	8004c58 <hidd_control_xfer_cb+0x3c8>
          tud_control_xfer(rhport, request, &p_hid->protocol_mode, 1);
 8004bfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bfc:	1d9a      	adds	r2, r3, #6
 8004bfe:	79f8      	ldrb	r0, [r7, #7]
 8004c00:	2301      	movs	r3, #1
 8004c02:	6839      	ldr	r1, [r7, #0]
 8004c04:	f004 fce8 	bl	80095d8 <tud_control_xfer>
        }
        break;
 8004c08:	e026      	b.n	8004c58 <hidd_control_xfer_cb+0x3c8>

      case HID_REQ_CONTROL_SET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 8004c0a:	79bb      	ldrb	r3, [r7, #6]
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d105      	bne.n	8004c1c <hidd_control_xfer_cb+0x38c>
          tud_control_status(rhport, request);
 8004c10:	79fb      	ldrb	r3, [r7, #7]
 8004c12:	6839      	ldr	r1, [r7, #0]
 8004c14:	4618      	mov	r0, r3
 8004c16:	f004 fc5b 	bl	80094d0 <tud_control_status>
        } else if (stage == CONTROL_STAGE_ACK) {
          p_hid->protocol_mode = (uint8_t) request->wValue;
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
        }
        break;
 8004c1a:	e01f      	b.n	8004c5c <hidd_control_xfer_cb+0x3cc>
        } else if (stage == CONTROL_STAGE_ACK) {
 8004c1c:	79bb      	ldrb	r3, [r7, #6]
 8004c1e:	2b03      	cmp	r3, #3
 8004c20:	d11c      	bne.n	8004c5c <hidd_control_xfer_cb+0x3cc>
          p_hid->protocol_mode = (uint8_t) request->wValue;
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	885b      	ldrh	r3, [r3, #2]
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	b2da      	uxtb	r2, r3
 8004c2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c2c:	719a      	strb	r2, [r3, #6]
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
 8004c2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c30:	799a      	ldrb	r2, [r3, #6]
 8004c32:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8004c36:	4611      	mov	r1, r2
 8004c38:	4618      	mov	r0, r3
 8004c3a:	f7ff fce3 	bl	8004604 <tud_hid_set_protocol_cb>
        break;
 8004c3e:	e00d      	b.n	8004c5c <hidd_control_xfer_cb+0x3cc>

      default:
        return false; // stall unsupported request
 8004c40:	2300      	movs	r3, #0
 8004c42:	e00d      	b.n	8004c60 <hidd_control_xfer_cb+0x3d0>
    }
  } else {
    return false; // stall unsupported request
 8004c44:	2300      	movs	r3, #0
 8004c46:	e00b      	b.n	8004c60 <hidd_control_xfer_cb+0x3d0>
        break;
 8004c48:	bf00      	nop
 8004c4a:	e008      	b.n	8004c5e <hidd_control_xfer_cb+0x3ce>
        break;
 8004c4c:	bf00      	nop
 8004c4e:	e006      	b.n	8004c5e <hidd_control_xfer_cb+0x3ce>
        break;
 8004c50:	bf00      	nop
 8004c52:	e004      	b.n	8004c5e <hidd_control_xfer_cb+0x3ce>
        break;
 8004c54:	bf00      	nop
 8004c56:	e002      	b.n	8004c5e <hidd_control_xfer_cb+0x3ce>
        break;
 8004c58:	bf00      	nop
 8004c5a:	e000      	b.n	8004c5e <hidd_control_xfer_cb+0x3ce>
        break;
 8004c5c:	bf00      	nop
  }

  return true;
 8004c5e:	2301      	movs	r3, #1
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3748      	adds	r7, #72	@ 0x48
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <hidd_xfer_cb>:

bool hidd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b08a      	sub	sp, #40	@ 0x28
 8004c6c:	af02      	add	r7, sp, #8
 8004c6e:	603b      	str	r3, [r7, #0]
 8004c70:	4603      	mov	r3, r0
 8004c72:	71fb      	strb	r3, [r7, #7]
 8004c74:	460b      	mov	r3, r1
 8004c76:	71bb      	strb	r3, [r7, #6]
 8004c78:	4613      	mov	r3, r2
 8004c7a:	717b      	strb	r3, [r7, #5]
  uint8_t instance;
  hidd_interface_t *p_hid;

  // Identify which interface to use
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	77fb      	strb	r3, [r7, #31]
 8004c80:	e014      	b.n	8004cac <hidd_xfer_cb+0x44>
    p_hid = &_hidd_itf[instance];
 8004c82:	7ffa      	ldrb	r2, [r7, #31]
 8004c84:	4613      	mov	r3, r2
 8004c86:	005b      	lsls	r3, r3, #1
 8004c88:	4413      	add	r3, r2
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	4a3f      	ldr	r2, [pc, #252]	@ (8004d8c <hidd_xfer_cb+0x124>)
 8004c8e:	4413      	add	r3, r2
 8004c90:	61bb      	str	r3, [r7, #24]
    if ((ep_addr == p_hid->ep_out) || (ep_addr == p_hid->ep_in)) {
 8004c92:	69bb      	ldr	r3, [r7, #24]
 8004c94:	789b      	ldrb	r3, [r3, #2]
 8004c96:	79ba      	ldrb	r2, [r7, #6]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d00a      	beq.n	8004cb2 <hidd_xfer_cb+0x4a>
 8004c9c:	69bb      	ldr	r3, [r7, #24]
 8004c9e:	785b      	ldrb	r3, [r3, #1]
 8004ca0:	79ba      	ldrb	r2, [r7, #6]
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	d005      	beq.n	8004cb2 <hidd_xfer_cb+0x4a>
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 8004ca6:	7ffb      	ldrb	r3, [r7, #31]
 8004ca8:	3301      	adds	r3, #1
 8004caa:	77fb      	strb	r3, [r7, #31]
 8004cac:	7ffb      	ldrb	r3, [r7, #31]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d0e7      	beq.n	8004c82 <hidd_xfer_cb+0x1a>
      break;
    }
  }
  TU_ASSERT(instance < CFG_TUD_HID);
 8004cb2:	7ffb      	ldrb	r3, [r7, #31]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d00a      	beq.n	8004cce <hidd_xfer_cb+0x66>
 8004cb8:	4b35      	ldr	r3, [pc, #212]	@ (8004d90 <hidd_xfer_cb+0x128>)
 8004cba:	60fb      	str	r3, [r7, #12]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f003 0301 	and.w	r3, r3, #1
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d000      	beq.n	8004cca <hidd_xfer_cb+0x62>
 8004cc8:	be00      	bkpt	0x0000
 8004cca:	2300      	movs	r3, #0
 8004ccc:	e059      	b.n	8004d82 <hidd_xfer_cb+0x11a>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[instance];
 8004cce:	7ffa      	ldrb	r2, [r7, #31]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	005b      	lsls	r3, r3, #1
 8004cd4:	4413      	add	r3, r2
 8004cd6:	011b      	lsls	r3, r3, #4
 8004cd8:	4a2e      	ldr	r2, [pc, #184]	@ (8004d94 <hidd_xfer_cb+0x12c>)
 8004cda:	4413      	add	r3, r2
 8004cdc:	617b      	str	r3, [r7, #20]

  if (ep_addr == p_hid->ep_in) {
 8004cde:	69bb      	ldr	r3, [r7, #24]
 8004ce0:	785b      	ldrb	r3, [r3, #1]
 8004ce2:	79ba      	ldrb	r2, [r7, #6]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d116      	bne.n	8004d16 <hidd_xfer_cb+0xae>
    // Input report
    if (XFER_RESULT_SUCCESS == result) {
 8004ce8:	797b      	ldrb	r3, [r7, #5]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d109      	bne.n	8004d02 <hidd_xfer_cb+0x9a>
      tud_hid_report_complete_cb(instance, p_epbuf->epin, (uint16_t) xferred_bytes);
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	f103 0110 	add.w	r1, r3, #16
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	b29a      	uxth	r2, r3
 8004cf8:	7ffb      	ldrb	r3, [r7, #31]
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f7ff fc9f 	bl	800463e <tud_hid_report_complete_cb>
 8004d00:	e03e      	b.n	8004d80 <hidd_xfer_cb+0x118>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_INPUT, p_epbuf->epin, (uint16_t) xferred_bytes);
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	f103 0210 	add.w	r2, r3, #16
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	b29b      	uxth	r3, r3
 8004d0c:	7ff8      	ldrb	r0, [r7, #31]
 8004d0e:	2101      	movs	r1, #1
 8004d10:	f7ff fca3 	bl	800465a <tud_hid_report_failed_cb>
 8004d14:	e034      	b.n	8004d80 <hidd_xfer_cb+0x118>
    }
  } else {
    // Output report
    if (XFER_RESULT_SUCCESS == result) {
 8004d16:	797b      	ldrb	r3, [r7, #5]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d10c      	bne.n	8004d36 <hidd_xfer_cb+0xce>
      tud_hid_set_report_cb(instance, 0, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t)xferred_bytes);
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	f103 0220 	add.w	r2, r3, #32
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	b29b      	uxth	r3, r3
 8004d26:	7ff8      	ldrb	r0, [r7, #31]
 8004d28:	9300      	str	r3, [sp, #0]
 8004d2a:	4613      	mov	r3, r2
 8004d2c:	2202      	movs	r2, #2
 8004d2e:	2100      	movs	r1, #0
 8004d30:	f7fb fbe8 	bl	8000504 <tud_hid_set_report_cb>
 8004d34:	e008      	b.n	8004d48 <hidd_xfer_cb+0xe0>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t) xferred_bytes);
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	f103 0220 	add.w	r2, r3, #32
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	b29b      	uxth	r3, r3
 8004d40:	7ff8      	ldrb	r0, [r7, #31]
 8004d42:	2102      	movs	r1, #2
 8004d44:	f7ff fc89 	bl	800465a <tud_hid_report_failed_cb>
    }

    // prepare for new transfer
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false));
 8004d48:	69bb      	ldr	r3, [r7, #24]
 8004d4a:	7899      	ldrb	r1, [r3, #2]
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	f103 0220 	add.w	r2, r3, #32
 8004d52:	79f8      	ldrb	r0, [r7, #7]
 8004d54:	2300      	movs	r3, #0
 8004d56:	9300      	str	r3, [sp, #0]
 8004d58:	2310      	movs	r3, #16
 8004d5a:	f004 f9c3 	bl	80090e4 <usbd_edpt_xfer>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	f083 0301 	eor.w	r3, r3, #1
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d00a      	beq.n	8004d80 <hidd_xfer_cb+0x118>
 8004d6a:	4b09      	ldr	r3, [pc, #36]	@ (8004d90 <hidd_xfer_cb+0x128>)
 8004d6c:	613b      	str	r3, [r7, #16]
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0301 	and.w	r3, r3, #1
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d000      	beq.n	8004d7c <hidd_xfer_cb+0x114>
 8004d7a:	be00      	bkpt	0x0000
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	e000      	b.n	8004d82 <hidd_xfer_cb+0x11a>
  }

  return true;
 8004d80:	2301      	movs	r3, #1
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3720      	adds	r7, #32
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
 8004d8a:	bf00      	nop
 8004d8c:	2001067c 	.word	0x2001067c
 8004d90:	e000edf0 	.word	0xe000edf0
 8004d94:	20010688 	.word	0x20010688

08004d98 <tud_msc_inquiry2_cb>:
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4]) {
  (void) lun; (void) vendor_id; (void) product_id; (void) product_rev;
}
TU_ATTR_WEAK uint32_t tud_msc_inquiry2_cb(uint8_t lun, scsi_inquiry_resp_t *inquiry_resp, uint32_t bufsize) {
 8004d98:	b480      	push	{r7}
 8004d9a:	b085      	sub	sp, #20
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	4603      	mov	r3, r0
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	607a      	str	r2, [r7, #4]
 8004da4:	73fb      	strb	r3, [r7, #15]
  (void) lun; (void) inquiry_resp; (void) bufsize;
  return 0;
 8004da6:	2300      	movs	r3, #0
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3714      	adds	r7, #20
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <fail_scsi_op>:
  uint8_t rhport = p_msc->rhport;
  p_msc->stage = MSC_STAGE_CMD;
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
}

static void fail_scsi_op(mscd_interface_t* p_msc, uint8_t status) {
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b088      	sub	sp, #32
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
 8004dbc:	460b      	mov	r3, r1
 8004dbe:	70fb      	strb	r3, [r7, #3]
  msc_cbw_t const * p_cbw = &p_msc->cbw;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	61fb      	str	r3, [r7, #28]
  msc_csw_t       * p_csw = &p_msc->csw;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	3320      	adds	r3, #32
 8004dc8:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	7fdb      	ldrb	r3, [r3, #31]
 8004dce:	75fb      	strb	r3, [r7, #23]

  p_csw->status       = status;
 8004dd0:	69bb      	ldr	r3, [r7, #24]
 8004dd2:	78fa      	ldrb	r2, [r7, #3]
 8004dd4:	731a      	strb	r2, [r3, #12]
  p_csw->data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	689a      	ldr	r2, [r3, #8]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dde:	1ad2      	subs	r2, r2, r3
 8004de0:	69bb      	ldr	r3, [r7, #24]
 8004de2:	609a      	str	r2, [r3, #8]
  p_msc->stage        = MSC_STAGE_STATUS;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2202      	movs	r2, #2
 8004de8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  // failed but sense key is not set: default to Illegal Request
  if (p_msc->sense_key == 0) {
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d106      	bne.n	8004e04 <fail_scsi_op+0x50>
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_ILLEGAL_REQUEST, 0x20, 0x00);
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	7b58      	ldrb	r0, [r3, #13]
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	2220      	movs	r2, #32
 8004dfe:	2105      	movs	r1, #5
 8004e00:	f000 f984 	bl	800510c <tud_msc_set_sense>
  }

  // If there is data stage and not yet complete, stall it
  if (p_cbw->total_bytes && p_csw->data_residue) {
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d028      	beq.n	8004e5e <fail_scsi_op+0xaa>
 8004e0c:	69bb      	ldr	r3, [r7, #24]
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d024      	beq.n	8004e5e <fail_scsi_op+0xaa>
    if (is_data_in(p_cbw->dir)) {
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	7b1b      	ldrb	r3, [r3, #12]
 8004e18:	75bb      	strb	r3, [r7, #22]
  return tu_bit_test(dir, 7);
 8004e1a:	7dbb      	ldrb	r3, [r7, #22]
 8004e1c:	613b      	str	r3, [r7, #16]
 8004e1e:	2307      	movs	r3, #7
 8004e20:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8004e22:	7bfb      	ldrb	r3, [r7, #15]
 8004e24:	693a      	ldr	r2, [r7, #16]
 8004e26:	fa22 f303 	lsr.w	r3, r2, r3
 8004e2a:	f003 0301 	and.w	r3, r3, #1
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	bf14      	ite	ne
 8004e32:	2301      	movne	r3, #1
 8004e34:	2300      	moveq	r3, #0
 8004e36:	b2db      	uxtb	r3, r3
    if (is_data_in(p_cbw->dir)) {
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d008      	beq.n	8004e4e <fail_scsi_op+0x9a>
      usbd_edpt_stall(rhport, p_msc->ep_in);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8004e42:	7dfb      	ldrb	r3, [r7, #23]
 8004e44:	4611      	mov	r1, r2
 8004e46:	4618      	mov	r0, r3
 8004e48:	f004 fa6e 	bl	8009328 <usbd_edpt_stall>
    } else {
      usbd_edpt_stall(rhport, p_msc->ep_out);
    }
  }
}
 8004e4c:	e007      	b.n	8004e5e <fail_scsi_op+0xaa>
      usbd_edpt_stall(rhport, p_msc->ep_out);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8004e54:	7dfb      	ldrb	r3, [r7, #23]
 8004e56:	4611      	mov	r1, r2
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f004 fa65 	bl	8009328 <usbd_edpt_stall>
}
 8004e5e:	bf00      	nop
 8004e60:	3720      	adds	r7, #32
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}

08004e66 <rdwr10_validate_cmd>:
    return 0; // invalid block count
  }
  return (uint16_t) (cbw->total_bytes / block_count);
}

static uint8_t rdwr10_validate_cmd(msc_cbw_t const* cbw) {
 8004e66:	b480      	push	{r7}
 8004e68:	b08b      	sub	sp, #44	@ 0x2c
 8004e6a:	af00      	add	r7, sp, #0
 8004e6c:	6078      	str	r0, [r7, #4]
  uint8_t status = MSC_CSW_STATUS_PASSED;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	623b      	str	r3, [r7, #32]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8004e78:	6a3b      	ldr	r3, [r7, #32]
 8004e7a:	330f      	adds	r3, #15
 8004e7c:	3307      	adds	r3, #7
 8004e7e:	61fb      	str	r3, [r7, #28]
  return *((uint16_t const *) mem);
 8004e80:	69fb      	ldr	r3, [r7, #28]
 8004e82:	881b      	ldrh	r3, [r3, #0]
 8004e84:	837b      	strh	r3, [r7, #26]
  return tu_ntohs(block_count);
 8004e86:	8b7b      	ldrh	r3, [r7, #26]
 8004e88:	ba5b      	rev16	r3, r3
 8004e8a:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8004e8c:	84bb      	strh	r3, [r7, #36]	@ 0x24

  if (cbw->total_bytes == 0) {
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d106      	bne.n	8004ea4 <rdwr10_validate_cmd+0x3e>
    if (block_count > 0) {
 8004e96:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d04d      	beq.n	8004f38 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV("  SCSI case 2 (Hn < Di) or case 3 (Hn < Do) \r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8004e9c:	2302      	movs	r3, #2
 8004e9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004ea2:	e049      	b.n	8004f38 <rdwr10_validate_cmd+0xd2>
    } else {
      // no data transfer, only exist in complaint test suite
    }
  } else {
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	7bdb      	ldrb	r3, [r3, #15]
 8004ea8:	2b28      	cmp	r3, #40	@ 0x28
 8004eaa:	d11a      	bne.n	8004ee2 <rdwr10_validate_cmd+0x7c>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	7b1b      	ldrb	r3, [r3, #12]
 8004eb0:	767b      	strb	r3, [r7, #25]
  return tu_bit_test(dir, 7);
 8004eb2:	7e7b      	ldrb	r3, [r7, #25]
 8004eb4:	617b      	str	r3, [r7, #20]
 8004eb6:	2307      	movs	r3, #7
 8004eb8:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8004eba:	7cfb      	ldrb	r3, [r7, #19]
 8004ebc:	697a      	ldr	r2, [r7, #20]
 8004ebe:	fa22 f303 	lsr.w	r3, r2, r3
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	bf14      	ite	ne
 8004eca:	2301      	movne	r3, #1
 8004ecc:	2300      	moveq	r3, #0
 8004ece:	b2db      	uxtb	r3, r3
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 8004ed0:	f083 0301 	eor.w	r3, r3, #1
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d003      	beq.n	8004ee2 <rdwr10_validate_cmd+0x7c>
      TU_LOG_DRV("  SCSI case 10 (Ho <> Di)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8004eda:	2302      	movs	r3, #2
 8004edc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004ee0:	e02a      	b.n	8004f38 <rdwr10_validate_cmd+0xd2>
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	7bdb      	ldrb	r3, [r3, #15]
 8004ee6:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ee8:	d117      	bne.n	8004f1a <rdwr10_validate_cmd+0xb4>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	7b1b      	ldrb	r3, [r3, #12]
 8004eee:	74bb      	strb	r3, [r7, #18]
  return tu_bit_test(dir, 7);
 8004ef0:	7cbb      	ldrb	r3, [r7, #18]
 8004ef2:	60fb      	str	r3, [r7, #12]
 8004ef4:	2307      	movs	r3, #7
 8004ef6:	72fb      	strb	r3, [r7, #11]
 8004ef8:	7afb      	ldrb	r3, [r7, #11]
 8004efa:	68fa      	ldr	r2, [r7, #12]
 8004efc:	fa22 f303 	lsr.w	r3, r2, r3
 8004f00:	f003 0301 	and.w	r3, r3, #1
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	bf14      	ite	ne
 8004f08:	2301      	movne	r3, #1
 8004f0a:	2300      	moveq	r3, #0
 8004f0c:	b2db      	uxtb	r3, r3
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d003      	beq.n	8004f1a <rdwr10_validate_cmd+0xb4>
      TU_LOG_DRV("  SCSI case 8 (Hi <> Do)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8004f12:	2302      	movs	r3, #2
 8004f14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004f18:	e00e      	b.n	8004f38 <rdwr10_validate_cmd+0xd2>
    } else if (0 == block_count) {
 8004f1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d103      	bne.n	8004f28 <rdwr10_validate_cmd+0xc2>
      TU_LOG_DRV("  SCSI case 4 Hi > Dn (READ10) or case 9 Ho > Dn (WRITE10) \r\n");
      status = MSC_CSW_STATUS_FAILED;
 8004f20:	2301      	movs	r3, #1
 8004f22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004f26:	e007      	b.n	8004f38 <rdwr10_validate_cmd+0xd2>
    } else if (cbw->total_bytes / block_count == 0) {
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	689a      	ldr	r2, [r3, #8]
 8004f2c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d202      	bcs.n	8004f38 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV(" Computed block size = 0. SCSI case 7 Hi < Di (READ10) or case 13 Ho < Do (WRIT10)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8004f32:	2302      	movs	r3, #2
 8004f34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    } else {
      // nothing to do
    }
  }

  return status;
 8004f38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	372c      	adds	r7, #44	@ 0x2c
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr

08004f48 <proc_stage_status>:

static bool proc_stage_status(mscd_interface_t *p_msc) {
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b08c      	sub	sp, #48	@ 0x30
 8004f4c:	af02      	add	r7, sp, #8
 8004f4e:	6078      	str	r0, [r7, #4]
  uint8_t rhport = p_msc->rhport;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	7fdb      	ldrb	r3, [r3, #31]
 8004f54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  msc_cbw_t const *p_cbw = &p_msc->cbw;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	623b      	str	r3, [r7, #32]

  // skip status if epin is currently stalled, will do it when received Clear Stall request
  if (!usbd_edpt_stalled(rhport, p_msc->ep_in)) {
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8004f62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f66:	4611      	mov	r1, r2
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f004 fa59 	bl	8009420 <usbd_edpt_stalled>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	f083 0301 	eor.w	r3, r3, #1
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d055      	beq.n	8005026 <proc_stage_status+0xde>
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 8004f7a:	6a3b      	ldr	r3, [r7, #32]
 8004f7c:	689a      	ldr	r2, [r3, #8]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d91d      	bls.n	8004fc2 <proc_stage_status+0x7a>
 8004f86:	6a3b      	ldr	r3, [r7, #32]
 8004f88:	7b1b      	ldrb	r3, [r3, #12]
 8004f8a:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 8004f8c:	7efb      	ldrb	r3, [r7, #27]
 8004f8e:	617b      	str	r3, [r7, #20]
 8004f90:	2307      	movs	r3, #7
 8004f92:	74fb      	strb	r3, [r7, #19]
 8004f94:	7cfb      	ldrb	r3, [r7, #19]
 8004f96:	697a      	ldr	r2, [r7, #20]
 8004f98:	fa22 f303 	lsr.w	r3, r2, r3
 8004f9c:	f003 0301 	and.w	r3, r3, #1
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	bf14      	ite	ne
 8004fa4:	2301      	movne	r3, #1
 8004fa6:	2300      	moveq	r3, #0
 8004fa8:	b2db      	uxtb	r3, r3
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d009      	beq.n	8004fc2 <proc_stage_status+0x7a>
      // 6.7 The 13 Cases: case 5 (Hi > Di): STALL before status
      // TU_LOG_DRV("  SCSI case 5 (Hi > Di): %lu > %lu\r\n", p_cbw->total_bytes, p_msc->xferred_len);
      usbd_edpt_stall(rhport, p_msc->ep_in);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8004fb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004fb8:	4611      	mov	r1, r2
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f004 f9b4 	bl	8009328 <usbd_edpt_stall>
 8004fc0:	e031      	b.n	8005026 <proc_stage_status+0xde>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	7fdb      	ldrb	r3, [r3, #31]
 8004fca:	72fb      	strb	r3, [r7, #11]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	689a      	ldr	r2, [r3, #8]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fd4:	1ad2      	subs	r2, r2, r3
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2203      	movs	r2, #3
 8004fde:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	3320      	adds	r3, #32
 8004fe6:	220d      	movs	r2, #13
 8004fe8:	4619      	mov	r1, r3
 8004fea:	4811      	ldr	r0, [pc, #68]	@ (8005030 <proc_stage_status+0xe8>)
 8004fec:	f007 fbbc 	bl	800c768 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8004ff6:	7af8      	ldrb	r0, [r7, #11]
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	9300      	str	r3, [sp, #0]
 8004ffc:	230d      	movs	r3, #13
 8004ffe:	4a0c      	ldr	r2, [pc, #48]	@ (8005030 <proc_stage_status+0xe8>)
 8005000:	f004 f870 	bl	80090e4 <usbd_edpt_xfer>
 8005004:	4603      	mov	r3, r0
    } else {
      TU_ASSERT(send_csw(p_msc));
 8005006:	f083 0301 	eor.w	r3, r3, #1
 800500a:	b2db      	uxtb	r3, r3
 800500c:	2b00      	cmp	r3, #0
 800500e:	d00a      	beq.n	8005026 <proc_stage_status+0xde>
 8005010:	4b08      	ldr	r3, [pc, #32]	@ (8005034 <proc_stage_status+0xec>)
 8005012:	61fb      	str	r3, [r7, #28]
 8005014:	69fb      	ldr	r3, [r7, #28]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 0301 	and.w	r3, r3, #1
 800501c:	2b00      	cmp	r3, #0
 800501e:	d000      	beq.n	8005022 <proc_stage_status+0xda>
 8005020:	be00      	bkpt	0x0000
 8005022:	2300      	movs	r3, #0
 8005024:	e000      	b.n	8005028 <proc_stage_status+0xe0>
  if (usbd_edpt_stalled(rhport, p_msc->ep_in)) {
    usbd_edpt_clear_stall(rhport, p_msc->ep_in);
    send_csw(p_msc);
  }
  #endif
  return true;
 8005026:	2301      	movs	r3, #1
}
 8005028:	4618      	mov	r0, r3
 800502a:	3728      	adds	r7, #40	@ 0x28
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}
 8005030:	200106f8 	.word	0x200106f8
 8005034:	e000edf0 	.word	0xe000edf0

08005038 <tud_msc_read10_complete_cb>:

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_read10_complete_cb(uint8_t lun) {
 8005038:	b480      	push	{r7}
 800503a:	b083      	sub	sp, #12
 800503c:	af00      	add	r7, sp, #0
 800503e:	4603      	mov	r3, r0
 8005040:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 8005042:	bf00      	nop
 8005044:	370c      	adds	r7, #12
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr

0800504e <tud_msc_write10_complete_cb>:

TU_ATTR_WEAK void tud_msc_write10_complete_cb(uint8_t lun) {
 800504e:	b480      	push	{r7}
 8005050:	b083      	sub	sp, #12
 8005052:	af00      	add	r7, sp, #0
 8005054:	4603      	mov	r3, r0
 8005056:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 8005058:	bf00      	nop
 800505a:	370c      	adds	r7, #12
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr

08005064 <tud_msc_scsi_complete_cb>:

TU_ATTR_WEAK void tud_msc_scsi_complete_cb(uint8_t lun, uint8_t const scsi_cmd[16]) {
 8005064:	b480      	push	{r7}
 8005066:	b083      	sub	sp, #12
 8005068:	af00      	add	r7, sp, #0
 800506a:	4603      	mov	r3, r0
 800506c:	6039      	str	r1, [r7, #0]
 800506e:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  (void) scsi_cmd;
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <tud_msc_get_maxlun_cb>:

TU_ATTR_WEAK uint8_t tud_msc_get_maxlun_cb(void) {
 800507c:	b480      	push	{r7}
 800507e:	af00      	add	r7, sp, #0
  return 1;
 8005080:	2301      	movs	r3, #1
}
 8005082:	4618      	mov	r0, r3
 8005084:	46bd      	mov	sp, r7
 8005086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508a:	4770      	bx	lr

0800508c <tud_msc_start_stop_cb>:

TU_ATTR_WEAK bool tud_msc_start_stop_cb(uint8_t lun, uint8_t power_condition, bool start, bool load_eject) {
 800508c:	b490      	push	{r4, r7}
 800508e:	b082      	sub	sp, #8
 8005090:	af00      	add	r7, sp, #0
 8005092:	4604      	mov	r4, r0
 8005094:	4608      	mov	r0, r1
 8005096:	4611      	mov	r1, r2
 8005098:	461a      	mov	r2, r3
 800509a:	4623      	mov	r3, r4
 800509c:	71fb      	strb	r3, [r7, #7]
 800509e:	4603      	mov	r3, r0
 80050a0:	71bb      	strb	r3, [r7, #6]
 80050a2:	460b      	mov	r3, r1
 80050a4:	717b      	strb	r3, [r7, #5]
 80050a6:	4613      	mov	r3, r2
 80050a8:	713b      	strb	r3, [r7, #4]
  (void) lun;
  (void) power_condition;
  (void) start;
  (void) load_eject;
  return true;
 80050aa:	2301      	movs	r3, #1
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	3708      	adds	r7, #8
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bc90      	pop	{r4, r7}
 80050b4:	4770      	bx	lr

080050b6 <tud_msc_prevent_allow_medium_removal_cb>:

TU_ATTR_WEAK bool tud_msc_prevent_allow_medium_removal_cb(uint8_t lun, uint8_t prohibit_removal, uint8_t control) {
 80050b6:	b480      	push	{r7}
 80050b8:	b083      	sub	sp, #12
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	4603      	mov	r3, r0
 80050be:	71fb      	strb	r3, [r7, #7]
 80050c0:	460b      	mov	r3, r1
 80050c2:	71bb      	strb	r3, [r7, #6]
 80050c4:	4613      	mov	r3, r2
 80050c6:	717b      	strb	r3, [r7, #5]
  (void) lun;
  (void) prohibit_removal;
  (void) control;
  return true;
 80050c8:	2301      	movs	r3, #1
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	370c      	adds	r7, #12
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr

080050d6 <tud_msc_request_sense_cb>:

TU_ATTR_WEAK int32_t tud_msc_request_sense_cb(uint8_t lun, void* buffer, uint16_t bufsize) {
 80050d6:	b480      	push	{r7}
 80050d8:	b083      	sub	sp, #12
 80050da:	af00      	add	r7, sp, #0
 80050dc:	4603      	mov	r3, r0
 80050de:	6039      	str	r1, [r7, #0]
 80050e0:	71fb      	strb	r3, [r7, #7]
 80050e2:	4613      	mov	r3, r2
 80050e4:	80bb      	strh	r3, [r7, #4]
  (void) lun;
  (void) buffer;
  (void) bufsize;
  return sizeof(scsi_sense_fixed_resp_t);
 80050e6:	2312      	movs	r3, #18
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	370c      	adds	r7, #12
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr

080050f4 <tud_msc_is_writable_cb>:

TU_ATTR_WEAK bool tud_msc_is_writable_cb(uint8_t lun) {
 80050f4:	b480      	push	{r7}
 80050f6:	b083      	sub	sp, #12
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	4603      	mov	r3, r0
 80050fc:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return true;
 80050fe:	2301      	movs	r3, #1
}
 8005100:	4618      	mov	r0, r3
 8005102:	370c      	adds	r7, #12
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr

0800510c <tud_msc_set_sense>:
#endif

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_msc_set_sense(uint8_t lun, uint8_t sense_key, uint8_t add_sense_code, uint8_t add_sense_qualifier) {
 800510c:	b490      	push	{r4, r7}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
 8005112:	4604      	mov	r4, r0
 8005114:	4608      	mov	r0, r1
 8005116:	4611      	mov	r1, r2
 8005118:	461a      	mov	r2, r3
 800511a:	4623      	mov	r3, r4
 800511c:	71fb      	strb	r3, [r7, #7]
 800511e:	4603      	mov	r3, r0
 8005120:	71bb      	strb	r3, [r7, #6]
 8005122:	460b      	mov	r3, r1
 8005124:	717b      	strb	r3, [r7, #5]
 8005126:	4613      	mov	r3, r2
 8005128:	713b      	strb	r3, [r7, #4]
  (void) lun;
  _mscd_itf.sense_key           = sense_key;
 800512a:	4a09      	ldr	r2, [pc, #36]	@ (8005150 <tud_msc_set_sense+0x44>)
 800512c:	79bb      	ldrb	r3, [r7, #6]
 800512e:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
  _mscd_itf.add_sense_code      = add_sense_code;
 8005132:	4a07      	ldr	r2, [pc, #28]	@ (8005150 <tud_msc_set_sense+0x44>)
 8005134:	797b      	ldrb	r3, [r7, #5]
 8005136:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
  _mscd_itf.add_sense_qualifier = add_sense_qualifier;
 800513a:	4a05      	ldr	r2, [pc, #20]	@ (8005150 <tud_msc_set_sense+0x44>)
 800513c:	793b      	ldrb	r3, [r7, #4]
 800513e:	f882 303b 	strb.w	r3, [r2, #59]	@ 0x3b
  return true;
 8005142:	2301      	movs	r3, #1
}
 8005144:	4618      	mov	r0, r3
 8005146:	3708      	adds	r7, #8
 8005148:	46bd      	mov	sp, r7
 800514a:	bc90      	pop	{r4, r7}
 800514c:	4770      	bx	lr
 800514e:	bf00      	nop
 8005150:	200106b8 	.word	0x200106b8

08005154 <mscd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void mscd_init(void) {
 8005154:	b580      	push	{r7, lr}
 8005156:	af00      	add	r7, sp, #0
  TU_LOG_INT(CFG_TUD_MSC_LOG_LEVEL, sizeof(mscd_interface_t));
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 8005158:	2240      	movs	r2, #64	@ 0x40
 800515a:	2100      	movs	r1, #0
 800515c:	4802      	ldr	r0, [pc, #8]	@ (8005168 <mscd_init+0x14>)
 800515e:	f007 fad6 	bl	800c70e <memset>
}
 8005162:	bf00      	nop
 8005164:	bd80      	pop	{r7, pc}
 8005166:	bf00      	nop
 8005168:	200106b8 	.word	0x200106b8

0800516c <mscd_reset>:

bool mscd_deinit(void) {
  return true; // nothing to do
}

void mscd_reset(uint8_t rhport) {
 800516c:	b580      	push	{r7, lr}
 800516e:	b082      	sub	sp, #8
 8005170:	af00      	add	r7, sp, #0
 8005172:	4603      	mov	r3, r0
 8005174:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 8005176:	2240      	movs	r2, #64	@ 0x40
 8005178:	2100      	movs	r1, #0
 800517a:	4803      	ldr	r0, [pc, #12]	@ (8005188 <mscd_reset+0x1c>)
 800517c:	f007 fac7 	bl	800c70e <memset>
}
 8005180:	bf00      	nop
 8005182:	3708      	adds	r7, #8
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}
 8005188:	200106b8 	.word	0x200106b8

0800518c <mscd_open>:

uint16_t mscd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len) {
 800518c:	b580      	push	{r7, lr}
 800518e:	b08e      	sub	sp, #56	@ 0x38
 8005190:	af02      	add	r7, sp, #8
 8005192:	4603      	mov	r3, r0
 8005194:	6039      	str	r1, [r7, #0]
 8005196:	71fb      	strb	r3, [r7, #7]
 8005198:	4613      	mov	r3, r2
 800519a:	80bb      	strh	r3, [r7, #4]
  // only support SCSI's BOT protocol
  TU_VERIFY(TUSB_CLASS_MSC    == itf_desc->bInterfaceClass &&
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	795b      	ldrb	r3, [r3, #5]
 80051a0:	2b08      	cmp	r3, #8
 80051a2:	d107      	bne.n	80051b4 <mscd_open+0x28>
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	799b      	ldrb	r3, [r3, #6]
 80051a8:	2b06      	cmp	r3, #6
 80051aa:	d103      	bne.n	80051b4 <mscd_open+0x28>
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	79db      	ldrb	r3, [r3, #7]
 80051b0:	2b50      	cmp	r3, #80	@ 0x50
 80051b2:	d001      	beq.n	80051b8 <mscd_open+0x2c>
 80051b4:	2300      	movs	r3, #0
 80051b6:	e064      	b.n	8005282 <mscd_open+0xf6>
            MSC_SUBCLASS_SCSI == itf_desc->bInterfaceSubClass &&
            MSC_PROTOCOL_BOT  == itf_desc->bInterfaceProtocol, 0);
  uint16_t const drv_len = sizeof(tusb_desc_interface_t) + 2*sizeof(tusb_desc_endpoint_t);
 80051b8:	2317      	movs	r3, #23
 80051ba:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  TU_ASSERT(max_len >= drv_len, 0); // Max length must be at least 1 interface + 2 endpoints
 80051bc:	88ba      	ldrh	r2, [r7, #4]
 80051be:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d20a      	bcs.n	80051da <mscd_open+0x4e>
 80051c4:	4b31      	ldr	r3, [pc, #196]	@ (800528c <mscd_open+0x100>)
 80051c6:	61fb      	str	r3, [r7, #28]
 80051c8:	69fb      	ldr	r3, [r7, #28]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 0301 	and.w	r3, r3, #1
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d000      	beq.n	80051d6 <mscd_open+0x4a>
 80051d4:	be00      	bkpt	0x0000
 80051d6:	2300      	movs	r3, #0
 80051d8:	e053      	b.n	8005282 <mscd_open+0xf6>

  mscd_interface_t * p_msc = &_mscd_itf;
 80051da:	4b2d      	ldr	r3, [pc, #180]	@ (8005290 <mscd_open+0x104>)
 80051dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  p_msc->itf_num = itf_desc->bInterfaceNumber;
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	789a      	ldrb	r2, [r3, #2]
 80051e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051e4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  p_msc->rhport = rhport;
 80051e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ea:	79fa      	ldrb	r2, [r7, #7]
 80051ec:	77da      	strb	r2, [r3, #31]
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80051f2:	69bb      	ldr	r3, [r7, #24]
 80051f4:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	781b      	ldrb	r3, [r3, #0]
 80051fa:	461a      	mov	r2, r3
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	1899      	adds	r1, r3, r2

  // Open endpoint pair
  TU_ASSERT(usbd_open_edpt_pair(rhport, tu_desc_next(itf_desc), 2, TUSB_XFER_BULK, &p_msc->ep_out, &p_msc->ep_in), 0);
 8005200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005202:	332f      	adds	r3, #47	@ 0x2f
 8005204:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005206:	322e      	adds	r2, #46	@ 0x2e
 8005208:	79f8      	ldrb	r0, [r7, #7]
 800520a:	9201      	str	r2, [sp, #4]
 800520c:	9300      	str	r3, [sp, #0]
 800520e:	2302      	movs	r3, #2
 8005210:	2202      	movs	r2, #2
 8005212:	f003 fe69 	bl	8008ee8 <usbd_open_edpt_pair>
 8005216:	4603      	mov	r3, r0
 8005218:	f083 0301 	eor.w	r3, r3, #1
 800521c:	b2db      	uxtb	r3, r3
 800521e:	2b00      	cmp	r3, #0
 8005220:	d00a      	beq.n	8005238 <mscd_open+0xac>
 8005222:	4b1a      	ldr	r3, [pc, #104]	@ (800528c <mscd_open+0x100>)
 8005224:	623b      	str	r3, [r7, #32]
 8005226:	6a3b      	ldr	r3, [r7, #32]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f003 0301 	and.w	r3, r3, #1
 800522e:	2b00      	cmp	r3, #0
 8005230:	d000      	beq.n	8005234 <mscd_open+0xa8>
 8005232:	be00      	bkpt	0x0000
 8005234:	2300      	movs	r3, #0
 8005236:	e024      	b.n	8005282 <mscd_open+0xf6>
 8005238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800523a:	613b      	str	r3, [r7, #16]
  uint8_t rhport = p_msc->rhport;
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	7fdb      	ldrb	r3, [r3, #31]
 8005240:	73fb      	strb	r3, [r7, #15]
  p_msc->stage = MSC_STAGE_CMD;
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	2200      	movs	r2, #0
 8005246:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8005250:	7bf8      	ldrb	r0, [r7, #15]
 8005252:	2300      	movs	r3, #0
 8005254:	9300      	str	r3, [sp, #0]
 8005256:	231f      	movs	r3, #31
 8005258:	4a0e      	ldr	r2, [pc, #56]	@ (8005294 <mscd_open+0x108>)
 800525a:	f003 ff43 	bl	80090e4 <usbd_edpt_xfer>
 800525e:	4603      	mov	r3, r0

  // Prepare for Command Block Wrapper
  TU_ASSERT(prepare_cbw(p_msc), drv_len);
 8005260:	f083 0301 	eor.w	r3, r3, #1
 8005264:	b2db      	uxtb	r3, r3
 8005266:	2b00      	cmp	r3, #0
 8005268:	d00a      	beq.n	8005280 <mscd_open+0xf4>
 800526a:	4b08      	ldr	r3, [pc, #32]	@ (800528c <mscd_open+0x100>)
 800526c:	627b      	str	r3, [r7, #36]	@ 0x24
 800526e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 0301 	and.w	r3, r3, #1
 8005276:	2b00      	cmp	r3, #0
 8005278:	d000      	beq.n	800527c <mscd_open+0xf0>
 800527a:	be00      	bkpt	0x0000
 800527c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800527e:	e000      	b.n	8005282 <mscd_open+0xf6>

  return drv_len;
 8005280:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 8005282:	4618      	mov	r0, r3
 8005284:	3730      	adds	r7, #48	@ 0x30
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}
 800528a:	bf00      	nop
 800528c:	e000edf0 	.word	0xe000edf0
 8005290:	200106b8 	.word	0x200106b8
 8005294:	200106f8 	.word	0x200106f8

08005298 <proc_bot_reset>:

static void proc_bot_reset(mscd_interface_t* p_msc) {
 8005298:	b480      	push	{r7}
 800529a:	b083      	sub	sp, #12
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  p_msc->stage       = MSC_STAGE_CMD;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  p_msc->total_len   = 0;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	631a      	str	r2, [r3, #48]	@ 0x30
  p_msc->xferred_len = 0;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	635a      	str	r2, [r3, #52]	@ 0x34
  p_msc->sense_key           = 0;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  p_msc->add_sense_code      = 0;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  p_msc->add_sense_qualifier = 0;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
}
 80052cc:	bf00      	nop
 80052ce:	370c      	adds	r7, #12
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr

080052d8 <mscd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool mscd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request) {
 80052d8:	b580      	push	{r7, lr}
 80052da:	b08e      	sub	sp, #56	@ 0x38
 80052dc:	af02      	add	r7, sp, #8
 80052de:	4603      	mov	r3, r0
 80052e0:	603a      	str	r2, [r7, #0]
 80052e2:	71fb      	strb	r3, [r7, #7]
 80052e4:	460b      	mov	r3, r1
 80052e6:	71bb      	strb	r3, [r7, #6]
  if (stage != CONTROL_STAGE_SETUP) {
 80052e8:	79bb      	ldrb	r3, [r7, #6]
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d001      	beq.n	80052f2 <mscd_control_xfer_cb+0x1a>
    return true; // nothing to do with DATA & ACK stage
 80052ee:	2301      	movs	r3, #1
 80052f0:	e115      	b.n	800551e <mscd_control_xfer_cb+0x246>
  }

  mscd_interface_t* p_msc = &_mscd_itf;
 80052f2:	4b8d      	ldr	r3, [pc, #564]	@ (8005528 <mscd_control_xfer_cb+0x250>)
 80052f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // Clear Endpoint Feature (stall) for recovery
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	781b      	ldrb	r3, [r3, #0]
 80052fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	2b00      	cmp	r3, #0
 8005302:	f040 80c4 	bne.w	800548e <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	781b      	ldrb	r3, [r3, #0]
 800530a:	f003 031f 	and.w	r3, r3, #31
 800530e:	b2db      	uxtb	r3, r3
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 8005310:	2b02      	cmp	r3, #2
 8005312:	f040 80bc 	bne.w	800548e <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	785b      	ldrb	r3, [r3, #1]
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 800531a:	2b01      	cmp	r3, #1
 800531c:	f040 80b7 	bne.w	800548e <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_FEATURE_EDPT_HALT == request->wValue ) {
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	885b      	ldrh	r3, [r3, #2]
 8005324:	b29b      	uxth	r3, r3
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 8005326:	2b00      	cmp	r3, #0
 8005328:	f040 80b1 	bne.w	800548e <mscd_control_xfer_cb+0x1b6>
    uint8_t const ep_addr = tu_u16_low(request->wIndex);
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	889b      	ldrh	r3, [r3, #4]
 8005330:	b29b      	uxth	r3, r3
 8005332:	83fb      	strh	r3, [r7, #30]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8005334:	8bfb      	ldrh	r3, [r7, #30]
 8005336:	b2db      	uxtb	r3, r3
 8005338:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if (p_msc->stage == MSC_STAGE_NEED_RESET) {
 800533c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800533e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005342:	2b04      	cmp	r3, #4
 8005344:	d107      	bne.n	8005356 <mscd_control_xfer_cb+0x7e>
      // reset recovery is required to recover from this stage
      // Clear Stall request cannot resolve this -> continue to stall endpoint
      usbd_edpt_stall(rhport, ep_addr);
 8005346:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800534a:	79fb      	ldrb	r3, [r7, #7]
 800534c:	4611      	mov	r1, r2
 800534e:	4618      	mov	r0, r3
 8005350:	f003 ffea 	bl	8009328 <usbd_edpt_stall>
 8005354:	e099      	b.n	800548a <mscd_control_xfer_cb+0x1b2>
    } else {
      if (ep_addr == p_msc->ep_in) {
 8005356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005358:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800535c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005360:	429a      	cmp	r2, r3
 8005362:	d137      	bne.n	80053d4 <mscd_control_xfer_cb+0xfc>
        if (p_msc->stage == MSC_STAGE_STATUS) {
 8005364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005366:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800536a:	2b02      	cmp	r3, #2
 800536c:	f040 808d 	bne.w	800548a <mscd_control_xfer_cb+0x1b2>
 8005370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005372:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 8005374:	69bb      	ldr	r3, [r7, #24]
 8005376:	7fdb      	ldrb	r3, [r3, #31]
 8005378:	75fb      	strb	r3, [r7, #23]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	689a      	ldr	r2, [r3, #8]
 800537e:	69bb      	ldr	r3, [r7, #24]
 8005380:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005382:	1ad2      	subs	r2, r2, r3
 8005384:	69bb      	ldr	r3, [r7, #24]
 8005386:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 8005388:	69bb      	ldr	r3, [r7, #24]
 800538a:	2203      	movs	r2, #3
 800538c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 8005390:	69bb      	ldr	r3, [r7, #24]
 8005392:	3320      	adds	r3, #32
 8005394:	220d      	movs	r2, #13
 8005396:	4619      	mov	r1, r3
 8005398:	4864      	ldr	r0, [pc, #400]	@ (800552c <mscd_control_xfer_cb+0x254>)
 800539a:	f007 f9e5 	bl	800c768 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 800539e:	69bb      	ldr	r3, [r7, #24]
 80053a0:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 80053a4:	7df8      	ldrb	r0, [r7, #23]
 80053a6:	2300      	movs	r3, #0
 80053a8:	9300      	str	r3, [sp, #0]
 80053aa:	230d      	movs	r3, #13
 80053ac:	4a5f      	ldr	r2, [pc, #380]	@ (800552c <mscd_control_xfer_cb+0x254>)
 80053ae:	f003 fe99 	bl	80090e4 <usbd_edpt_xfer>
 80053b2:	4603      	mov	r3, r0
          // resume sending SCSI status if we are in this stage previously before stalled
          TU_ASSERT(send_csw(p_msc));
 80053b4:	f083 0301 	eor.w	r3, r3, #1
 80053b8:	b2db      	uxtb	r3, r3
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d065      	beq.n	800548a <mscd_control_xfer_cb+0x1b2>
 80053be:	4b5c      	ldr	r3, [pc, #368]	@ (8005530 <mscd_control_xfer_cb+0x258>)
 80053c0:	623b      	str	r3, [r7, #32]
 80053c2:	6a3b      	ldr	r3, [r7, #32]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 0301 	and.w	r3, r3, #1
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d000      	beq.n	80053d0 <mscd_control_xfer_cb+0xf8>
 80053ce:	be00      	bkpt	0x0000
 80053d0:	2300      	movs	r3, #0
 80053d2:	e0a4      	b.n	800551e <mscd_control_xfer_cb+0x246>
        }
      } else if (ep_addr == p_msc->ep_out) {
 80053d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053d6:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80053da:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80053de:	429a      	cmp	r2, r3
 80053e0:	d153      	bne.n	800548a <mscd_control_xfer_cb+0x1b2>
        if (p_msc->stage == MSC_STAGE_CMD) {
 80053e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053e4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d14e      	bne.n	800548a <mscd_control_xfer_cb+0x1b2>
          // part of reset recovery (probably due to invalid CBW) -> prepare for new command
          // Note: skip if already queued previously
          if (usbd_edpt_ready(rhport, p_msc->ep_out)) {
 80053ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ee:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80053f2:	79fb      	ldrb	r3, [r7, #7]
 80053f4:	75bb      	strb	r3, [r7, #22]
 80053f6:	4613      	mov	r3, r2
 80053f8:	757b      	strb	r3, [r7, #21]
bool usbd_edpt_iso_activate(uint8_t rhport,  tusb_desc_endpoint_t const * p_endpoint_desc);

// Check if endpoint is ready (not busy and not stalled)
TU_ATTR_ALWAYS_INLINE static inline
bool usbd_edpt_ready(uint8_t rhport, uint8_t ep_addr) {
  const bool is_busy = usbd_edpt_busy(rhport, ep_addr);
 80053fa:	7d7a      	ldrb	r2, [r7, #21]
 80053fc:	7dbb      	ldrb	r3, [r7, #22]
 80053fe:	4611      	mov	r1, r2
 8005400:	4618      	mov	r0, r3
 8005402:	f003 ff63 	bl	80092cc <usbd_edpt_busy>
 8005406:	4603      	mov	r3, r0
 8005408:	753b      	strb	r3, [r7, #20]
  const bool is_stalled = usbd_edpt_stalled(rhport, ep_addr);
 800540a:	7d7a      	ldrb	r2, [r7, #21]
 800540c:	7dbb      	ldrb	r3, [r7, #22]
 800540e:	4611      	mov	r1, r2
 8005410:	4618      	mov	r0, r3
 8005412:	f004 f805 	bl	8009420 <usbd_edpt_stalled>
 8005416:	4603      	mov	r3, r0
 8005418:	74fb      	strb	r3, [r7, #19]
  return !is_busy && !is_stalled;
 800541a:	7d3b      	ldrb	r3, [r7, #20]
 800541c:	f083 0301 	eor.w	r3, r3, #1
 8005420:	b2db      	uxtb	r3, r3
 8005422:	2b00      	cmp	r3, #0
 8005424:	d007      	beq.n	8005436 <mscd_control_xfer_cb+0x15e>
 8005426:	7cfb      	ldrb	r3, [r7, #19]
 8005428:	f083 0301 	eor.w	r3, r3, #1
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b00      	cmp	r3, #0
 8005430:	d001      	beq.n	8005436 <mscd_control_xfer_cb+0x15e>
 8005432:	2301      	movs	r3, #1
 8005434:	e000      	b.n	8005438 <mscd_control_xfer_cb+0x160>
 8005436:	2300      	movs	r3, #0
 8005438:	f003 0301 	and.w	r3, r3, #1
 800543c:	b2db      	uxtb	r3, r3
 800543e:	2b00      	cmp	r3, #0
 8005440:	d023      	beq.n	800548a <mscd_control_xfer_cb+0x1b2>
 8005442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005444:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	7fdb      	ldrb	r3, [r3, #31]
 800544a:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800545a:	7af8      	ldrb	r0, [r7, #11]
 800545c:	2300      	movs	r3, #0
 800545e:	9300      	str	r3, [sp, #0]
 8005460:	231f      	movs	r3, #31
 8005462:	4a32      	ldr	r2, [pc, #200]	@ (800552c <mscd_control_xfer_cb+0x254>)
 8005464:	f003 fe3e 	bl	80090e4 <usbd_edpt_xfer>
 8005468:	4603      	mov	r3, r0
            TU_ASSERT(prepare_cbw(p_msc));
 800546a:	f083 0301 	eor.w	r3, r3, #1
 800546e:	b2db      	uxtb	r3, r3
 8005470:	2b00      	cmp	r3, #0
 8005472:	d00a      	beq.n	800548a <mscd_control_xfer_cb+0x1b2>
 8005474:	4b2e      	ldr	r3, [pc, #184]	@ (8005530 <mscd_control_xfer_cb+0x258>)
 8005476:	627b      	str	r3, [r7, #36]	@ 0x24
 8005478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0301 	and.w	r3, r3, #1
 8005480:	2b00      	cmp	r3, #0
 8005482:	d000      	beq.n	8005486 <mscd_control_xfer_cb+0x1ae>
 8005484:	be00      	bkpt	0x0000
 8005486:	2300      	movs	r3, #0
 8005488:	e049      	b.n	800551e <mscd_control_xfer_cb+0x246>
      } else {
        // nothing to do
      }
    }

    return true;
 800548a:	2301      	movs	r3, #1
 800548c:	e047      	b.n	800551e <mscd_control_xfer_cb+0x246>
  }

  // From this point only handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	781b      	ldrb	r3, [r3, #0]
 8005492:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005496:	b2db      	uxtb	r3, r3
 8005498:	2b20      	cmp	r3, #32
 800549a:	d001      	beq.n	80054a0 <mscd_control_xfer_cb+0x1c8>
 800549c:	2300      	movs	r3, #0
 800549e:	e03e      	b.n	800551e <mscd_control_xfer_cb+0x246>

  switch ( request->bRequest ) {
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	785b      	ldrb	r3, [r3, #1]
 80054a4:	2bfe      	cmp	r3, #254	@ 0xfe
 80054a6:	d016      	beq.n	80054d6 <mscd_control_xfer_cb+0x1fe>
 80054a8:	2bff      	cmp	r3, #255	@ 0xff
 80054aa:	d135      	bne.n	8005518 <mscd_control_xfer_cb+0x240>
    case MSC_REQ_RESET:
      TU_LOG_DRV("  MSC BOT Reset\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 0);
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	885b      	ldrh	r3, [r3, #2]
 80054b0:	b29b      	uxth	r3, r3
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d104      	bne.n	80054c0 <mscd_control_xfer_cb+0x1e8>
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	88db      	ldrh	r3, [r3, #6]
 80054ba:	b29b      	uxth	r3, r3
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d001      	beq.n	80054c4 <mscd_control_xfer_cb+0x1ec>
 80054c0:	2300      	movs	r3, #0
 80054c2:	e02c      	b.n	800551e <mscd_control_xfer_cb+0x246>
      proc_bot_reset(p_msc); // driver state reset
 80054c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80054c6:	f7ff fee7 	bl	8005298 <proc_bot_reset>
      tud_control_status(rhport, request);
 80054ca:	79fb      	ldrb	r3, [r7, #7]
 80054cc:	6839      	ldr	r1, [r7, #0]
 80054ce:	4618      	mov	r0, r3
 80054d0:	f003 fffe 	bl	80094d0 <tud_control_status>
    break;
 80054d4:	e022      	b.n	800551c <mscd_control_xfer_cb+0x244>

    case MSC_REQ_GET_MAX_LUN: {
      TU_LOG_DRV("  MSC Get Max Lun\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 1);
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	885b      	ldrh	r3, [r3, #2]
 80054da:	b29b      	uxth	r3, r3
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d104      	bne.n	80054ea <mscd_control_xfer_cb+0x212>
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	88db      	ldrh	r3, [r3, #6]
 80054e4:	b29b      	uxth	r3, r3
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d001      	beq.n	80054ee <mscd_control_xfer_cb+0x216>
 80054ea:	2300      	movs	r3, #0
 80054ec:	e017      	b.n	800551e <mscd_control_xfer_cb+0x246>

      uint8_t maxlun = tud_msc_get_maxlun_cb();
 80054ee:	f7ff fdc5 	bl	800507c <tud_msc_get_maxlun_cb>
 80054f2:	4603      	mov	r3, r0
 80054f4:	72bb      	strb	r3, [r7, #10]
      TU_VERIFY(maxlun != 0);
 80054f6:	7abb      	ldrb	r3, [r7, #10]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d101      	bne.n	8005500 <mscd_control_xfer_cb+0x228>
 80054fc:	2300      	movs	r3, #0
 80054fe:	e00e      	b.n	800551e <mscd_control_xfer_cb+0x246>
      maxlun--; // MAX LUN is minus 1 by specs
 8005500:	7abb      	ldrb	r3, [r7, #10]
 8005502:	3b01      	subs	r3, #1
 8005504:	b2db      	uxtb	r3, r3
 8005506:	72bb      	strb	r3, [r7, #10]
      tud_control_xfer(rhport, request, &maxlun, 1);
 8005508:	f107 020a 	add.w	r2, r7, #10
 800550c:	79f8      	ldrb	r0, [r7, #7]
 800550e:	2301      	movs	r3, #1
 8005510:	6839      	ldr	r1, [r7, #0]
 8005512:	f004 f861 	bl	80095d8 <tud_control_xfer>
 8005516:	e001      	b.n	800551c <mscd_control_xfer_cb+0x244>
      break;
    }

    default: return false; // stall unsupported request
 8005518:	2300      	movs	r3, #0
 800551a:	e000      	b.n	800551e <mscd_control_xfer_cb+0x246>
  }

  return true;
 800551c:	2301      	movs	r3, #1
}
 800551e:	4618      	mov	r0, r3
 8005520:	3730      	adds	r7, #48	@ 0x30
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	200106b8 	.word	0x200106b8
 800552c:	200106f8 	.word	0x200106f8
 8005530:	e000edf0 	.word	0xe000edf0

08005534 <mscd_xfer_cb>:

bool mscd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes) {
 8005534:	b580      	push	{r7, lr}
 8005536:	b09c      	sub	sp, #112	@ 0x70
 8005538:	af02      	add	r7, sp, #8
 800553a:	603b      	str	r3, [r7, #0]
 800553c:	4603      	mov	r3, r0
 800553e:	71fb      	strb	r3, [r7, #7]
 8005540:	460b      	mov	r3, r1
 8005542:	71bb      	strb	r3, [r7, #6]
 8005544:	4613      	mov	r3, r2
 8005546:	717b      	strb	r3, [r7, #5]
  (void) event;

  mscd_interface_t* p_msc = &_mscd_itf;
 8005548:	4b93      	ldr	r3, [pc, #588]	@ (8005798 <mscd_xfer_cb+0x264>)
 800554a:	663b      	str	r3, [r7, #96]	@ 0x60
  msc_cbw_t * p_cbw = &p_msc->cbw;
 800554c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800554e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  msc_csw_t * p_csw = &p_msc->csw;
 8005550:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005552:	3320      	adds	r3, #32
 8005554:	65bb      	str	r3, [r7, #88]	@ 0x58

  switch (p_msc->stage) {
 8005556:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005558:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800555c:	2b03      	cmp	r3, #3
 800555e:	f200 820e 	bhi.w	800597e <mscd_xfer_cb+0x44a>
 8005562:	a201      	add	r2, pc, #4	@ (adr r2, 8005568 <mscd_xfer_cb+0x34>)
 8005564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005568:	08005579 	.word	0x08005579
 800556c:	08005801 	.word	0x08005801
 8005570:	0800597f 	.word	0x0800597f
 8005574:	080058ed 	.word	0x080058ed
    case MSC_STAGE_CMD: {
      //------------- new CBW received -------------//
      // Complete IN while waiting for CMD is usually Status of previous SCSI op, ignore it
      if (ep_addr != p_msc->ep_out) {
 8005578:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800557a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800557e:	79ba      	ldrb	r2, [r7, #6]
 8005580:	429a      	cmp	r2, r3
 8005582:	d001      	beq.n	8005588 <mscd_xfer_cb+0x54>
        return true;
 8005584:	2301      	movs	r3, #1
 8005586:	e21b      	b.n	80059c0 <mscd_xfer_cb+0x48c>
 8005588:	4b84      	ldr	r3, [pc, #528]	@ (800579c <mscd_xfer_cb+0x268>)
 800558a:	633b      	str	r3, [r7, #48]	@ 0x30
  return *((uint32_t const *) mem);
 800558c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558e:	681b      	ldr	r3, [r3, #0]
      }

      const uint32_t signature = tu_le32toh(tu_unaligned_read32(_mscd_epbuf.buf));
 8005590:	647b      	str	r3, [r7, #68]	@ 0x44

      if (!(xferred_bytes == sizeof(msc_cbw_t) && signature == MSC_CBW_SIGNATURE)) {
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	2b1f      	cmp	r3, #31
 8005596:	d103      	bne.n	80055a0 <mscd_xfer_cb+0x6c>
 8005598:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800559a:	4a81      	ldr	r2, [pc, #516]	@ (80057a0 <mscd_xfer_cb+0x26c>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d015      	beq.n	80055cc <mscd_xfer_cb+0x98>
        // BOT 6.6.1 If CBW is not valid stall both endpoints until reset recovery
        TU_LOG_DRV("  SCSI CBW is not valid\r\n");
        p_msc->stage = MSC_STAGE_NEED_RESET;
 80055a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80055a2:	2204      	movs	r2, #4
 80055a4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        usbd_edpt_stall(rhport, p_msc->ep_in);
 80055a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80055aa:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 80055ae:	79fb      	ldrb	r3, [r7, #7]
 80055b0:	4611      	mov	r1, r2
 80055b2:	4618      	mov	r0, r3
 80055b4:	f003 feb8 	bl	8009328 <usbd_edpt_stall>
        usbd_edpt_stall(rhport, p_msc->ep_out);
 80055b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80055ba:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80055be:	79fb      	ldrb	r3, [r7, #7]
 80055c0:	4611      	mov	r1, r2
 80055c2:	4618      	mov	r0, r3
 80055c4:	f003 feb0 	bl	8009328 <usbd_edpt_stall>
        return false;
 80055c8:	2300      	movs	r3, #0
 80055ca:	e1f9      	b.n	80059c0 <mscd_xfer_cb+0x48c>
      }

      memcpy(p_cbw, _mscd_epbuf.buf, sizeof(msc_cbw_t));
 80055cc:	221f      	movs	r2, #31
 80055ce:	4973      	ldr	r1, [pc, #460]	@ (800579c <mscd_xfer_cb+0x268>)
 80055d0:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80055d2:	f007 f8c9 	bl	800c768 <memcpy>

      TU_LOG_DRV("  SCSI Command [Lun%u]: %s\r\n", p_cbw->lun, tu_lookup_find(&_msc_scsi_cmd_table, p_cbw->command[0]));
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_cbw, xferred_bytes, 2);

      p_csw->signature    = MSC_CSW_SIGNATURE;
 80055d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80055d8:	2200      	movs	r2, #0
 80055da:	f042 0255 	orr.w	r2, r2, #85	@ 0x55
 80055de:	701a      	strb	r2, [r3, #0]
 80055e0:	2200      	movs	r2, #0
 80055e2:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 80055e6:	705a      	strb	r2, [r3, #1]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f042 0242 	orr.w	r2, r2, #66	@ 0x42
 80055ee:	709a      	strb	r2, [r3, #2]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 80055f6:	70da      	strb	r2, [r3, #3]
      p_csw->tag          = p_cbw->tag;
 80055f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80055fa:	685a      	ldr	r2, [r3, #4]
 80055fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80055fe:	605a      	str	r2, [r3, #4]
      p_csw->data_residue = 0;
 8005600:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005602:	2200      	movs	r2, #0
 8005604:	721a      	strb	r2, [r3, #8]
 8005606:	2200      	movs	r2, #0
 8005608:	725a      	strb	r2, [r3, #9]
 800560a:	2200      	movs	r2, #0
 800560c:	729a      	strb	r2, [r3, #10]
 800560e:	2200      	movs	r2, #0
 8005610:	72da      	strb	r2, [r3, #11]
      p_csw->status       = MSC_CSW_STATUS_PASSED;
 8005612:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005614:	2200      	movs	r2, #0
 8005616:	731a      	strb	r2, [r3, #12]

      /*------------- Parse command and prepare DATA -------------*/
      p_msc->stage = MSC_STAGE_DATA;
 8005618:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800561a:	2201      	movs	r2, #1
 800561c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      p_msc->total_len = p_cbw->total_bytes;
 8005620:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005622:	689a      	ldr	r2, [r3, #8]
 8005624:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005626:	631a      	str	r2, [r3, #48]	@ 0x30
      p_msc->xferred_len = 0;
 8005628:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800562a:	2200      	movs	r2, #0
 800562c:	635a      	str	r2, [r3, #52]	@ 0x34

      // Read10 or Write10
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800562e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005630:	7bdb      	ldrb	r3, [r3, #15]
 8005632:	2b28      	cmp	r3, #40	@ 0x28
 8005634:	d003      	beq.n	800563e <mscd_xfer_cb+0x10a>
 8005636:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005638:	7bdb      	ldrb	r3, [r3, #15]
 800563a:	2b2a      	cmp	r3, #42	@ 0x2a
 800563c:	d125      	bne.n	800568a <mscd_xfer_cb+0x156>
        uint8_t const status = rdwr10_validate_cmd(p_cbw);
 800563e:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8005640:	f7ff fc11 	bl	8004e66 <rdwr10_validate_cmd>
 8005644:	4603      	mov	r3, r0
 8005646:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        if (status != MSC_CSW_STATUS_PASSED) {
 800564a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800564e:	2b00      	cmp	r3, #0
 8005650:	d006      	beq.n	8005660 <mscd_xfer_cb+0x12c>
          fail_scsi_op(p_msc, status);
 8005652:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005656:	4619      	mov	r1, r3
 8005658:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800565a:	f7ff fbab 	bl	8004db4 <fail_scsi_op>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800565e:	e0ce      	b.n	80057fe <mscd_xfer_cb+0x2ca>
        } else if (p_cbw->total_bytes > 0) {
 8005660:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d00b      	beq.n	8005680 <mscd_xfer_cb+0x14c>
          if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 8005668:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800566a:	7bdb      	ldrb	r3, [r3, #15]
 800566c:	2b28      	cmp	r3, #40	@ 0x28
 800566e:	d103      	bne.n	8005678 <mscd_xfer_cb+0x144>
            proc_read10_cmd(p_msc);
 8005670:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8005672:	f000 fc99 	bl	8005fa8 <proc_read10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8005676:	e0c2      	b.n	80057fe <mscd_xfer_cb+0x2ca>
          } else {
            proc_write10_cmd(p_msc);
 8005678:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800567a:	f000 fd6b 	bl	8006154 <proc_write10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800567e:	e0be      	b.n	80057fe <mscd_xfer_cb+0x2ca>
          }
        } else {
          // no data transfer, only exist in complaint test suite
          p_msc->stage = MSC_STAGE_STATUS;
 8005680:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005682:	2202      	movs	r2, #2
 8005684:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8005688:	e0b9      	b.n	80057fe <mscd_xfer_cb+0x2ca>
        }
      } else {
        // For other SCSI commands
        // 1. OUT : queue transfer (invoke app callback after done)
        // 2. IN & Zero: Process if is built-in, else Invoke app callback. Skip DATA if zero length
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 800568a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d041      	beq.n	8005716 <mscd_xfer_cb+0x1e2>
 8005692:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005694:	7b1b      	ldrb	r3, [r3, #12]
 8005696:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return tu_bit_test(dir, 7);
 800569a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800569e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80056a0:	2307      	movs	r3, #7
 80056a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80056a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80056aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056ac:	fa22 f303 	lsr.w	r3, r2, r3
 80056b0:	f003 0301 	and.w	r3, r3, #1
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	bf14      	ite	ne
 80056b8:	2301      	movne	r3, #1
 80056ba:	2300      	moveq	r3, #0
 80056bc:	b2db      	uxtb	r3, r3
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 80056be:	f083 0301 	eor.w	r3, r3, #1
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d026      	beq.n	8005716 <mscd_xfer_cb+0x1e2>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 80056c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056d0:	d904      	bls.n	80056dc <mscd_xfer_cb+0x1a8>
            TU_LOG_DRV("  SCSI reject non READ10/WRITE10 with large data\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 80056d2:	2101      	movs	r1, #1
 80056d4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80056d6:	f7ff fb6d 	bl	8004db4 <fail_scsi_op>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 80056da:	e08f      	b.n	80057fc <mscd_xfer_cb+0x2c8>
          } else {
            // Didn't check for case 9 (Ho > Dn), which requires examining scsi command first
            // but it is OK to just receive data then responded with failed status
            TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_out, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 80056dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80056de:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 80056e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80056e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	79f8      	ldrb	r0, [r7, #7]
 80056ea:	2200      	movs	r2, #0
 80056ec:	9200      	str	r2, [sp, #0]
 80056ee:	4a2b      	ldr	r2, [pc, #172]	@ (800579c <mscd_xfer_cb+0x268>)
 80056f0:	f003 fcf8 	bl	80090e4 <usbd_edpt_xfer>
 80056f4:	4603      	mov	r3, r0
 80056f6:	f083 0301 	eor.w	r3, r3, #1
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d07d      	beq.n	80057fc <mscd_xfer_cb+0x2c8>
 8005700:	4b28      	ldr	r3, [pc, #160]	@ (80057a4 <mscd_xfer_cb+0x270>)
 8005702:	643b      	str	r3, [r7, #64]	@ 0x40
 8005704:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 0301 	and.w	r3, r3, #1
 800570c:	2b00      	cmp	r3, #0
 800570e:	d000      	beq.n	8005712 <mscd_xfer_cb+0x1de>
 8005710:	be00      	bkpt	0x0000
 8005712:	2300      	movs	r3, #0
 8005714:	e154      	b.n	80059c0 <mscd_xfer_cb+0x48c>
          }
        } else {
          // First process if it is a built-in commands
          int32_t resplen = proc_builtin_scsi(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, CFG_TUD_MSC_EP_BUFSIZE);
 8005716:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005718:	7b58      	ldrb	r0, [r3, #13]
 800571a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800571c:	f103 010f 	add.w	r1, r3, #15
 8005720:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005724:	4a1d      	ldr	r2, [pc, #116]	@ (800579c <mscd_xfer_cb+0x268>)
 8005726:	f000 f953 	bl	80059d0 <proc_builtin_scsi>
 800572a:	6678      	str	r0, [r7, #100]	@ 0x64

          // Invoke user callback if not built-in
          if ((resplen < 0) && (p_msc->sense_key == 0)) {
 800572c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800572e:	2b00      	cmp	r3, #0
 8005730:	da10      	bge.n	8005754 <mscd_xfer_cb+0x220>
 8005732:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005734:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005738:	2b00      	cmp	r3, #0
 800573a:	d10b      	bne.n	8005754 <mscd_xfer_cb+0x220>
            resplen = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t)p_msc->total_len);
 800573c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800573e:	7b58      	ldrb	r0, [r3, #13]
 8005740:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005742:	f103 010f 	add.w	r1, r3, #15
 8005746:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800574a:	b29b      	uxth	r3, r3
 800574c:	4a13      	ldr	r2, [pc, #76]	@ (800579c <mscd_xfer_cb+0x268>)
 800574e:	f7fb fa8f 	bl	8000c70 <tud_msc_scsi_cb>
 8005752:	6678      	str	r0, [r7, #100]	@ 0x64
          }

          if (resplen < 0) {
 8005754:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005756:	2b00      	cmp	r3, #0
 8005758:	da04      	bge.n	8005764 <mscd_xfer_cb+0x230>
            // unsupported command
            TU_LOG_DRV("  SCSI unsupported or failed command\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800575a:	2101      	movs	r1, #1
 800575c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800575e:	f7ff fb29 	bl	8004db4 <fail_scsi_op>
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
            }
          }
        }
      }
      break;
 8005762:	e10e      	b.n	8005982 <mscd_xfer_cb+0x44e>
          } else if (resplen == 0) {
 8005764:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005766:	2b00      	cmp	r3, #0
 8005768:	d10d      	bne.n	8005786 <mscd_xfer_cb+0x252>
            if (p_cbw->total_bytes > 0) {
 800576a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d004      	beq.n	800577c <mscd_xfer_cb+0x248>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8005772:	2101      	movs	r1, #1
 8005774:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8005776:	f7ff fb1d 	bl	8004db4 <fail_scsi_op>
      break;
 800577a:	e102      	b.n	8005982 <mscd_xfer_cb+0x44e>
              p_msc->stage = MSC_STAGE_STATUS;
 800577c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800577e:	2202      	movs	r2, #2
 8005780:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      break;
 8005784:	e0fd      	b.n	8005982 <mscd_xfer_cb+0x44e>
            if (p_cbw->total_bytes == 0) {
 8005786:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d10c      	bne.n	80057a8 <mscd_xfer_cb+0x274>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800578e:	2101      	movs	r1, #1
 8005790:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8005792:	f7ff fb0f 	bl	8004db4 <fail_scsi_op>
      break;
 8005796:	e0f4      	b.n	8005982 <mscd_xfer_cb+0x44e>
 8005798:	200106b8 	.word	0x200106b8
 800579c:	200106f8 	.word	0x200106f8
 80057a0:	43425355 	.word	0x43425355
 80057a4:	e000edf0 	.word	0xe000edf0
              p_msc->total_len = tu_min32((uint32_t)resplen, p_cbw->total_bytes);
 80057a8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80057aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	623a      	str	r2, [r7, #32]
 80057b0:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 80057b2:	6a3a      	ldr	r2, [r7, #32]
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	bf28      	it	cs
 80057ba:	461a      	movcs	r2, r3
 80057bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80057be:	631a      	str	r2, [r3, #48]	@ 0x30
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 80057c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80057c2:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 80057c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80057c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	79f8      	ldrb	r0, [r7, #7]
 80057ce:	2200      	movs	r2, #0
 80057d0:	9200      	str	r2, [sp, #0]
 80057d2:	4a7d      	ldr	r2, [pc, #500]	@ (80059c8 <mscd_xfer_cb+0x494>)
 80057d4:	f003 fc86 	bl	80090e4 <usbd_edpt_xfer>
 80057d8:	4603      	mov	r3, r0
 80057da:	f083 0301 	eor.w	r3, r3, #1
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	f000 80ce 	beq.w	8005982 <mscd_xfer_cb+0x44e>
 80057e6:	4b79      	ldr	r3, [pc, #484]	@ (80059cc <mscd_xfer_cb+0x498>)
 80057e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f003 0301 	and.w	r3, r3, #1
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d000      	beq.n	80057f8 <mscd_xfer_cb+0x2c4>
 80057f6:	be00      	bkpt	0x0000
 80057f8:	2300      	movs	r3, #0
 80057fa:	e0e1      	b.n	80059c0 <mscd_xfer_cb+0x48c>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 80057fc:	bf00      	nop
      break;
 80057fe:	e0c0      	b.n	8005982 <mscd_xfer_cb+0x44e>
    }

    case MSC_STAGE_DATA:
      TU_LOG_DRV("  SCSI Data [Lun%u]\r\n", p_cbw->lun);
      TU_ASSERT(xferred_bytes <= CFG_TUD_MSC_EP_BUFSIZE); // sanity check to avoid buffer overflow
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005806:	d90a      	bls.n	800581e <mscd_xfer_cb+0x2ea>
 8005808:	4b70      	ldr	r3, [pc, #448]	@ (80059cc <mscd_xfer_cb+0x498>)
 800580a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800580c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f003 0301 	and.w	r3, r3, #1
 8005814:	2b00      	cmp	r3, #0
 8005816:	d000      	beq.n	800581a <mscd_xfer_cb+0x2e6>
 8005818:	be00      	bkpt	0x0000
 800581a:	2300      	movs	r3, #0
 800581c:	e0d0      	b.n	80059c0 <mscd_xfer_cb+0x48c>
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, _mscd_epbuf.buf, xferred_bytes, 2);

      if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 800581e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005820:	7bdb      	ldrb	r3, [r3, #15]
 8005822:	2b28      	cmp	r3, #40	@ 0x28
 8005824:	d114      	bne.n	8005850 <mscd_xfer_cb+0x31c>
        p_msc->xferred_len += xferred_bytes;
 8005826:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005828:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	441a      	add	r2, r3
 800582e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005830:	635a      	str	r2, [r3, #52]	@ 0x34

        if ( p_msc->xferred_len >= p_msc->total_len ) {
 8005832:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005834:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005836:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800583a:	429a      	cmp	r2, r3
 800583c:	d304      	bcc.n	8005848 <mscd_xfer_cb+0x314>
          // Data Stage is complete
          p_msc->stage = MSC_STAGE_STATUS;
 800583e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005840:	2202      	movs	r2, #2
 8005842:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        } else {
          // This scenario with command that take more than one transfer is already rejected at Command stage
          TU_BREAKPOINT();
        }
      }
    break;
 8005846:	e09e      	b.n	8005986 <mscd_xfer_cb+0x452>
          proc_read10_cmd(p_msc);
 8005848:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800584a:	f000 fbad 	bl	8005fa8 <proc_read10_cmd>
    break;
 800584e:	e09a      	b.n	8005986 <mscd_xfer_cb+0x452>
      } else if (SCSI_CMD_WRITE_10 == p_cbw->command[0]) {
 8005850:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005852:	7bdb      	ldrb	r3, [r3, #15]
 8005854:	2b2a      	cmp	r3, #42	@ 0x2a
 8005856:	d104      	bne.n	8005862 <mscd_xfer_cb+0x32e>
        proc_write10_host_data(p_msc, xferred_bytes);
 8005858:	6839      	ldr	r1, [r7, #0]
 800585a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800585c:	f000 fcca 	bl	80061f4 <proc_write10_host_data>
    break;
 8005860:	e091      	b.n	8005986 <mscd_xfer_cb+0x452>
        p_msc->xferred_len += xferred_bytes;
 8005862:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005864:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	441a      	add	r2, r3
 800586a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800586c:	635a      	str	r2, [r3, #52]	@ 0x34
        if ( !is_data_in(p_cbw->dir) ) {
 800586e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005870:	7b1b      	ldrb	r3, [r3, #12]
 8005872:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 8005874:	7efb      	ldrb	r3, [r7, #27]
 8005876:	617b      	str	r3, [r7, #20]
 8005878:	2307      	movs	r3, #7
 800587a:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800587c:	7cfb      	ldrb	r3, [r7, #19]
 800587e:	697a      	ldr	r2, [r7, #20]
 8005880:	fa22 f303 	lsr.w	r3, r2, r3
 8005884:	f003 0301 	and.w	r3, r3, #1
 8005888:	2b00      	cmp	r3, #0
 800588a:	bf14      	ite	ne
 800588c:	2301      	movne	r3, #1
 800588e:	2300      	moveq	r3, #0
 8005890:	b2db      	uxtb	r3, r3
        if ( !is_data_in(p_cbw->dir) ) {
 8005892:	f083 0301 	eor.w	r3, r3, #1
 8005896:	b2db      	uxtb	r3, r3
 8005898:	2b00      	cmp	r3, #0
 800589a:	d012      	beq.n	80058c2 <mscd_xfer_cb+0x38e>
          int32_t cb_result = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t) p_msc->total_len);
 800589c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800589e:	7b58      	ldrb	r0, [r3, #13]
 80058a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058a2:	f103 010f 	add.w	r1, r3, #15
 80058a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058aa:	b29b      	uxth	r3, r3
 80058ac:	4a46      	ldr	r2, [pc, #280]	@ (80059c8 <mscd_xfer_cb+0x494>)
 80058ae:	f7fb f9df 	bl	8000c70 <tud_msc_scsi_cb>
 80058b2:	6538      	str	r0, [r7, #80]	@ 0x50
          if ( cb_result < 0 ) {
 80058b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	da03      	bge.n	80058c2 <mscd_xfer_cb+0x38e>
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 80058ba:	2101      	movs	r1, #1
 80058bc:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80058be:	f7ff fa79 	bl	8004db4 <fail_scsi_op>
        if ( p_msc->xferred_len >= p_msc->total_len ) {
 80058c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d304      	bcc.n	80058d8 <mscd_xfer_cb+0x3a4>
          p_msc->stage = MSC_STAGE_STATUS;
 80058ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058d0:	2202      	movs	r2, #2
 80058d2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    break;
 80058d6:	e056      	b.n	8005986 <mscd_xfer_cb+0x452>
          TU_BREAKPOINT();
 80058d8:	4b3c      	ldr	r3, [pc, #240]	@ (80059cc <mscd_xfer_cb+0x498>)
 80058da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f003 0301 	and.w	r3, r3, #1
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d04e      	beq.n	8005986 <mscd_xfer_cb+0x452>
 80058e8:	be00      	bkpt	0x0000
    break;
 80058ea:	e04c      	b.n	8005986 <mscd_xfer_cb+0x452>
      // processed immediately after this switch, supposedly to be empty
    break;

    case MSC_STAGE_STATUS_SENT:
      // Status phase is complete
      if ((ep_addr == p_msc->ep_in) && (xferred_bytes == sizeof(msc_csw_t))) {
 80058ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058ee:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 80058f2:	79ba      	ldrb	r2, [r7, #6]
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d148      	bne.n	800598a <mscd_xfer_cb+0x456>
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	2b0d      	cmp	r3, #13
 80058fc:	d145      	bne.n	800598a <mscd_xfer_cb+0x456>
        // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_csw, xferred_bytes, 2);

        // Invoke complete callback if defined
        // Note: There is racing issue with samd51 + qspi flash testing with arduino
        // if complete_cb() is invoked after queuing the status.
        switch (p_cbw->command[0]) {
 80058fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005900:	7bdb      	ldrb	r3, [r3, #15]
 8005902:	2b28      	cmp	r3, #40	@ 0x28
 8005904:	d002      	beq.n	800590c <mscd_xfer_cb+0x3d8>
 8005906:	2b2a      	cmp	r3, #42	@ 0x2a
 8005908:	d006      	beq.n	8005918 <mscd_xfer_cb+0x3e4>
 800590a:	e00b      	b.n	8005924 <mscd_xfer_cb+0x3f0>
          case SCSI_CMD_READ_10:
            tud_msc_read10_complete_cb(p_cbw->lun);
 800590c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800590e:	7b5b      	ldrb	r3, [r3, #13]
 8005910:	4618      	mov	r0, r3
 8005912:	f7ff fb91 	bl	8005038 <tud_msc_read10_complete_cb>
            break;
 8005916:	e00e      	b.n	8005936 <mscd_xfer_cb+0x402>

          case SCSI_CMD_WRITE_10:
            tud_msc_write10_complete_cb(p_cbw->lun);
 8005918:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800591a:	7b5b      	ldrb	r3, [r3, #13]
 800591c:	4618      	mov	r0, r3
 800591e:	f7ff fb96 	bl	800504e <tud_msc_write10_complete_cb>
            break;
 8005922:	e008      	b.n	8005936 <mscd_xfer_cb+0x402>

          default:
            tud_msc_scsi_complete_cb(p_cbw->lun, p_cbw->command);
 8005924:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005926:	7b5a      	ldrb	r2, [r3, #13]
 8005928:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800592a:	330f      	adds	r3, #15
 800592c:	4619      	mov	r1, r3
 800592e:	4610      	mov	r0, r2
 8005930:	f7ff fb98 	bl	8005064 <tud_msc_scsi_complete_cb>
            break;
 8005934:	bf00      	nop
 8005936:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005938:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	7fdb      	ldrb	r3, [r3, #31]
 800593e:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2200      	movs	r2, #0
 8005944:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800594e:	7af8      	ldrb	r0, [r7, #11]
 8005950:	2300      	movs	r3, #0
 8005952:	9300      	str	r3, [sp, #0]
 8005954:	231f      	movs	r3, #31
 8005956:	4a1c      	ldr	r2, [pc, #112]	@ (80059c8 <mscd_xfer_cb+0x494>)
 8005958:	f003 fbc4 	bl	80090e4 <usbd_edpt_xfer>
 800595c:	4603      	mov	r3, r0
        }

        TU_ASSERT(prepare_cbw(p_msc));
 800595e:	f083 0301 	eor.w	r3, r3, #1
 8005962:	b2db      	uxtb	r3, r3
 8005964:	2b00      	cmp	r3, #0
 8005966:	d010      	beq.n	800598a <mscd_xfer_cb+0x456>
 8005968:	4b18      	ldr	r3, [pc, #96]	@ (80059cc <mscd_xfer_cb+0x498>)
 800596a:	657b      	str	r3, [r7, #84]	@ 0x54
 800596c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 0301 	and.w	r3, r3, #1
 8005974:	2b00      	cmp	r3, #0
 8005976:	d000      	beq.n	800597a <mscd_xfer_cb+0x446>
 8005978:	be00      	bkpt	0x0000
 800597a:	2300      	movs	r3, #0
 800597c:	e020      	b.n	80059c0 <mscd_xfer_cb+0x48c>
        // Any xfer ended here is considered unknown error, ignore it
        TU_LOG1("  Warning expect SCSI Status but received unknown data\r\n");
      }
      break;

    default: break; // nothing to do
 800597e:	bf00      	nop
 8005980:	e004      	b.n	800598c <mscd_xfer_cb+0x458>
      break;
 8005982:	bf00      	nop
 8005984:	e002      	b.n	800598c <mscd_xfer_cb+0x458>
    break;
 8005986:	bf00      	nop
 8005988:	e000      	b.n	800598c <mscd_xfer_cb+0x458>
      break;
 800598a:	bf00      	nop
  }

  if (p_msc->stage == MSC_STAGE_STATUS) {
 800598c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800598e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005992:	2b02      	cmp	r3, #2
 8005994:	d113      	bne.n	80059be <mscd_xfer_cb+0x48a>
    TU_ASSERT(proc_stage_status(p_msc));
 8005996:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8005998:	f7ff fad6 	bl	8004f48 <proc_stage_status>
 800599c:	4603      	mov	r3, r0
 800599e:	f083 0301 	eor.w	r3, r3, #1
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d00a      	beq.n	80059be <mscd_xfer_cb+0x48a>
 80059a8:	4b08      	ldr	r3, [pc, #32]	@ (80059cc <mscd_xfer_cb+0x498>)
 80059aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80059ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 0301 	and.w	r3, r3, #1
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d000      	beq.n	80059ba <mscd_xfer_cb+0x486>
 80059b8:	be00      	bkpt	0x0000
 80059ba:	2300      	movs	r3, #0
 80059bc:	e000      	b.n	80059c0 <mscd_xfer_cb+0x48c>
  }

  return true;
 80059be:	2301      	movs	r3, #1
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3768      	adds	r7, #104	@ 0x68
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}
 80059c8:	200106f8 	.word	0x200106f8
 80059cc:	e000edf0 	.word	0xe000edf0

080059d0 <proc_builtin_scsi>:
/* SCSI Command Process
 *------------------------------------------------------------------*/

// return response's length (copied to buffer). Negative if it is not an built-in command or indicate Failed status (CSW)
// In case of a failed status, sense key must be set for reason of failure
static int32_t proc_builtin_scsi(uint8_t lun, uint8_t const scsi_cmd[16], uint8_t* buffer, uint32_t bufsize) {
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b0ac      	sub	sp, #176	@ 0xb0
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	60b9      	str	r1, [r7, #8]
 80059d8:	607a      	str	r2, [r7, #4]
 80059da:	603b      	str	r3, [r7, #0]
 80059dc:	4603      	mov	r3, r0
 80059de:	73fb      	strb	r3, [r7, #15]
  (void)bufsize; // TODO refractor later
  int32_t resplen;

  mscd_interface_t* p_msc = &_mscd_itf;
 80059e0:	4bc6      	ldr	r3, [pc, #792]	@ (8005cfc <proc_builtin_scsi+0x32c>)
 80059e2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  switch (scsi_cmd[0]) {
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	781b      	ldrb	r3, [r3, #0]
 80059ea:	2b25      	cmp	r3, #37	@ 0x25
 80059ec:	f200 82c3 	bhi.w	8005f76 <proc_builtin_scsi+0x5a6>
 80059f0:	a201      	add	r2, pc, #4	@ (adr r2, 80059f8 <proc_builtin_scsi+0x28>)
 80059f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f6:	bf00      	nop
 80059f8:	08005a91 	.word	0x08005a91
 80059fc:	08005f77 	.word	0x08005f77
 8005a00:	08005f77 	.word	0x08005f77
 8005a04:	08005ea9 	.word	0x08005ea9
 8005a08:	08005f77 	.word	0x08005f77
 8005a0c:	08005f77 	.word	0x08005f77
 8005a10:	08005f77 	.word	0x08005f77
 8005a14:	08005f77 	.word	0x08005f77
 8005a18:	08005f77 	.word	0x08005f77
 8005a1c:	08005f77 	.word	0x08005f77
 8005a20:	08005f77 	.word	0x08005f77
 8005a24:	08005f77 	.word	0x08005f77
 8005a28:	08005f77 	.word	0x08005f77
 8005a2c:	08005f77 	.word	0x08005f77
 8005a30:	08005f77 	.word	0x08005f77
 8005a34:	08005f77 	.word	0x08005f77
 8005a38:	08005f77 	.word	0x08005f77
 8005a3c:	08005f77 	.word	0x08005f77
 8005a40:	08005d6f 	.word	0x08005d6f
 8005a44:	08005f77 	.word	0x08005f77
 8005a48:	08005f77 	.word	0x08005f77
 8005a4c:	08005f77 	.word	0x08005f77
 8005a50:	08005f77 	.word	0x08005f77
 8005a54:	08005f77 	.word	0x08005f77
 8005a58:	08005f77 	.word	0x08005f77
 8005a5c:	08005f77 	.word	0x08005f77
 8005a60:	08005ded 	.word	0x08005ded
 8005a64:	08005adb 	.word	0x08005adb
 8005a68:	08005f77 	.word	0x08005f77
 8005a6c:	08005f77 	.word	0x08005f77
 8005a70:	08005b63 	.word	0x08005b63
 8005a74:	08005f77 	.word	0x08005f77
 8005a78:	08005f77 	.word	0x08005f77
 8005a7c:	08005f77 	.word	0x08005f77
 8005a80:	08005f77 	.word	0x08005f77
 8005a84:	08005c9b 	.word	0x08005c9b
 8005a88:	08005f77 	.word	0x08005f77
 8005a8c:	08005bbf 	.word	0x08005bbf
    case SCSI_CMD_TEST_UNIT_READY:
      resplen = 0;
 8005a90:	2300      	movs	r3, #0
 8005a92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (!tud_msc_test_unit_ready_cb(lun)) {
 8005a96:	7bfb      	ldrb	r3, [r7, #15]
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f7fb f85b 	bl	8000b54 <tud_msc_test_unit_ready_cb>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	f083 0301 	eor.w	r3, r3, #1
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	f000 826a 	beq.w	8005f80 <proc_builtin_scsi+0x5b0>
        // Failed status response
        resplen = -1;
 8005aac:	f04f 33ff 	mov.w	r3, #4294967295
 8005ab0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8005ab4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005ab8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	f040 825f 	bne.w	8005f80 <proc_builtin_scsi+0x5b0>
 8005ac2:	7bfb      	ldrb	r3, [r7, #15]
 8005ac4:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8005ac8:	f897 0093 	ldrb.w	r0, [r7, #147]	@ 0x93
 8005acc:	2300      	movs	r3, #0
 8005ace:	223a      	movs	r2, #58	@ 0x3a
 8005ad0:	2102      	movs	r1, #2
 8005ad2:	f7ff fb1b 	bl	800510c <tud_msc_set_sense>
}
 8005ad6:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 8005ad8:	e252      	b.n	8005f80 <proc_builtin_scsi+0x5b0>

    case SCSI_CMD_START_STOP_UNIT: {
      resplen = 0;
 8005ada:	2300      	movs	r3, #0
 8005adc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_start_stop_unit_t const* start_stop = (scsi_start_stop_unit_t const*)scsi_cmd;
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
      if (!tud_msc_start_stop_cb(lun, start_stop->power_condition, start_stop->start, start_stop->load_eject)) {
 8005ae6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005aea:	791b      	ldrb	r3, [r3, #4]
 8005aec:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	4619      	mov	r1, r3
 8005af4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005af8:	791b      	ldrb	r3, [r3, #4]
 8005afa:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	bf14      	ite	ne
 8005b04:	2301      	movne	r3, #1
 8005b06:	2300      	moveq	r3, #0
 8005b08:	b2da      	uxtb	r2, r3
 8005b0a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005b0e:	791b      	ldrb	r3, [r3, #4]
 8005b10:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	bf14      	ite	ne
 8005b1a:	2301      	movne	r3, #1
 8005b1c:	2300      	moveq	r3, #0
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	7bf8      	ldrb	r0, [r7, #15]
 8005b22:	f7ff fab3 	bl	800508c <tud_msc_start_stop_cb>
 8005b26:	4603      	mov	r3, r0
 8005b28:	f083 0301 	eor.w	r3, r3, #1
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	f000 8228 	beq.w	8005f84 <proc_builtin_scsi+0x5b4>
        // Failed status response
        resplen = -1;
 8005b34:	f04f 33ff 	mov.w	r3, #4294967295
 8005b38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8005b3c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005b40:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	f040 821d 	bne.w	8005f84 <proc_builtin_scsi+0x5b4>
 8005b4a:	7bfb      	ldrb	r3, [r7, #15]
 8005b4c:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8005b50:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 8005b54:	2300      	movs	r3, #0
 8005b56:	223a      	movs	r2, #58	@ 0x3a
 8005b58:	2102      	movs	r1, #2
 8005b5a:	f7ff fad7 	bl	800510c <tud_msc_set_sense>
}
 8005b5e:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 8005b60:	e210      	b.n	8005f84 <proc_builtin_scsi+0x5b4>
    }

    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL: {
      resplen = 0;
 8005b62:	2300      	movs	r3, #0
 8005b64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_prevent_allow_medium_removal_t const* prevent_allow = (scsi_prevent_allow_medium_removal_t const*)scsi_cmd;
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      if (!tud_msc_prevent_allow_medium_removal_cb(lun, prevent_allow->prohibit_removal, prevent_allow->control)) {
 8005b6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005b72:	7919      	ldrb	r1, [r3, #4]
 8005b74:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005b78:	795a      	ldrb	r2, [r3, #5]
 8005b7a:	7bfb      	ldrb	r3, [r7, #15]
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	f7ff fa9a 	bl	80050b6 <tud_msc_prevent_allow_medium_removal_cb>
 8005b82:	4603      	mov	r3, r0
 8005b84:	f083 0301 	eor.w	r3, r3, #1
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	f000 81fc 	beq.w	8005f88 <proc_builtin_scsi+0x5b8>
        // Failed status response
        resplen = -1;
 8005b90:	f04f 33ff 	mov.w	r3, #4294967295
 8005b94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8005b98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005b9c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	f040 81f1 	bne.w	8005f88 <proc_builtin_scsi+0x5b8>
 8005ba6:	7bfb      	ldrb	r3, [r7, #15]
 8005ba8:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8005bac:	f897 0091 	ldrb.w	r0, [r7, #145]	@ 0x91
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	223a      	movs	r2, #58	@ 0x3a
 8005bb4:	2102      	movs	r1, #2
 8005bb6:	f7ff faa9 	bl	800510c <tud_msc_set_sense>
}
 8005bba:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 8005bbc:	e1e4      	b.n	8005f88 <proc_builtin_scsi+0x5b8>
    case SCSI_CMD_READ_CAPACITY_10: {
      uint32_t block_count;
      uint32_t block_size;
      uint16_t block_size_u16;

      tud_msc_capacity_cb(lun, &block_count, &block_size_u16);
 8005bbe:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 8005bc2:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8005bc6:	7bfb      	ldrb	r3, [r7, #15]
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f7fa ffcf 	bl	8000b6c <tud_msc_capacity_cb>
      block_size = (uint32_t)block_size_u16;
 8005bce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005bd2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 8005bd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d003      	beq.n	8005be4 <proc_builtin_scsi+0x214>
 8005bdc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d116      	bne.n	8005c12 <proc_builtin_scsi+0x242>
        resplen = -1;
 8005be4:	f04f 33ff 	mov.w	r3, #4294967295
 8005be8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8005bec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005bf0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	f040 81d0 	bne.w	8005f9a <proc_builtin_scsi+0x5ca>
 8005bfa:	7bfb      	ldrb	r3, [r7, #15]
 8005bfc:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8005c00:	f897 0090 	ldrb.w	r0, [r7, #144]	@ 0x90
 8005c04:	2300      	movs	r3, #0
 8005c06:	223a      	movs	r2, #58	@ 0x3a
 8005c08:	2102      	movs	r1, #2
 8005c0a:	f7ff fa7f 	bl	800510c <tud_msc_set_sense>
}
 8005c0e:	bf00      	nop
        if (p_msc->sense_key == 0) {
 8005c10:	e1c3      	b.n	8005f9a <proc_builtin_scsi+0x5ca>
          set_sense_medium_not_present(lun);
        }
      } else {
        scsi_read_capacity10_resp_t read_capa10;

        read_capa10.last_lba = tu_htonl(block_count-1);
 8005c12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c14:	3b01      	subs	r3, #1
 8005c16:	ba1b      	rev	r3, r3
 8005c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        read_capa10.block_size = tu_htonl(block_size);
 8005c1a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005c1e:	ba1b      	rev	r3, r3
 8005c20:	643b      	str	r3, [r7, #64]	@ 0x40

        resplen = sizeof(read_capa10);
 8005c22:	2308      	movs	r3, #8
 8005c24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_capa10, (size_t) resplen));
 8005c28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005c2c:	687a      	ldr	r2, [r7, #4]
 8005c2e:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005c32:	683a      	ldr	r2, [r7, #0]
 8005c34:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8005c38:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8005c3c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8005c40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (dest == NULL) {
 8005c44:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d102      	bne.n	8005c52 <proc_builtin_scsi+0x282>
    return -1;
 8005c4c:	f04f 33ff 	mov.w	r3, #4294967295
 8005c50:	e01e      	b.n	8005c90 <proc_builtin_scsi+0x2c0>
  if (count == 0u) {
 8005c52:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d101      	bne.n	8005c5e <proc_builtin_scsi+0x28e>
    return 0;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	e018      	b.n	8005c90 <proc_builtin_scsi+0x2c0>
  if (src == NULL) {
 8005c5e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d102      	bne.n	8005c6c <proc_builtin_scsi+0x29c>
    return -1;
 8005c66:	f04f 33ff 	mov.w	r3, #4294967295
 8005c6a:	e011      	b.n	8005c90 <proc_builtin_scsi+0x2c0>
  if (count > destsz) {
 8005c6c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8005c70:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005c74:	429a      	cmp	r2, r3
 8005c76:	d202      	bcs.n	8005c7e <proc_builtin_scsi+0x2ae>
    return -1;
 8005c78:	f04f 33ff 	mov.w	r3, #4294967295
 8005c7c:	e008      	b.n	8005c90 <proc_builtin_scsi+0x2c0>
  (void) memcpy(dest, src, count);
 8005c7e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005c82:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8005c86:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8005c8a:	f006 fd6d 	bl	800c768 <memcpy>
  return 0;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	f000 817b 	beq.w	8005f8c <proc_builtin_scsi+0x5bc>
 8005c96:	2300      	movs	r3, #0
 8005c98:	e181      	b.n	8005f9e <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_READ_FORMAT_CAPACITY: {
      scsi_read_format_capacity_data_t read_fmt_capa = {
 8005c9a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	601a      	str	r2, [r3, #0]
 8005ca2:	605a      	str	r2, [r3, #4]
 8005ca4:	609a      	str	r2, [r3, #8]
 8005ca6:	2308      	movs	r3, #8
 8005ca8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8005cac:	2302      	movs	r3, #2
 8005cae:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
      };

      uint32_t block_count;
      uint16_t block_size;

      tud_msc_capacity_cb(lun, &block_count, &block_size);
 8005cb2:	f107 022a 	add.w	r2, r7, #42	@ 0x2a
 8005cb6:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8005cba:	7bfb      	ldrb	r3, [r7, #15]
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	f7fa ff55 	bl	8000b6c <tud_msc_capacity_cb>

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 8005cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d002      	beq.n	8005cce <proc_builtin_scsi+0x2fe>
 8005cc8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d118      	bne.n	8005d00 <proc_builtin_scsi+0x330>
        resplen = -1;
 8005cce:	f04f 33ff 	mov.w	r3, #4294967295
 8005cd2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8005cd6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005cda:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	f040 815b 	bne.w	8005f9a <proc_builtin_scsi+0x5ca>
 8005ce4:	7bfb      	ldrb	r3, [r7, #15]
 8005ce6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8005cea:	f897 007f 	ldrb.w	r0, [r7, #127]	@ 0x7f
 8005cee:	2300      	movs	r3, #0
 8005cf0:	223a      	movs	r2, #58	@ 0x3a
 8005cf2:	2102      	movs	r1, #2
 8005cf4:	f7ff fa0a 	bl	800510c <tud_msc_set_sense>
}
 8005cf8:	bf00      	nop
        if (p_msc->sense_key == 0) {
 8005cfa:	e14e      	b.n	8005f9a <proc_builtin_scsi+0x5ca>
 8005cfc:	200106b8 	.word	0x200106b8
          set_sense_medium_not_present(lun);
        }
      } else {
        read_fmt_capa.block_num = tu_htonl(block_count);
 8005d00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d02:	ba1b      	rev	r3, r3
 8005d04:	637b      	str	r3, [r7, #52]	@ 0x34
        read_fmt_capa.block_size_u16 = tu_htons(block_size);
 8005d06:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005d08:	ba5b      	rev16	r3, r3
 8005d0a:	b29b      	uxth	r3, r3
 8005d0c:	877b      	strh	r3, [r7, #58]	@ 0x3a

        resplen = sizeof(read_fmt_capa);
 8005d0e:	230c      	movs	r3, #12
 8005d10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_fmt_capa, (size_t) resplen));
 8005d14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	67ba      	str	r2, [r7, #120]	@ 0x78
 8005d1c:	683a      	ldr	r2, [r7, #0]
 8005d1e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005d20:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8005d24:	673a      	str	r2, [r7, #112]	@ 0x70
 8005d26:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (dest == NULL) {
 8005d28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d102      	bne.n	8005d34 <proc_builtin_scsi+0x364>
    return -1;
 8005d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8005d32:	e017      	b.n	8005d64 <proc_builtin_scsi+0x394>
  if (count == 0u) {
 8005d34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d101      	bne.n	8005d3e <proc_builtin_scsi+0x36e>
    return 0;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	e012      	b.n	8005d64 <proc_builtin_scsi+0x394>
  if (src == NULL) {
 8005d3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d102      	bne.n	8005d4a <proc_builtin_scsi+0x37a>
    return -1;
 8005d44:	f04f 33ff 	mov.w	r3, #4294967295
 8005d48:	e00c      	b.n	8005d64 <proc_builtin_scsi+0x394>
  if (count > destsz) {
 8005d4a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005d4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d202      	bcs.n	8005d58 <proc_builtin_scsi+0x388>
    return -1;
 8005d52:	f04f 33ff 	mov.w	r3, #4294967295
 8005d56:	e005      	b.n	8005d64 <proc_builtin_scsi+0x394>
  (void) memcpy(dest, src, count);
 8005d58:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005d5a:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8005d5c:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8005d5e:	f006 fd03 	bl	800c768 <memcpy>
  return 0;
 8005d62:	2300      	movs	r3, #0
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	f000 8113 	beq.w	8005f90 <proc_builtin_scsi+0x5c0>
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	e117      	b.n	8005f9e <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_INQUIRY: {
      scsi_inquiry_resp_t *inquiry_rsp = (scsi_inquiry_resp_t *) buffer;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      tu_memclr(inquiry_rsp, sizeof(scsi_inquiry_resp_t));
 8005d74:	2224      	movs	r2, #36	@ 0x24
 8005d76:	2100      	movs	r1, #0
 8005d78:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8005d7c:	f006 fcc7 	bl	800c70e <memset>
      inquiry_rsp->is_removable = 1;
 8005d80:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005d84:	7853      	ldrb	r3, [r2, #1]
 8005d86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d8a:	7053      	strb	r3, [r2, #1]
      inquiry_rsp->version = 2;
 8005d8c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005d90:	2202      	movs	r2, #2
 8005d92:	709a      	strb	r2, [r3, #2]
      inquiry_rsp->response_data_format = 2;
 8005d94:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005d98:	78d3      	ldrb	r3, [r2, #3]
 8005d9a:	2102      	movs	r1, #2
 8005d9c:	f361 0303 	bfi	r3, r1, #0, #4
 8005da0:	70d3      	strb	r3, [r2, #3]
      inquiry_rsp->additional_length = sizeof(scsi_inquiry_resp_t) - 5;
 8005da2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005da6:	221f      	movs	r2, #31
 8005da8:	711a      	strb	r2, [r3, #4]

      resplen = (int32_t) tud_msc_inquiry2_cb(lun, inquiry_rsp, bufsize);
 8005daa:	7bfb      	ldrb	r3, [r7, #15]
 8005dac:	683a      	ldr	r2, [r7, #0]
 8005dae:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8005db2:	4618      	mov	r0, r3
 8005db4:	f7fe fff0 	bl	8004d98 <tud_msc_inquiry2_cb>
 8005db8:	4603      	mov	r3, r0
 8005dba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (resplen == 0) {
 8005dbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	f040 80e6 	bne.w	8005f94 <proc_builtin_scsi+0x5c4>
        // stub callback with no response, use v1 callback
        tud_msc_inquiry_cb(lun, inquiry_rsp->vendor_id, inquiry_rsp->product_id, inquiry_rsp->product_rev);
 8005dc8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005dcc:	f103 0108 	add.w	r1, r3, #8
 8005dd0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005dd4:	f103 0210 	add.w	r2, r3, #16
 8005dd8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005ddc:	3320      	adds	r3, #32
 8005dde:	7bf8      	ldrb	r0, [r7, #15]
 8005de0:	f7fa fe96 	bl	8000b10 <tud_msc_inquiry_cb>
        resplen = sizeof(scsi_inquiry_resp_t);
 8005de4:	2324      	movs	r3, #36	@ 0x24
 8005de6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      }
      break;
 8005dea:	e0d3      	b.n	8005f94 <proc_builtin_scsi+0x5c4>
    }

    case SCSI_CMD_MODE_SENSE_6: {
      scsi_mode_sense6_resp_t mode_resp = {
 8005dec:	2303      	movs	r3, #3
 8005dee:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8005df2:	2300      	movs	r3, #0
 8005df4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8005df8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005dfc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005e00:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8005e04:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005e08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e0c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8005e10:	2300      	movs	r3, #0
 8005e12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        .write_protected = false,
        .reserved = 0,
        .block_descriptor_len = 0 // no block descriptor are included
      };

      bool writable = tud_msc_is_writable_cb(lun);
 8005e16:	7bfb      	ldrb	r3, [r7, #15]
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f7ff f96b 	bl	80050f4 <tud_msc_is_writable_cb>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b

      mode_resp.write_protected = !writable;
 8005e24:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	bf14      	ite	ne
 8005e2c:	2301      	movne	r3, #1
 8005e2e:	2300      	moveq	r3, #0
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	f083 0301 	eor.w	r3, r3, #1
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	f003 0301 	and.w	r3, r3, #1
 8005e3c:	b2da      	uxtb	r2, r3
 8005e3e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005e42:	f362 13c7 	bfi	r3, r2, #7, #1
 8005e46:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

      resplen = sizeof(mode_resp);
 8005e4a:	2304      	movs	r3, #4
 8005e4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &mode_resp, (size_t) resplen));
 8005e50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	66ba      	str	r2, [r7, #104]	@ 0x68
 8005e58:	683a      	ldr	r2, [r7, #0]
 8005e5a:	667a      	str	r2, [r7, #100]	@ 0x64
 8005e5c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8005e60:	663a      	str	r2, [r7, #96]	@ 0x60
 8005e62:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (dest == NULL) {
 8005e64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d102      	bne.n	8005e70 <proc_builtin_scsi+0x4a0>
    return -1;
 8005e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8005e6e:	e017      	b.n	8005ea0 <proc_builtin_scsi+0x4d0>
  if (count == 0u) {
 8005e70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d101      	bne.n	8005e7a <proc_builtin_scsi+0x4aa>
    return 0;
 8005e76:	2300      	movs	r3, #0
 8005e78:	e012      	b.n	8005ea0 <proc_builtin_scsi+0x4d0>
  if (src == NULL) {
 8005e7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d102      	bne.n	8005e86 <proc_builtin_scsi+0x4b6>
    return -1;
 8005e80:	f04f 33ff 	mov.w	r3, #4294967295
 8005e84:	e00c      	b.n	8005ea0 <proc_builtin_scsi+0x4d0>
  if (count > destsz) {
 8005e86:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005e88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d202      	bcs.n	8005e94 <proc_builtin_scsi+0x4c4>
    return -1;
 8005e8e:	f04f 33ff 	mov.w	r3, #4294967295
 8005e92:	e005      	b.n	8005ea0 <proc_builtin_scsi+0x4d0>
  (void) memcpy(dest, src, count);
 8005e94:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005e96:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005e98:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8005e9a:	f006 fc65 	bl	800c768 <memcpy>
  return 0;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d079      	beq.n	8005f98 <proc_builtin_scsi+0x5c8>
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	e07a      	b.n	8005f9e <proc_builtin_scsi+0x5ce>
      break;
    }

    case SCSI_CMD_REQUEST_SENSE: {
      scsi_sense_fixed_resp_t sense_rsp = {
 8005ea8:	f107 0310 	add.w	r3, r7, #16
 8005eac:	2200      	movs	r2, #0
 8005eae:	601a      	str	r2, [r3, #0]
 8005eb0:	605a      	str	r2, [r3, #4]
 8005eb2:	609a      	str	r2, [r3, #8]
 8005eb4:	60da      	str	r2, [r3, #12]
 8005eb6:	821a      	strh	r2, [r3, #16]
 8005eb8:	7c3b      	ldrb	r3, [r7, #16]
 8005eba:	2270      	movs	r2, #112	@ 0x70
 8005ebc:	f362 0306 	bfi	r3, r2, #0, #7
 8005ec0:	743b      	strb	r3, [r7, #16]
 8005ec2:	7c3b      	ldrb	r3, [r7, #16]
 8005ec4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ec8:	743b      	strb	r3, [r7, #16]
        .response_code = 0x70, // current, fixed format
        .valid = 1
      };

      sense_rsp.add_sense_len = sizeof(scsi_sense_fixed_resp_t) - 8;
 8005eca:	230a      	movs	r3, #10
 8005ecc:	75fb      	strb	r3, [r7, #23]
      sense_rsp.sense_key = (uint8_t)(p_msc->sense_key & 0x0F);
 8005ece:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005ed2:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005ed6:	f003 030f 	and.w	r3, r3, #15
 8005eda:	b2da      	uxtb	r2, r3
 8005edc:	7cbb      	ldrb	r3, [r7, #18]
 8005ede:	f362 0303 	bfi	r3, r2, #0, #4
 8005ee2:	74bb      	strb	r3, [r7, #18]
      sense_rsp.add_sense_code = p_msc->add_sense_code;
 8005ee4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005ee8:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8005eec:	773b      	strb	r3, [r7, #28]
      sense_rsp.add_sense_qualifier = p_msc->add_sense_qualifier;
 8005eee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005ef2:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8005ef6:	777b      	strb	r3, [r7, #29]

      resplen = sizeof(sense_rsp);
 8005ef8:	2312      	movs	r3, #18
 8005efa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &sense_rsp, (size_t) resplen));
 8005efe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f02:	687a      	ldr	r2, [r7, #4]
 8005f04:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005f06:	683a      	ldr	r2, [r7, #0]
 8005f08:	657a      	str	r2, [r7, #84]	@ 0x54
 8005f0a:	f107 0210 	add.w	r2, r7, #16
 8005f0e:	653a      	str	r2, [r7, #80]	@ 0x50
 8005f10:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (dest == NULL) {
 8005f12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d102      	bne.n	8005f1e <proc_builtin_scsi+0x54e>
    return -1;
 8005f18:	f04f 33ff 	mov.w	r3, #4294967295
 8005f1c:	e017      	b.n	8005f4e <proc_builtin_scsi+0x57e>
  if (count == 0u) {
 8005f1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d101      	bne.n	8005f28 <proc_builtin_scsi+0x558>
    return 0;
 8005f24:	2300      	movs	r3, #0
 8005f26:	e012      	b.n	8005f4e <proc_builtin_scsi+0x57e>
  if (src == NULL) {
 8005f28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d102      	bne.n	8005f34 <proc_builtin_scsi+0x564>
    return -1;
 8005f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8005f32:	e00c      	b.n	8005f4e <proc_builtin_scsi+0x57e>
  if (count > destsz) {
 8005f34:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005f36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	d202      	bcs.n	8005f42 <proc_builtin_scsi+0x572>
    return -1;
 8005f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8005f40:	e005      	b.n	8005f4e <proc_builtin_scsi+0x57e>
  (void) memcpy(dest, src, count);
 8005f42:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f44:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005f46:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005f48:	f006 fc0e 	bl	800c768 <memcpy>
  return 0;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d001      	beq.n	8005f56 <proc_builtin_scsi+0x586>
 8005f52:	2300      	movs	r3, #0
 8005f54:	e023      	b.n	8005f9e <proc_builtin_scsi+0x5ce>

      // request sense callback could overwrite the sense data
      resplen = tud_msc_request_sense_cb(lun, buffer, (uint16_t)bufsize);
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	b29a      	uxth	r2, r3
 8005f5a:	7bfb      	ldrb	r3, [r7, #15]
 8005f5c:	6879      	ldr	r1, [r7, #4]
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f7ff f8b9 	bl	80050d6 <tud_msc_request_sense_cb>
 8005f64:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

      // Clear sense data after copy
      (void) tud_msc_set_sense(lun, 0, 0, 0);
 8005f68:	7bf8      	ldrb	r0, [r7, #15]
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	2100      	movs	r1, #0
 8005f70:	f7ff f8cc 	bl	800510c <tud_msc_set_sense>
 8005f74:	e011      	b.n	8005f9a <proc_builtin_scsi+0x5ca>
      break;
    }

    default: resplen = -1;
 8005f76:	f04f 33ff 	mov.w	r3, #4294967295
 8005f7a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      break;
 8005f7e:	e00c      	b.n	8005f9a <proc_builtin_scsi+0x5ca>
      break;
 8005f80:	bf00      	nop
 8005f82:	e00a      	b.n	8005f9a <proc_builtin_scsi+0x5ca>
      break;
 8005f84:	bf00      	nop
 8005f86:	e008      	b.n	8005f9a <proc_builtin_scsi+0x5ca>
      break;
 8005f88:	bf00      	nop
 8005f8a:	e006      	b.n	8005f9a <proc_builtin_scsi+0x5ca>
      break;
 8005f8c:	bf00      	nop
 8005f8e:	e004      	b.n	8005f9a <proc_builtin_scsi+0x5ca>
      break;
 8005f90:	bf00      	nop
 8005f92:	e002      	b.n	8005f9a <proc_builtin_scsi+0x5ca>
      break;
 8005f94:	bf00      	nop
 8005f96:	e000      	b.n	8005f9a <proc_builtin_scsi+0x5ca>
      break;
 8005f98:	bf00      	nop
  }

  return resplen;
 8005f9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	37b0      	adds	r7, #176	@ 0xb0
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}
 8005fa6:	bf00      	nop

08005fa8 <proc_read10_cmd>:

static void proc_read10_cmd(mscd_interface_t* p_msc) {
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b092      	sub	sp, #72	@ 0x48
 8005fac:	af02      	add	r7, sp, #8
 8005fae:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fba:	627b      	str	r3, [r7, #36]	@ 0x24
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8005fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fbe:	330f      	adds	r3, #15
 8005fc0:	3307      	adds	r3, #7
 8005fc2:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 8005fc4:	6a3b      	ldr	r3, [r7, #32]
 8005fc6:	881b      	ldrh	r3, [r3, #0]
 8005fc8:	83fb      	strh	r3, [r7, #30]
  return tu_ntohs(block_count);
 8005fca:	8bfb      	ldrh	r3, [r7, #30]
 8005fcc:	ba5b      	rev16	r3, r3
 8005fce:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8005fd0:	83bb      	strh	r3, [r7, #28]
  if (block_count == 0) {
 8005fd2:	8bbb      	ldrh	r3, [r7, #28]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d101      	bne.n	8005fdc <proc_read10_cmd+0x34>
    return 0; // invalid block count
 8005fd8:	2300      	movs	r3, #0
 8005fda:	e005      	b.n	8005fe8 <proc_read10_cmd+0x40>
  return (uint16_t) (cbw->total_bytes / block_count);
 8005fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fde:	689a      	ldr	r2, [r3, #8]
 8005fe0:	8bbb      	ldrh	r3, [r7, #28]
 8005fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fe6:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 8005fe8:	877b      	strh	r3, [r7, #58]	@ 0x3a
  TU_VERIFY(block_sz != 0, );
 8005fea:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d043      	beq.n	8006078 <proc_read10_cmd+0xd0>
  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8005ff0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ff2:	330f      	adds	r3, #15
 8005ff4:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	3302      	adds	r3, #2
 8005ffa:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800600a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800600c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006010:	4413      	add	r3, r2
 8006012:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t const offset = p_msc->xferred_len % block_sz;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006018:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800601a:	fbb3 f1f2 	udiv	r1, r3, r2
 800601e:	fb01 f202 	mul.w	r2, r1, r2
 8006022:	1a9b      	subs	r3, r3, r2
 8006024:	633b      	str	r3, [r7, #48]	@ 0x30

  // remaining bytes capped at class buffer
  int32_t nbytes = (int32_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 8006026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006028:	689a      	ldr	r2, [r3, #8]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800602e:	1ad3      	subs	r3, r2, r3
 8006030:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006034:	61ba      	str	r2, [r7, #24]
 8006036:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 8006038:	69ba      	ldr	r2, [r7, #24]
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	4293      	cmp	r3, r2
 800603e:	bf28      	it	cs
 8006040:	4613      	movcs	r3, r2
 8006042:	62fb      	str	r3, [r7, #44]	@ 0x2c

  p_msc->pending_io = true;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2201      	movs	r2, #1
 8006048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  nbytes = tud_msc_read10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, (uint32_t)nbytes);
 800604c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800604e:	7b58      	ldrb	r0, [r3, #13]
 8006050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006052:	9300      	str	r3, [sp, #0]
 8006054:	4b0a      	ldr	r3, [pc, #40]	@ (8006080 <proc_read10_cmd+0xd8>)
 8006056:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006058:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800605a:	f7fa fd9b 	bl	8000b94 <tud_msc_read10_cb>
 800605e:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (nbytes != TUD_MSC_RET_ASYNC) {
 8006060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006062:	f113 0f02 	cmn.w	r3, #2
 8006066:	d007      	beq.n	8006078 <proc_read10_cmd+0xd0>
    p_msc->pending_io = false;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_read_io_data(p_msc, nbytes);
 8006070:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f000 f806 	bl	8006084 <proc_read_io_data>
  }
}
 8006078:	3740      	adds	r7, #64	@ 0x40
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}
 800607e:	bf00      	nop
 8006080:	200106f8 	.word	0x200106f8

08006084 <proc_read_io_data>:

static void proc_read_io_data(mscd_interface_t* p_msc, int32_t nbytes) {
 8006084:	b580      	push	{r7, lr}
 8006086:	b08c      	sub	sp, #48	@ 0x30
 8006088:	af02      	add	r7, sp, #8
 800608a:	6078      	str	r0, [r7, #4]
 800608c:	6039      	str	r1, [r7, #0]
  const uint8_t rhport = p_msc->rhport;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	7fdb      	ldrb	r3, [r3, #31]
 8006092:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (nbytes > 0) {
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	2b00      	cmp	r3, #0
 800609a:	dd1b      	ble.n	80060d4 <proc_read_io_data+0x50>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	b29b      	uxth	r3, r3
 80060a6:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 80060aa:	2200      	movs	r2, #0
 80060ac:	9200      	str	r2, [sp, #0]
 80060ae:	4a27      	ldr	r2, [pc, #156]	@ (800614c <proc_read_io_data+0xc8>)
 80060b0:	f003 f818 	bl	80090e4 <usbd_edpt_xfer>
 80060b4:	4603      	mov	r3, r0
 80060b6:	f083 0301 	eor.w	r3, r3, #1
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d042      	beq.n	8006146 <proc_read_io_data+0xc2>
 80060c0:	4b23      	ldr	r3, [pc, #140]	@ (8006150 <proc_read_io_data+0xcc>)
 80060c2:	623b      	str	r3, [r7, #32]
 80060c4:	6a3b      	ldr	r3, [r7, #32]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 0301 	and.w	r3, r3, #1
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d039      	beq.n	8006144 <proc_read_io_data+0xc0>
 80060d0:	be00      	bkpt	0x0000
 80060d2:	e037      	b.n	8006144 <proc_read_io_data+0xc0>
  } else {
    // nbytes is status
    switch (nbytes) {
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060da:	d003      	beq.n	80060e4 <proc_read_io_data+0x60>
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d00f      	beq.n	8006102 <proc_read_io_data+0x7e>
      case TUD_MSC_RET_BUSY:
        // not ready yet -> fake a transfer complete so that this driver callback will fire again
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
        break;

      default: break; // nothing to do
 80060e2:	e030      	b.n	8006146 <proc_read_io_data+0xc2>
        set_sense_medium_not_present(p_msc->cbw.lun);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	7b5b      	ldrb	r3, [r3, #13]
 80060e8:	77fb      	strb	r3, [r7, #31]
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80060ea:	7ff8      	ldrb	r0, [r7, #31]
 80060ec:	2300      	movs	r3, #0
 80060ee:	223a      	movs	r2, #58	@ 0x3a
 80060f0:	2102      	movs	r1, #2
 80060f2:	f7ff f80b 	bl	800510c <tud_msc_set_sense>
}
 80060f6:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 80060f8:	2101      	movs	r1, #1
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f7fe fe5a 	bl	8004db4 <fail_scsi_op>
        break;
 8006100:	e021      	b.n	8006146 <proc_read_io_data+0xc2>
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8006108:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800610c:	77bb      	strb	r3, [r7, #30]
 800610e:	4613      	mov	r3, r2
 8006110:	777b      	strb	r3, [r7, #29]
 8006112:	2300      	movs	r3, #0
 8006114:	61bb      	str	r3, [r7, #24]
 8006116:	2300      	movs	r3, #0
 8006118:	75fb      	strb	r3, [r7, #23]
 800611a:	2300      	movs	r3, #0
 800611c:	75bb      	strb	r3, [r7, #22]
}

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800611e:	7fbb      	ldrb	r3, [r7, #30]
 8006120:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8006122:	2307      	movs	r3, #7
 8006124:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 8006126:	7f7b      	ldrb	r3, [r7, #29]
 8006128:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800612a:	69bb      	ldr	r3, [r7, #24]
 800612c:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800612e:	7dfb      	ldrb	r3, [r7, #23]
 8006130:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 8006132:	7dba      	ldrb	r2, [r7, #22]
 8006134:	f107 0308 	add.w	r3, r7, #8
 8006138:	4611      	mov	r1, r2
 800613a:	4618      	mov	r0, r3
 800613c:	f002 fbb8 	bl	80088b0 <dcd_event_handler>
}
 8006140:	bf00      	nop
        break;
 8006142:	e000      	b.n	8006146 <proc_read_io_data+0xc2>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 8006144:	bf00      	nop
    }
  }
}
 8006146:	3728      	adds	r7, #40	@ 0x28
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}
 800614c:	200106f8 	.word	0x200106f8
 8006150:	e000edf0 	.word	0xe000edf0

08006154 <proc_write10_cmd>:

static void proc_write10_cmd(mscd_interface_t* p_msc) {
 8006154:	b580      	push	{r7, lr}
 8006156:	b08a      	sub	sp, #40	@ 0x28
 8006158:	af02      	add	r7, sp, #8
 800615a:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	61fb      	str	r3, [r7, #28]
  const bool writable = tud_msc_is_writable_cb(p_cbw->lun);
 8006160:	69fb      	ldr	r3, [r7, #28]
 8006162:	7b5b      	ldrb	r3, [r3, #13]
 8006164:	4618      	mov	r0, r3
 8006166:	f7fe ffc5 	bl	80050f4 <tud_msc_is_writable_cb>
 800616a:	4603      	mov	r3, r0
 800616c:	76fb      	strb	r3, [r7, #27]

  if (!writable) {
 800616e:	7efb      	ldrb	r3, [r7, #27]
 8006170:	f083 0301 	eor.w	r3, r3, #1
 8006174:	b2db      	uxtb	r3, r3
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00b      	beq.n	8006192 <proc_write10_cmd+0x3e>
    // Not writable, complete this SCSI op with error
    // Sense = Write protected
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_DATA_PROTECT, 0x27, 0x00);
 800617a:	69fb      	ldr	r3, [r7, #28]
 800617c:	7b58      	ldrb	r0, [r3, #13]
 800617e:	2300      	movs	r3, #0
 8006180:	2227      	movs	r2, #39	@ 0x27
 8006182:	2107      	movs	r1, #7
 8006184:	f7fe ffc2 	bl	800510c <tud_msc_set_sense>
    fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8006188:	2101      	movs	r1, #1
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f7fe fe12 	bl	8004db4 <fail_scsi_op>
    return;
 8006190:	e029      	b.n	80061e6 <proc_write10_cmd+0x92>
  }

  // remaining bytes capped at class buffer
  uint16_t nbytes = (uint16_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 8006192:	69fb      	ldr	r3, [r7, #28]
 8006194:	689a      	ldr	r2, [r3, #8]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800619a:	1ad3      	subs	r3, r2, r3
 800619c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80061a0:	613a      	str	r2, [r7, #16]
 80061a2:	60fb      	str	r3, [r7, #12]
 80061a4:	693a      	ldr	r2, [r7, #16]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	4293      	cmp	r3, r2
 80061aa:	bf28      	it	cs
 80061ac:	4613      	movcs	r3, r2
 80061ae:	833b      	strh	r3, [r7, #24]
  // Write10 callback will be called later when usb transfer complete
  TU_ASSERT(usbd_edpt_xfer(p_msc->rhport, p_msc->ep_out, _mscd_epbuf.buf, nbytes, false),);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	7fd8      	ldrb	r0, [r3, #31]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 80061ba:	8b3b      	ldrh	r3, [r7, #24]
 80061bc:	2200      	movs	r2, #0
 80061be:	9200      	str	r2, [sp, #0]
 80061c0:	4a0a      	ldr	r2, [pc, #40]	@ (80061ec <proc_write10_cmd+0x98>)
 80061c2:	f002 ff8f 	bl	80090e4 <usbd_edpt_xfer>
 80061c6:	4603      	mov	r3, r0
 80061c8:	f083 0301 	eor.w	r3, r3, #1
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d009      	beq.n	80061e6 <proc_write10_cmd+0x92>
 80061d2:	4b07      	ldr	r3, [pc, #28]	@ (80061f0 <proc_write10_cmd+0x9c>)
 80061d4:	617b      	str	r3, [r7, #20]
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f003 0301 	and.w	r3, r3, #1
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d000      	beq.n	80061e4 <proc_write10_cmd+0x90>
 80061e2:	be00      	bkpt	0x0000
 80061e4:	bf00      	nop
}
 80061e6:	3720      	adds	r7, #32
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	200106f8 	.word	0x200106f8
 80061f0:	e000edf0 	.word	0xe000edf0

080061f4 <proc_write10_host_data>:

// process new data arrived from WRITE10
static void proc_write10_host_data(mscd_interface_t* p_msc, uint32_t xferred_bytes) {
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b090      	sub	sp, #64	@ 0x40
 80061f8:	af02      	add	r7, sp, #8
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	6039      	str	r1, [r7, #0]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	637b      	str	r3, [r7, #52]	@ 0x34
 8006202:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006204:	623b      	str	r3, [r7, #32]
 8006206:	6a3b      	ldr	r3, [r7, #32]
 8006208:	61fb      	str	r3, [r7, #28]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	330f      	adds	r3, #15
 800620e:	3307      	adds	r3, #7
 8006210:	61bb      	str	r3, [r7, #24]
  return *((uint16_t const *) mem);
 8006212:	69bb      	ldr	r3, [r7, #24]
 8006214:	881b      	ldrh	r3, [r3, #0]
 8006216:	82fb      	strh	r3, [r7, #22]
  return tu_ntohs(block_count);
 8006218:	8afb      	ldrh	r3, [r7, #22]
 800621a:	ba5b      	rev16	r3, r3
 800621c:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 800621e:	82bb      	strh	r3, [r7, #20]
  if (block_count == 0) {
 8006220:	8abb      	ldrh	r3, [r7, #20]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d101      	bne.n	800622a <proc_write10_host_data+0x36>
    return 0; // invalid block count
 8006226:	2300      	movs	r3, #0
 8006228:	e005      	b.n	8006236 <proc_write10_host_data+0x42>
  return (uint16_t) (cbw->total_bytes / block_count);
 800622a:	6a3b      	ldr	r3, [r7, #32]
 800622c:	689a      	ldr	r2, [r3, #8]
 800622e:	8abb      	ldrh	r3, [r7, #20]
 8006230:	fbb2 f3f3 	udiv	r3, r2, r3
 8006234:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 8006236:	867b      	strh	r3, [r7, #50]	@ 0x32
  TU_VERIFY(block_sz != 0, );
 8006238:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800623a:	2b00      	cmp	r3, #0
 800623c:	d035      	beq.n	80062aa <proc_write10_host_data+0xb6>

  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800623e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006240:	330f      	adds	r3, #15
 8006242:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	3302      	adds	r3, #2
 8006248:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006258:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800625a:	fbb1 f3f3 	udiv	r3, r1, r3
 800625e:	4413      	add	r3, r2
 8006260:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t const offset = p_msc->xferred_len % block_sz;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006266:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8006268:	fbb3 f1f2 	udiv	r1, r3, r2
 800626c:	fb01 f202 	mul.w	r2, r1, r2
 8006270:	1a9b      	subs	r3, r3, r2
 8006272:	62bb      	str	r3, [r7, #40]	@ 0x28

  p_msc->pending_io = true;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2201      	movs	r2, #1
 8006278:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  int32_t nbytes =  tud_msc_write10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, xferred_bytes);
 800627c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800627e:	7b58      	ldrb	r0, [r3, #13]
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	9300      	str	r3, [sp, #0]
 8006284:	4b0a      	ldr	r3, [pc, #40]	@ (80062b0 <proc_write10_host_data+0xbc>)
 8006286:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006288:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800628a:	f7fa fcbd 	bl	8000c08 <tud_msc_write10_cb>
 800628e:	6278      	str	r0, [r7, #36]	@ 0x24
  if (nbytes != TUD_MSC_RET_ASYNC) {
 8006290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006292:	f113 0f02 	cmn.w	r3, #2
 8006296:	d008      	beq.n	80062aa <proc_write10_host_data+0xb6>
    p_msc->pending_io = false;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2200      	movs	r2, #0
 800629c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_write_io_data(p_msc, xferred_bytes, nbytes);
 80062a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062a2:	6839      	ldr	r1, [r7, #0]
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	f000 f805 	bl	80062b4 <proc_write_io_data>
  }
}
 80062aa:	3738      	adds	r7, #56	@ 0x38
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}
 80062b0:	200106f8 	.word	0x200106f8

080062b4 <proc_write_io_data>:

static void proc_write_io_data(mscd_interface_t* p_msc, uint32_t xferred_bytes, int32_t nbytes) {
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b08c      	sub	sp, #48	@ 0x30
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	60f8      	str	r0, [r7, #12]
 80062bc:	60b9      	str	r1, [r7, #8]
 80062be:	607a      	str	r2, [r7, #4]
  if (nbytes < 0) {
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	da14      	bge.n	80062f0 <proc_write_io_data+0x3c>
    // nbytes is status
    switch (nbytes) {
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062cc:	d15f      	bne.n	800638e <proc_write_io_data+0xda>
      case TUD_MSC_RET_ERROR:
        // IO error -> failed this scsi op
        TU_LOG_DRV("  IO write() failed\r\n");
        set_sense_medium_not_present(p_msc->cbw.lun);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	7b5b      	ldrb	r3, [r3, #13]
 80062d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80062d6:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 80062da:	2300      	movs	r3, #0
 80062dc:	223a      	movs	r2, #58	@ 0x3a
 80062de:	2102      	movs	r1, #2
 80062e0:	f7fe ff14 	bl	800510c <tud_msc_set_sense>
}
 80062e4:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 80062e6:	2101      	movs	r1, #1
 80062e8:	68f8      	ldr	r0, [r7, #12]
 80062ea:	f7fe fd63 	bl	8004db4 <fail_scsi_op>
        break;
 80062ee:	e04f      	b.n	8006390 <proc_write_io_data+0xdc>

      default: break; // nothing to do
    }
  } else {
    if ((uint32_t)nbytes < xferred_bytes) {
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	68ba      	ldr	r2, [r7, #8]
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d935      	bls.n	8006364 <proc_write_io_data+0xb0>
      // Application consume less than what we got including TUD_MSC_RET_BUSY (0)
      const uint32_t left_over = xferred_bytes - (uint32_t)nbytes;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	68ba      	ldr	r2, [r7, #8]
 80062fc:	1ad3      	subs	r3, r2, r3
 80062fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (nbytes > 0) {
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2b00      	cmp	r3, #0
 8006304:	dd07      	ble.n	8006316 <proc_write_io_data+0x62>
        memmove(_mscd_epbuf.buf, _mscd_epbuf.buf + nbytes, left_over);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4a23      	ldr	r2, [pc, #140]	@ (8006398 <proc_write_io_data+0xe4>)
 800630a:	4413      	add	r3, r2
 800630c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800630e:	4619      	mov	r1, r3
 8006310:	4821      	ldr	r0, [pc, #132]	@ (8006398 <proc_write_io_data+0xe4>)
 8006312:	f006 f9e2 	bl	800c6da <memmove>
      }

      // fake a transfer complete with adjusted parameters --> callback will be invoked with adjusted parameters
      dcd_event_xfer_complete(p_msc->rhport, p_msc->ep_out, left_over, XFER_RESULT_SUCCESS, false);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	7fda      	ldrb	r2, [r3, #31]
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006320:	f887 202a 	strb.w	r2, [r7, #42]	@ 0x2a
 8006324:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8006328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800632a:	627b      	str	r3, [r7, #36]	@ 0x24
 800632c:	2300      	movs	r3, #0
 800632e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006332:	2300      	movs	r3, #0
 8006334:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 8006338:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800633c:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800633e:	2307      	movs	r3, #7
 8006340:	757b      	strb	r3, [r7, #21]
  event.xfer_complete.ep_addr = ep_addr;
 8006342:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006346:	763b      	strb	r3, [r7, #24]
  event.xfer_complete.len     = xferred_bytes;
 8006348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800634a:	61fb      	str	r3, [r7, #28]
  event.xfer_complete.result  = result;
 800634c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006350:	767b      	strb	r3, [r7, #25]
  dcd_event_handler(&event, in_isr);
 8006352:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8006356:	f107 0314 	add.w	r3, r7, #20
 800635a:	4611      	mov	r1, r2
 800635c:	4618      	mov	r0, r3
 800635e:	f002 faa7 	bl	80088b0 <dcd_event_handler>
}
 8006362:	e015      	b.n	8006390 <proc_write_io_data+0xdc>
    } else {
      // Application consume all bytes in our buffer
      p_msc->xferred_len += xferred_bytes;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	441a      	add	r2, r3
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	635a      	str	r2, [r3, #52]	@ 0x34

      if (p_msc->xferred_len >= p_msc->total_len) {
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006378:	429a      	cmp	r2, r3
 800637a:	d304      	bcc.n	8006386 <proc_write_io_data+0xd2>
        // Data Stage is complete
        p_msc->stage = MSC_STAGE_STATUS;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2202      	movs	r2, #2
 8006380:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        // prepare to receive more data from host
        proc_write10_cmd(p_msc);
      }
    }
  }
}
 8006384:	e004      	b.n	8006390 <proc_write_io_data+0xdc>
        proc_write10_cmd(p_msc);
 8006386:	68f8      	ldr	r0, [r7, #12]
 8006388:	f7ff fee4 	bl	8006154 <proc_write10_cmd>
}
 800638c:	e000      	b.n	8006390 <proc_write_io_data+0xdc>
      default: break; // nothing to do
 800638e:	bf00      	nop
}
 8006390:	bf00      	nop
 8006392:	3730      	adds	r7, #48	@ 0x30
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}
 8006398:	200106f8 	.word	0x200106f8

0800639c <tud_vendor_tx_cb>:
  (void)idx;
  (void)buffer;
  (void)bufsize;
}

TU_ATTR_WEAK void tud_vendor_tx_cb(uint8_t idx, uint32_t sent_bytes) {
 800639c:	b480      	push	{r7}
 800639e:	b083      	sub	sp, #12
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	4603      	mov	r3, r0
 80063a4:	6039      	str	r1, [r7, #0]
 80063a6:	71fb      	strb	r3, [r7, #7]
  (void)idx;
  (void) sent_bytes;
}
 80063a8:	bf00      	nop
 80063aa:	370c      	adds	r7, #12
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr

080063b4 <tud_vendor_n_available>:

//--------------------------------------------------------------------+
// Read API
//--------------------------------------------------------------------+
#if CFG_TUD_VENDOR_RX_BUFSIZE > 0
uint32_t tud_vendor_n_available(uint8_t idx) {
 80063b4:	b480      	push	{r7}
 80063b6:	b089      	sub	sp, #36	@ 0x24
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	4603      	mov	r3, r0
 80063bc:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 80063be:	79fb      	ldrb	r3, [r7, #7]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d001      	beq.n	80063c8 <tud_vendor_n_available+0x14>
 80063c4:	2300      	movs	r3, #0
 80063c6:	e036      	b.n	8006436 <tud_vendor_n_available+0x82>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 80063c8:	79fb      	ldrb	r3, [r7, #7]
 80063ca:	f240 422c 	movw	r2, #1068	@ 0x42c
 80063ce:	fb02 f303 	mul.w	r3, r2, r3
 80063d2:	4a1c      	ldr	r2, [pc, #112]	@ (8006444 <tud_vendor_n_available+0x90>)
 80063d4:	4413      	add	r3, r2
 80063d6:	61fb      	str	r3, [r7, #28]
  return tu_edpt_stream_read_available(&p_itf->stream.rx);
 80063d8:	69fb      	ldr	r3, [r7, #28]
 80063da:	3318      	adds	r3, #24
 80063dc:	61bb      	str	r3, [r7, #24]
  return (uint32_t) tu_fifo_count(&s->ff);
 80063de:	69bb      	ldr	r3, [r7, #24]
 80063e0:	3308      	adds	r3, #8
 80063e2:	617b      	str	r3, [r7, #20]
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	8899      	ldrh	r1, [r3, #4]
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	891b      	ldrh	r3, [r3, #8]
 80063ec:	b29a      	uxth	r2, r3
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	895b      	ldrh	r3, [r3, #10]
 80063f2:	b29b      	uxth	r3, r3
 80063f4:	8279      	strh	r1, [r7, #18]
 80063f6:	823a      	strh	r2, [r7, #16]
 80063f8:	81fb      	strh	r3, [r7, #14]
  if (wr_idx >= rd_idx) {
 80063fa:	8a3a      	ldrh	r2, [r7, #16]
 80063fc:	89fb      	ldrh	r3, [r7, #14]
 80063fe:	429a      	cmp	r2, r3
 8006400:	d304      	bcc.n	800640c <tud_vendor_n_available+0x58>
    return (uint16_t)(wr_idx - rd_idx);
 8006402:	8a3a      	ldrh	r2, [r7, #16]
 8006404:	89fb      	ldrh	r3, [r7, #14]
 8006406:	1ad3      	subs	r3, r2, r3
 8006408:	b29b      	uxth	r3, r3
 800640a:	e008      	b.n	800641e <tud_vendor_n_available+0x6a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800640c:	8a7b      	ldrh	r3, [r7, #18]
 800640e:	005b      	lsls	r3, r3, #1
 8006410:	b29a      	uxth	r2, r3
 8006412:	8a39      	ldrh	r1, [r7, #16]
 8006414:	89fb      	ldrh	r3, [r7, #14]
 8006416:	1acb      	subs	r3, r1, r3
 8006418:	b29b      	uxth	r3, r3
 800641a:	4413      	add	r3, r2
 800641c:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800641e:	697a      	ldr	r2, [r7, #20]
 8006420:	8892      	ldrh	r2, [r2, #4]
 8006422:	81bb      	strh	r3, [r7, #12]
 8006424:	4613      	mov	r3, r2
 8006426:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8006428:	89ba      	ldrh	r2, [r7, #12]
 800642a:	897b      	ldrh	r3, [r7, #10]
 800642c:	4293      	cmp	r3, r2
 800642e:	bf28      	it	cs
 8006430:	4613      	movcs	r3, r2
 8006432:	b29b      	uxth	r3, r3
 8006434:	bf00      	nop
}
 8006436:	4618      	mov	r0, r3
 8006438:	3724      	adds	r7, #36	@ 0x24
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr
 8006442:	bf00      	nop
 8006444:	200108f8 	.word	0x200108f8

08006448 <tud_vendor_n_read>:
  TU_VERIFY(idx < CFG_TUD_VENDOR);
  vendord_interface_t *p_itf = &_vendord_itf[idx];
  return tu_edpt_stream_peek(&p_itf->stream.rx, u8);
}

uint32_t tud_vendor_n_read(uint8_t idx, void *buffer, uint32_t bufsize) {
 8006448:	b580      	push	{r7, lr}
 800644a:	b086      	sub	sp, #24
 800644c:	af00      	add	r7, sp, #0
 800644e:	4603      	mov	r3, r0
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	607a      	str	r2, [r7, #4]
 8006454:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8006456:	7bfb      	ldrb	r3, [r7, #15]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d001      	beq.n	8006460 <tud_vendor_n_read+0x18>
 800645c:	2300      	movs	r3, #0
 800645e:	e011      	b.n	8006484 <tud_vendor_n_read+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8006460:	7bfb      	ldrb	r3, [r7, #15]
 8006462:	f240 422c 	movw	r2, #1068	@ 0x42c
 8006466:	fb02 f303 	mul.w	r3, r2, r3
 800646a:	4a08      	ldr	r2, [pc, #32]	@ (800648c <tud_vendor_n_read+0x44>)
 800646c:	4413      	add	r3, r2
 800646e:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_itf->rhport, &p_itf->stream.rx, buffer, bufsize);
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	7818      	ldrb	r0, [r3, #0]
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	f103 0118 	add.w	r1, r3, #24
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	68ba      	ldr	r2, [r7, #8]
 800647e:	f006 f909 	bl	800c694 <tu_edpt_stream_read>
 8006482:	4603      	mov	r3, r0
}
 8006484:	4618      	mov	r0, r3
 8006486:	3718      	adds	r7, #24
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}
 800648c:	200108f8 	.word	0x200108f8

08006490 <tud_vendor_n_write>:


//--------------------------------------------------------------------+
// Write API
//--------------------------------------------------------------------+
uint32_t tud_vendor_n_write(uint8_t idx, const void *buffer, uint32_t bufsize) {
 8006490:	b580      	push	{r7, lr}
 8006492:	b086      	sub	sp, #24
 8006494:	af00      	add	r7, sp, #0
 8006496:	4603      	mov	r3, r0
 8006498:	60b9      	str	r1, [r7, #8]
 800649a:	607a      	str	r2, [r7, #4]
 800649c:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800649e:	7bfb      	ldrb	r3, [r7, #15]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d001      	beq.n	80064a8 <tud_vendor_n_write+0x18>
 80064a4:	2300      	movs	r3, #0
 80064a6:	e011      	b.n	80064cc <tud_vendor_n_write+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 80064a8:	7bfb      	ldrb	r3, [r7, #15]
 80064aa:	f240 422c 	movw	r2, #1068	@ 0x42c
 80064ae:	fb02 f303 	mul.w	r3, r2, r3
 80064b2:	4a08      	ldr	r2, [pc, #32]	@ (80064d4 <tud_vendor_n_write+0x44>)
 80064b4:	4413      	add	r3, r2
 80064b6:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_itf->rhport, &p_itf->stream.tx, buffer, (uint16_t)bufsize);
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	7818      	ldrb	r0, [r3, #0]
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	1d19      	adds	r1, r3, #4
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	b29b      	uxth	r3, r3
 80064c4:	68ba      	ldr	r2, [r7, #8]
 80064c6:	f005 fe51 	bl	800c16c <tu_edpt_stream_write>
 80064ca:	4603      	mov	r3, r0
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3718      	adds	r7, #24
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}
 80064d4:	200108f8 	.word	0x200108f8

080064d8 <tud_vendor_n_write_flush>:

#if CFG_TUD_VENDOR_TX_BUFSIZE > 0
uint32_t tud_vendor_n_write_flush(uint8_t idx) {
 80064d8:	b580      	push	{r7, lr}
 80064da:	b084      	sub	sp, #16
 80064dc:	af00      	add	r7, sp, #0
 80064de:	4603      	mov	r3, r0
 80064e0:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 80064e2:	79fb      	ldrb	r3, [r7, #7]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d001      	beq.n	80064ec <tud_vendor_n_write_flush+0x14>
 80064e8:	2300      	movs	r3, #0
 80064ea:	e010      	b.n	800650e <tud_vendor_n_write_flush+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 80064ec:	79fb      	ldrb	r3, [r7, #7]
 80064ee:	f240 422c 	movw	r2, #1068	@ 0x42c
 80064f2:	fb02 f303 	mul.w	r3, r2, r3
 80064f6:	4a08      	ldr	r2, [pc, #32]	@ (8006518 <tud_vendor_n_write_flush+0x40>)
 80064f8:	4413      	add	r3, r2
 80064fa:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(p_itf->rhport, &p_itf->stream.tx);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	781a      	ldrb	r2, [r3, #0]
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	3304      	adds	r3, #4
 8006504:	4619      	mov	r1, r3
 8006506:	4610      	mov	r0, r2
 8006508:	f005 fd60 	bl	800bfcc <tu_edpt_stream_write_xfer>
 800650c:	4603      	mov	r3, r0
}
 800650e:	4618      	mov	r0, r3
 8006510:	3710      	adds	r7, #16
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
 8006516:	bf00      	nop
 8006518:	200108f8 	.word	0x200108f8

0800651c <vendord_init>:
#endif

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void vendord_init(void) {
 800651c:	b580      	push	{r7, lr}
 800651e:	b08a      	sub	sp, #40	@ 0x28
 8006520:	af04      	add	r7, sp, #16
  tu_memclr(_vendord_itf, sizeof(_vendord_itf));
 8006522:	f240 422c 	movw	r2, #1068	@ 0x42c
 8006526:	2100      	movs	r1, #0
 8006528:	4822      	ldr	r0, [pc, #136]	@ (80065b4 <vendord_init+0x98>)
 800652a:	f006 f8f0 	bl	800c70e <memset>

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800652e:	2300      	movs	r3, #0
 8006530:	75fb      	strb	r3, [r7, #23]
 8006532:	e036      	b.n	80065a2 <vendord_init+0x86>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 8006534:	7dfb      	ldrb	r3, [r7, #23]
 8006536:	f240 422c 	movw	r2, #1068	@ 0x42c
 800653a:	fb02 f303 	mul.w	r3, r2, r3
 800653e:	4a1d      	ldr	r2, [pc, #116]	@ (80065b4 <vendord_init+0x98>)
 8006540:	4413      	add	r3, r2
 8006542:	613b      	str	r3, [r7, #16]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    #if CFG_TUD_VENDOR_RX_BUFSIZE == 0 // non-fifo rx still need ep buffer
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
    #else
    uint8_t *epout_buf = NULL;
 8006544:	2300      	movs	r3, #0
 8006546:	60fb      	str	r3, [r7, #12]
    #endif

    uint8_t *epin_buf = NULL;
 8006548:	2300      	movs	r3, #0
 800654a:	60bb      	str	r3, [r7, #8]
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
    uint8_t *epin_buf  = _vendord_epbuf[i].epin;
  #endif

  #if CFG_TUD_VENDOR_RX_BUFSIZE > 0
    uint8_t *rx_ff_buf = p_itf->stream.rx_ff_buf;
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	f503 730b 	add.w	r3, r3, #556	@ 0x22c
 8006552:	607b      	str	r3, [r7, #4]
  #else
    uint8_t *rx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.rx, false, false, false, rx_ff_buf, CFG_TUD_VENDOR_RX_BUFSIZE, epout_buf,
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	f103 0018 	add.w	r0, r3, #24
 800655a:	2340      	movs	r3, #64	@ 0x40
 800655c:	9303      	str	r3, [sp, #12]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	9302      	str	r3, [sp, #8]
 8006562:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006566:	9301      	str	r3, [sp, #4]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	9300      	str	r3, [sp, #0]
 800656c:	2300      	movs	r3, #0
 800656e:	2200      	movs	r2, #0
 8006570:	2100      	movs	r1, #0
 8006572:	f005 fc5e 	bl	800be32 <tu_edpt_stream_init>
                        CFG_TUD_VENDOR_EPSIZE);

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    uint8_t *tx_ff_buf = p_itf->stream.tx_ff_buf;
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	332c      	adds	r3, #44	@ 0x2c
 800657a:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *tx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.tx, false, true, false, tx_ff_buf, CFG_TUD_VENDOR_TX_BUFSIZE, epin_buf,
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	1d18      	adds	r0, r3, #4
 8006580:	2340      	movs	r3, #64	@ 0x40
 8006582:	9303      	str	r3, [sp, #12]
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	9302      	str	r3, [sp, #8]
 8006588:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800658c:	9301      	str	r3, [sp, #4]
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	9300      	str	r3, [sp, #0]
 8006592:	2300      	movs	r3, #0
 8006594:	2201      	movs	r2, #1
 8006596:	2100      	movs	r1, #0
 8006598:	f005 fc4b 	bl	800be32 <tu_edpt_stream_init>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800659c:	7dfb      	ldrb	r3, [r7, #23]
 800659e:	3301      	adds	r3, #1
 80065a0:	75fb      	strb	r3, [r7, #23]
 80065a2:	7dfb      	ldrb	r3, [r7, #23]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d0c5      	beq.n	8006534 <vendord_init+0x18>
                        CFG_TUD_VENDOR_EPSIZE);
  }
}
 80065a8:	bf00      	nop
 80065aa:	bf00      	nop
 80065ac:	3718      	adds	r7, #24
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	bf00      	nop
 80065b4:	200108f8 	.word	0x200108f8

080065b8 <vendord_deinit>:

bool vendord_deinit(void) {
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b082      	sub	sp, #8
 80065bc:	af00      	add	r7, sp, #0
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 80065be:	2300      	movs	r3, #0
 80065c0:	71fb      	strb	r3, [r7, #7]
 80065c2:	e014      	b.n	80065ee <vendord_deinit+0x36>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 80065c4:	79fb      	ldrb	r3, [r7, #7]
 80065c6:	f240 422c 	movw	r2, #1068	@ 0x42c
 80065ca:	fb02 f303 	mul.w	r3, r2, r3
 80065ce:	4a0c      	ldr	r2, [pc, #48]	@ (8006600 <vendord_deinit+0x48>)
 80065d0:	4413      	add	r3, r2
 80065d2:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_itf->stream.rx);
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	3318      	adds	r3, #24
 80065d8:	4618      	mov	r0, r3
 80065da:	f005 fc52 	bl	800be82 <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_itf->stream.tx);
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	3304      	adds	r3, #4
 80065e2:	4618      	mov	r0, r3
 80065e4:	f005 fc4d 	bl	800be82 <tu_edpt_stream_deinit>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 80065e8:	79fb      	ldrb	r3, [r7, #7]
 80065ea:	3301      	adds	r3, #1
 80065ec:	71fb      	strb	r3, [r7, #7]
 80065ee:	79fb      	ldrb	r3, [r7, #7]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d0e7      	beq.n	80065c4 <vendord_deinit+0xc>
  }
  return true;
 80065f4:	2301      	movs	r3, #1
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3708      	adds	r7, #8
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}
 80065fe:	bf00      	nop
 8006600:	200108f8 	.word	0x200108f8

08006604 <vendord_reset>:

void vendord_reset(uint8_t rhport) {
 8006604:	b580      	push	{r7, lr}
 8006606:	b088      	sub	sp, #32
 8006608:	af00      	add	r7, sp, #0
 800660a:	4603      	mov	r3, r0
 800660c:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800660e:	2300      	movs	r3, #0
 8006610:	77fb      	strb	r3, [r7, #31]
 8006612:	e02d      	b.n	8006670 <vendord_reset+0x6c>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 8006614:	7ffb      	ldrb	r3, [r7, #31]
 8006616:	f240 422c 	movw	r2, #1068	@ 0x42c
 800661a:	fb02 f303 	mul.w	r3, r2, r3
 800661e:	4a18      	ldr	r2, [pc, #96]	@ (8006680 <vendord_reset+0x7c>)
 8006620:	4413      	add	r3, r2
 8006622:	61bb      	str	r3, [r7, #24]
    tu_memclr(p_itf, ITF_MEM_RESET_SIZE);
 8006624:	2202      	movs	r2, #2
 8006626:	2100      	movs	r1, #0
 8006628:	69b8      	ldr	r0, [r7, #24]
 800662a:	f006 f870 	bl	800c70e <memset>

    tu_edpt_stream_clear(&p_itf->stream.rx);
 800662e:	69bb      	ldr	r3, [r7, #24]
 8006630:	3318      	adds	r3, #24
 8006632:	60bb      	str	r3, [r7, #8]
  return tu_fifo_clear(&s->ff);
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	3308      	adds	r3, #8
 8006638:	4618      	mov	r0, r3
 800663a:	f000 fa18 	bl	8006a6e <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.rx);
 800663e:	69bb      	ldr	r3, [r7, #24]
 8006640:	3318      	adds	r3, #24
 8006642:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2200      	movs	r2, #0
 8006648:	705a      	strb	r2, [r3, #1]
}
 800664a:	bf00      	nop

    tu_edpt_stream_clear(&p_itf->stream.tx);
 800664c:	69bb      	ldr	r3, [r7, #24]
 800664e:	3304      	adds	r3, #4
 8006650:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	3308      	adds	r3, #8
 8006656:	4618      	mov	r0, r3
 8006658:	f000 fa09 	bl	8006a6e <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.tx);
 800665c:	69bb      	ldr	r3, [r7, #24]
 800665e:	3304      	adds	r3, #4
 8006660:	617b      	str	r3, [r7, #20]
  s->ep_addr = 0;
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	2200      	movs	r2, #0
 8006666:	705a      	strb	r2, [r3, #1]
}
 8006668:	bf00      	nop
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800666a:	7ffb      	ldrb	r3, [r7, #31]
 800666c:	3301      	adds	r3, #1
 800666e:	77fb      	strb	r3, [r7, #31]
 8006670:	7ffb      	ldrb	r3, [r7, #31]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d0ce      	beq.n	8006614 <vendord_reset+0x10>
  }
}
 8006676:	bf00      	nop
 8006678:	bf00      	nop
 800667a:	3720      	adds	r7, #32
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}
 8006680:	200108f8 	.word	0x200108f8

08006684 <find_vendor_itf>:

// Find vendor interface by endpoint address
static uint8_t find_vendor_itf(uint8_t ep_addr) {
 8006684:	b480      	push	{r7}
 8006686:	b085      	sub	sp, #20
 8006688:	af00      	add	r7, sp, #0
 800668a:	4603      	mov	r3, r0
 800668c:	71fb      	strb	r3, [r7, #7]
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 800668e:	2300      	movs	r3, #0
 8006690:	73fb      	strb	r3, [r7, #15]
 8006692:	e023      	b.n	80066dc <find_vendor_itf+0x58>
    const vendord_interface_t *p_vendor = &_vendord_itf[idx];
 8006694:	7bfb      	ldrb	r3, [r7, #15]
 8006696:	f240 422c 	movw	r2, #1068	@ 0x42c
 800669a:	fb02 f303 	mul.w	r3, r2, r3
 800669e:	4a14      	ldr	r2, [pc, #80]	@ (80066f0 <find_vendor_itf+0x6c>)
 80066a0:	4413      	add	r3, r2
 80066a2:	60bb      	str	r3, [r7, #8]
    if (ep_addr == 0) {
 80066a4:	79fb      	ldrb	r3, [r7, #7]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d109      	bne.n	80066be <find_vendor_itf+0x3a>
      // find unused: require both ep == 0
      if (p_vendor->stream.rx.ep_addr == 0 && p_vendor->stream.tx.ep_addr == 0) {
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	7e5b      	ldrb	r3, [r3, #25]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d111      	bne.n	80066d6 <find_vendor_itf+0x52>
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	795b      	ldrb	r3, [r3, #5]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d10d      	bne.n	80066d6 <find_vendor_itf+0x52>
        return idx;
 80066ba:	7bfb      	ldrb	r3, [r7, #15]
 80066bc:	e012      	b.n	80066e4 <find_vendor_itf+0x60>
      }
    } else if (ep_addr == p_vendor->stream.rx.ep_addr || ep_addr == p_vendor->stream.tx.ep_addr) {
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	7e5b      	ldrb	r3, [r3, #25]
 80066c2:	79fa      	ldrb	r2, [r7, #7]
 80066c4:	429a      	cmp	r2, r3
 80066c6:	d004      	beq.n	80066d2 <find_vendor_itf+0x4e>
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	795b      	ldrb	r3, [r3, #5]
 80066cc:	79fa      	ldrb	r2, [r7, #7]
 80066ce:	429a      	cmp	r2, r3
 80066d0:	d101      	bne.n	80066d6 <find_vendor_itf+0x52>
      return idx;
 80066d2:	7bfb      	ldrb	r3, [r7, #15]
 80066d4:	e006      	b.n	80066e4 <find_vendor_itf+0x60>
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 80066d6:	7bfb      	ldrb	r3, [r7, #15]
 80066d8:	3301      	adds	r3, #1
 80066da:	73fb      	strb	r3, [r7, #15]
 80066dc:	7bfb      	ldrb	r3, [r7, #15]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d0d8      	beq.n	8006694 <find_vendor_itf+0x10>
    } else {
      // nothing to do
    }
  }
  return 0xff;
 80066e2:	23ff      	movs	r3, #255	@ 0xff
}
 80066e4:	4618      	mov	r0, r3
 80066e6:	3714      	adds	r7, #20
 80066e8:	46bd      	mov	sp, r7
 80066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ee:	4770      	bx	lr
 80066f0:	200108f8 	.word	0x200108f8

080066f4 <vendord_open>:

uint16_t vendord_open(uint8_t rhport, const tusb_desc_interface_t *desc_itf, uint16_t max_len) {
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b09e      	sub	sp, #120	@ 0x78
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	4603      	mov	r3, r0
 80066fc:	6039      	str	r1, [r7, #0]
 80066fe:	71fb      	strb	r3, [r7, #7]
 8006700:	4613      	mov	r3, r2
 8006702:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_VENDOR_SPECIFIC == desc_itf->bInterfaceClass, 0);
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	795b      	ldrb	r3, [r3, #5]
 8006708:	2bff      	cmp	r3, #255	@ 0xff
 800670a:	d001      	beq.n	8006710 <vendord_open+0x1c>
 800670c:	2300      	movs	r3, #0
 800670e:	e0f4      	b.n	80068fa <vendord_open+0x206>
  const uint8_t* desc_end = (const uint8_t*)desc_itf + max_len;
 8006710:	88bb      	ldrh	r3, [r7, #4]
 8006712:	683a      	ldr	r2, [r7, #0]
 8006714:	4413      	add	r3, r2
 8006716:	673b      	str	r3, [r7, #112]	@ 0x70
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint8_t const* desc8 = (uint8_t const*) desc;
 800671c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800671e:	647b      	str	r3, [r7, #68]	@ 0x44
  return desc8 + desc8[DESC_OFFSET_LEN];
 8006720:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006722:	781b      	ldrb	r3, [r3, #0]
 8006724:	461a      	mov	r2, r3
 8006726:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006728:	4413      	add	r3, r2
  const uint8_t* p_desc = tu_desc_next(desc_itf);
 800672a:	677b      	str	r3, [r7, #116]	@ 0x74

  // Find available interface
  const uint8_t idx = find_vendor_itf(0);
 800672c:	2000      	movs	r0, #0
 800672e:	f7ff ffa9 	bl	8006684 <find_vendor_itf>
 8006732:	4603      	mov	r3, r0
 8006734:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  TU_ASSERT(idx < CFG_TUD_VENDOR, 0);
 8006738:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800673c:	2b00      	cmp	r3, #0
 800673e:	d00a      	beq.n	8006756 <vendord_open+0x62>
 8006740:	4b70      	ldr	r3, [pc, #448]	@ (8006904 <vendord_open+0x210>)
 8006742:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006744:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f003 0301 	and.w	r3, r3, #1
 800674c:	2b00      	cmp	r3, #0
 800674e:	d000      	beq.n	8006752 <vendord_open+0x5e>
 8006750:	be00      	bkpt	0x0000
 8006752:	2300      	movs	r3, #0
 8006754:	e0d1      	b.n	80068fa <vendord_open+0x206>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 8006756:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800675a:	f240 422c 	movw	r2, #1068	@ 0x42c
 800675e:	fb02 f303 	mul.w	r3, r2, r3
 8006762:	4a69      	ldr	r2, [pc, #420]	@ (8006908 <vendord_open+0x214>)
 8006764:	4413      	add	r3, r2
 8006766:	66bb      	str	r3, [r7, #104]	@ 0x68
  p_vendor->rhport  = rhport;
 8006768:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800676a:	79fa      	ldrb	r2, [r7, #7]
 800676c:	701a      	strb	r2, [r3, #0]
  p_vendor->itf_num = desc_itf->bInterfaceNumber;
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	789a      	ldrb	r2, [r3, #2]
 8006772:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006774:	705a      	strb	r2, [r3, #1]

  while (tu_desc_in_bounds(p_desc, desc_end)) {
 8006776:	e0a0      	b.n	80068ba <vendord_open+0x1c6>
 8006778:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800677a:	643b      	str	r3, [r7, #64]	@ 0x40
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800677c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800677e:	3301      	adds	r3, #1
 8006780:	781b      	ldrb	r3, [r3, #0]
    const uint8_t desc_type = tu_desc_type(p_desc);
 8006782:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (desc_type == TUSB_DESC_INTERFACE || desc_type == TUSB_DESC_INTERFACE_ASSOCIATION) {
 8006786:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800678a:	2b04      	cmp	r3, #4
 800678c:	f000 80b1 	beq.w	80068f2 <vendord_open+0x1fe>
 8006790:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006794:	2b0b      	cmp	r3, #11
 8006796:	f000 80ac 	beq.w	80068f2 <vendord_open+0x1fe>
      break; // end of this interface
    } else if (desc_type == TUSB_DESC_ENDPOINT) {
 800679a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800679e:	2b05      	cmp	r3, #5
 80067a0:	f040 8081 	bne.w	80068a6 <vendord_open+0x1b2>
      const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 80067a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067a6:	663b      	str	r3, [r7, #96]	@ 0x60
      TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 80067a8:	79fb      	ldrb	r3, [r7, #7]
 80067aa:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80067ac:	4618      	mov	r0, r3
 80067ae:	f002 fc03 	bl	8008fb8 <usbd_edpt_open>
 80067b2:	4603      	mov	r3, r0
 80067b4:	f083 0301 	eor.w	r3, r3, #1
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d00a      	beq.n	80067d4 <vendord_open+0xe0>
 80067be:	4b51      	ldr	r3, [pc, #324]	@ (8006904 <vendord_open+0x210>)
 80067c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80067c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f003 0301 	and.w	r3, r3, #1
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d000      	beq.n	80067d0 <vendord_open+0xdc>
 80067ce:	be00      	bkpt	0x0000
 80067d0:	2300      	movs	r3, #0
 80067d2:	e092      	b.n	80068fa <vendord_open+0x206>

      // open endpoint stream, skip if already opened (multiple IN/OUT endpoints)
      if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 80067d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80067d6:	789b      	ldrb	r3, [r3, #2]
 80067d8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80067dc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80067e0:	09db      	lsrs	r3, r3, #7
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	2b01      	cmp	r3, #1
 80067e6:	d128      	bne.n	800683a <vendord_open+0x146>
        tu_edpt_stream_t *stream_tx = &p_vendor->stream.tx;
 80067e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80067ea:	3304      	adds	r3, #4
 80067ec:	657b      	str	r3, [r7, #84]	@ 0x54
        if (stream_tx->ep_addr == 0) {
 80067ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80067f0:	785b      	ldrb	r3, [r3, #1]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d157      	bne.n	80068a6 <vendord_open+0x1b2>
 80067f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80067f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80067fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80067fc:	637b      	str	r3, [r7, #52]	@ 0x34
  s->ep_addr = desc_ep->bEndpointAddress;
 80067fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006800:	789a      	ldrb	r2, [r3, #2]
 8006802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006804:	705a      	strb	r2, [r3, #1]
 8006806:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006808:	633b      	str	r3, [r7, #48]	@ 0x30
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800680a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800680c:	889b      	ldrh	r3, [r3, #4]
 800680e:	b29b      	uxth	r3, r3
 8006810:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006814:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8006816:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800681a:	bf0c      	ite	eq
 800681c:	2301      	moveq	r3, #1
 800681e:	2300      	movne	r3, #0
 8006820:	b2d9      	uxtb	r1, r3
 8006822:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006824:	7813      	ldrb	r3, [r2, #0]
 8006826:	f361 0341 	bfi	r3, r1, #1, #1
 800682a:	7013      	strb	r3, [r2, #0]
}
 800682c:	bf00      	nop
          tu_edpt_stream_open(stream_tx, desc_ep);
          tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 800682e:	79fb      	ldrb	r3, [r7, #7]
 8006830:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006832:	4618      	mov	r0, r3
 8006834:	f005 fbca 	bl	800bfcc <tu_edpt_stream_write_xfer>
 8006838:	e035      	b.n	80068a6 <vendord_open+0x1b2>
        }
      } else {
        tu_edpt_stream_t *stream_rx = &p_vendor->stream.rx;
 800683a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800683c:	3318      	adds	r3, #24
 800683e:	65fb      	str	r3, [r7, #92]	@ 0x5c
        if (stream_rx->ep_addr == 0) {
 8006840:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006842:	785b      	ldrb	r3, [r3, #1]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d12e      	bne.n	80068a6 <vendord_open+0x1b2>
 8006848:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800684a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800684c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800684e:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 8006850:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006852:	789a      	ldrb	r2, [r3, #2]
 8006854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006856:	705a      	strb	r2, [r3, #1]
 8006858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800685a:	627b      	str	r3, [r7, #36]	@ 0x24
 800685c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800685e:	889b      	ldrh	r3, [r3, #4]
 8006860:	b29b      	uxth	r3, r3
 8006862:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006866:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8006868:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800686c:	bf0c      	ite	eq
 800686e:	2301      	moveq	r3, #1
 8006870:	2300      	movne	r3, #0
 8006872:	b2d9      	uxtb	r1, r3
 8006874:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006876:	7813      	ldrb	r3, [r2, #0]
 8006878:	f361 0341 	bfi	r3, r1, #1, #1
 800687c:	7013      	strb	r3, [r2, #0]
}
 800687e:	bf00      	nop
          tu_edpt_stream_open(stream_rx, desc_ep);
  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 8006880:	79fb      	ldrb	r3, [r7, #7]
 8006882:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8006884:	4618      	mov	r0, r3
 8006886:	f005 fd69 	bl	800c35c <tu_edpt_stream_read_xfer>
 800688a:	4603      	mov	r3, r0
 800688c:	2b00      	cmp	r3, #0
 800688e:	d10a      	bne.n	80068a6 <vendord_open+0x1b2>
 8006890:	4b1c      	ldr	r3, [pc, #112]	@ (8006904 <vendord_open+0x210>)
 8006892:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006894:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f003 0301 	and.w	r3, r3, #1
 800689c:	2b00      	cmp	r3, #0
 800689e:	d000      	beq.n	80068a2 <vendord_open+0x1ae>
 80068a0:	be00      	bkpt	0x0000
 80068a2:	2300      	movs	r3, #0
 80068a4:	e029      	b.n	80068fa <vendord_open+0x206>
 80068a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80068a8:	623b      	str	r3, [r7, #32]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80068aa:	6a3b      	ldr	r3, [r7, #32]
 80068ac:	61fb      	str	r3, [r7, #28]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80068ae:	69fb      	ldr	r3, [r7, #28]
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	461a      	mov	r2, r3
 80068b4:	69fb      	ldr	r3, [r7, #28]
 80068b6:	4413      	add	r3, r2
  #endif
        }
      }
    }

    p_desc = tu_desc_next(p_desc);
 80068b8:	677b      	str	r3, [r7, #116]	@ 0x74
 80068ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80068bc:	61bb      	str	r3, [r7, #24]
 80068be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80068c0:	617b      	str	r3, [r7, #20]
  if (p_desc >= desc_end) {
 80068c2:	69ba      	ldr	r2, [r7, #24]
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d301      	bcc.n	80068ce <vendord_open+0x1da>
    return false;
 80068ca:	2300      	movs	r3, #0
 80068cc:	e00e      	b.n	80068ec <vendord_open+0x1f8>
 80068ce:	69bb      	ldr	r3, [r7, #24]
 80068d0:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	781b      	ldrb	r3, [r3, #0]
 80068da:	461a      	mov	r2, r3
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 80068e0:	697a      	ldr	r2, [r7, #20]
 80068e2:	429a      	cmp	r2, r3
 80068e4:	bf2c      	ite	cs
 80068e6:	2301      	movcs	r3, #1
 80068e8:	2300      	movcc	r3, #0
 80068ea:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	f47f af43 	bne.w	8006778 <vendord_open+0x84>
  }

  return (uint16_t) ((uintptr_t) p_desc - (uintptr_t) desc_itf);
 80068f2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	1ad3      	subs	r3, r2, r3
 80068f8:	b29b      	uxth	r3, r3
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3778      	adds	r7, #120	@ 0x78
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}
 8006902:	bf00      	nop
 8006904:	e000edf0 	.word	0xe000edf0
 8006908:	200108f8 	.word	0x200108f8

0800690c <vendord_xfer_cb>:

bool vendord_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800690c:	b580      	push	{r7, lr}
 800690e:	b08a      	sub	sp, #40	@ 0x28
 8006910:	af00      	add	r7, sp, #0
 8006912:	603b      	str	r3, [r7, #0]
 8006914:	4603      	mov	r3, r0
 8006916:	71fb      	strb	r3, [r7, #7]
 8006918:	460b      	mov	r3, r1
 800691a:	71bb      	strb	r3, [r7, #6]
 800691c:	4613      	mov	r3, r2
 800691e:	717b      	strb	r3, [r7, #5]
  (void) result;
  const uint8_t idx = find_vendor_itf(ep_addr);
 8006920:	79bb      	ldrb	r3, [r7, #6]
 8006922:	4618      	mov	r0, r3
 8006924:	f7ff feae 	bl	8006684 <find_vendor_itf>
 8006928:	4603      	mov	r3, r0
 800692a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  TU_VERIFY(idx < CFG_TUD_VENDOR);
 800692e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006932:	2b00      	cmp	r3, #0
 8006934:	d001      	beq.n	800693a <vendord_xfer_cb+0x2e>
 8006936:	2300      	movs	r3, #0
 8006938:	e05f      	b.n	80069fa <vendord_xfer_cb+0xee>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800693a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800693e:	f240 422c 	movw	r2, #1068	@ 0x42c
 8006942:	fb02 f303 	mul.w	r3, r2, r3
 8006946:	4a2f      	ldr	r2, [pc, #188]	@ (8006a04 <vendord_xfer_cb+0xf8>)
 8006948:	4413      	add	r3, r2
 800694a:	623b      	str	r3, [r7, #32]

  if (ep_addr == p_vendor->stream.rx.ep_addr) {
 800694c:	6a3b      	ldr	r3, [r7, #32]
 800694e:	7e5b      	ldrb	r3, [r3, #25]
 8006950:	79ba      	ldrb	r2, [r7, #6]
 8006952:	429a      	cmp	r2, r3
 8006954:	d131      	bne.n	80069ba <vendord_xfer_cb+0xae>
    // Received new data: put into stream's fifo
    tu_edpt_stream_read_xfer_complete(&p_vendor->stream.rx, xferred_bytes);
 8006956:	6a3b      	ldr	r3, [r7, #32]
 8006958:	3318      	adds	r3, #24
 800695a:	61fb      	str	r3, [r7, #28]
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	61bb      	str	r3, [r7, #24]
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	3308      	adds	r3, #8
 8006964:	617b      	str	r3, [r7, #20]
  return f->depth;
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	889b      	ldrh	r3, [r3, #4]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d014      	beq.n	8006998 <vendord_xfer_cb+0x8c>
 800696e:	69fb      	ldr	r3, [r7, #28]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d010      	beq.n	8006998 <vendord_xfer_cb+0x8c>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 8006976:	69fb      	ldr	r3, [r7, #28]
 8006978:	f103 0208 	add.w	r2, r3, #8
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	69b9      	ldr	r1, [r7, #24]
 8006982:	b289      	uxth	r1, r1
 8006984:	613a      	str	r2, [r7, #16]
 8006986:	60fb      	str	r3, [r7, #12]
 8006988:	460b      	mov	r3, r1
 800698a:	817b      	strh	r3, [r7, #10]
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800698c:	897a      	ldrh	r2, [r7, #10]
 800698e:	2300      	movs	r3, #0
 8006990:	68f9      	ldr	r1, [r7, #12]
 8006992:	6938      	ldr	r0, [r7, #16]
 8006994:	f000 fbb8 	bl	8007108 <tu_fifo_write_n_access_mode>
}
 8006998:	bf00      	nop

    // invoke callback
  #if CFG_TUD_VENDOR_RX_BUFSIZE == 0
    tud_vendor_rx_cb(idx, p_vendor->stream.rx.ep_buf, xferred_bytes);
  #else
    tud_vendor_rx_cb(idx, NULL, 0);
 800699a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800699e:	2200      	movs	r2, #0
 80069a0:	2100      	movs	r1, #0
 80069a2:	4618      	mov	r0, r3
 80069a4:	f7fa fb3e 	bl	8001024 <tud_vendor_rx_cb>
  #endif

  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
    tu_edpt_stream_read_xfer(rhport, &p_vendor->stream.rx); // prepare next data
 80069a8:	6a3b      	ldr	r3, [r7, #32]
 80069aa:	f103 0218 	add.w	r2, r3, #24
 80069ae:	79fb      	ldrb	r3, [r7, #7]
 80069b0:	4611      	mov	r1, r2
 80069b2:	4618      	mov	r0, r3
 80069b4:	f005 fcd2 	bl	800c35c <tu_edpt_stream_read_xfer>
 80069b8:	e01e      	b.n	80069f8 <vendord_xfer_cb+0xec>
  #endif
  } else if (ep_addr == p_vendor->stream.tx.ep_addr) {
 80069ba:	6a3b      	ldr	r3, [r7, #32]
 80069bc:	795b      	ldrb	r3, [r3, #5]
 80069be:	79ba      	ldrb	r2, [r7, #6]
 80069c0:	429a      	cmp	r2, r3
 80069c2:	d119      	bne.n	80069f8 <vendord_xfer_cb+0xec>
    // Send complete
    tud_vendor_tx_cb(idx, (uint16_t)xferred_bytes);
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	461a      	mov	r2, r3
 80069ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80069ce:	4611      	mov	r1, r2
 80069d0:	4618      	mov	r0, r3
 80069d2:	f7ff fce3 	bl	800639c <tud_vendor_tx_cb>

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    // try to send more if possible
    if (0 == tu_edpt_stream_write_xfer(rhport, &p_vendor->stream.tx)) {
 80069d6:	6a3b      	ldr	r3, [r7, #32]
 80069d8:	1d1a      	adds	r2, r3, #4
 80069da:	79fb      	ldrb	r3, [r7, #7]
 80069dc:	4611      	mov	r1, r2
 80069de:	4618      	mov	r0, r3
 80069e0:	f005 faf4 	bl	800bfcc <tu_edpt_stream_write_xfer>
 80069e4:	4603      	mov	r3, r0
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d106      	bne.n	80069f8 <vendord_xfer_cb+0xec>
      // If there is no data left, a ZLP should be sent if xferred_bytes is multiple of EP Packet size and not zero
      tu_edpt_stream_write_zlp_if_needed(rhport, &p_vendor->stream.tx, xferred_bytes);
 80069ea:	6a3b      	ldr	r3, [r7, #32]
 80069ec:	1d19      	adds	r1, r3, #4
 80069ee:	79fb      	ldrb	r3, [r7, #7]
 80069f0:	683a      	ldr	r2, [r7, #0]
 80069f2:	4618      	mov	r0, r3
 80069f4:	f005 fa50 	bl	800be98 <tu_edpt_stream_write_zlp_if_needed>
    }
  #endif
  }

  return true;
 80069f8:	2301      	movs	r3, #1
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3728      	adds	r7, #40	@ 0x28
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}
 8006a02:	bf00      	nop
 8006a04:	200108f8 	.word	0x200108f8

08006a08 <tu_fifo_config>:
#endif

//--------------------------------------------------------------------+
// Setup API
//--------------------------------------------------------------------+
bool tu_fifo_config(tu_fifo_t *f, void *buffer, uint16_t depth, uint16_t item_size, bool overwritable) {
 8006a08:	b480      	push	{r7}
 8006a0a:	b085      	sub	sp, #20
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	60f8      	str	r0, [r7, #12]
 8006a10:	60b9      	str	r1, [r7, #8]
 8006a12:	4611      	mov	r1, r2
 8006a14:	461a      	mov	r2, r3
 8006a16:	460b      	mov	r3, r1
 8006a18:	80fb      	strh	r3, [r7, #6]
 8006a1a:	4613      	mov	r3, r2
 8006a1c:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) {
 8006a1e:	88fb      	ldrh	r3, [r7, #6]
 8006a20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a24:	d901      	bls.n	8006a2a <tu_fifo_config+0x22>
    return false;
 8006a26:	2300      	movs	r3, #0
 8006a28:	e01b      	b.n	8006a62 <tu_fifo_config+0x5a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t *)buffer;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	68ba      	ldr	r2, [r7, #8]
 8006a2e:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	88fa      	ldrh	r2, [r7, #6]
 8006a34:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t)(item_size & 0x7FFFu);
 8006a36:	88bb      	ldrh	r3, [r7, #4]
 8006a38:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8006a3c:	b299      	uxth	r1, r3
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	88d3      	ldrh	r3, [r2, #6]
 8006a42:	f361 030e 	bfi	r3, r1, #0, #15
 8006a46:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 8006a48:	68fa      	ldr	r2, [r7, #12]
 8006a4a:	79d3      	ldrb	r3, [r2, #7]
 8006a4c:	7e39      	ldrb	r1, [r7, #24]
 8006a4e:	f361 13c7 	bfi	r3, r1, #7, #1
 8006a52:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0u;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2200      	movs	r2, #0
 8006a58:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0u;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 8006a60:	2301      	movs	r3, #1
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3714      	adds	r7, #20
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr

08006a6e <tu_fifo_clear>:

// clear fifo by resetting read and write indices
bool tu_fifo_clear(tu_fifo_t *f) {
 8006a6e:	b480      	push	{r7}
 8006a70:	b083      	sub	sp, #12
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
  return true;
 8006a82:	2301      	movs	r3, #1
}
 8006a84:	4618      	mov	r0, r3
 8006a86:	370c      	adds	r7, #12
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr

08006a90 <tu_fifo_set_overwritable>:

// Change the fifo overwritable mode
bool tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable) {
 8006a90:	b480      	push	{r7}
 8006a92:	b083      	sub	sp, #12
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
 8006a98:	460b      	mov	r3, r1
 8006a9a:	70fb      	strb	r3, [r7, #3]
  if (f->overwritable == overwritable) {
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	79db      	ldrb	r3, [r3, #7]
 8006aa0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	78fa      	ldrb	r2, [r7, #3]
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d101      	bne.n	8006ab0 <tu_fifo_set_overwritable+0x20>
    return true;
 8006aac:	2301      	movs	r3, #1
 8006aae:	e006      	b.n	8006abe <tu_fifo_set_overwritable+0x2e>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->overwritable = overwritable;
 8006ab0:	687a      	ldr	r2, [r7, #4]
 8006ab2:	79d3      	ldrb	r3, [r2, #7]
 8006ab4:	78f9      	ldrb	r1, [r7, #3]
 8006ab6:	f361 13c7 	bfi	r3, r1, #7, #1
 8006aba:	71d3      	strb	r3, [r2, #7]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 8006abc:	2301      	movs	r3, #1
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	370c      	adds	r7, #12
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr

08006aca <ff_push_fixed_addr_rw32>:
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
#ifdef CFG_TUSB_FIFO_ACCESS_FIXED_ADDR_RW32
// Copy to fifo from fixed address buffer (usually a rx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_push_fixed_addr_rw32(uint8_t *ff_buf, const volatile uint32_t *reg_rx, uint16_t len) {
 8006aca:	b580      	push	{r7, lr}
 8006acc:	b08a      	sub	sp, #40	@ 0x28
 8006ace:	af00      	add	r7, sp, #0
 8006ad0:	60f8      	str	r0, [r7, #12]
 8006ad2:	60b9      	str	r1, [r7, #8]
 8006ad4:	4613      	mov	r3, r2
 8006ad6:	80fb      	strh	r3, [r7, #6]
  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 8006ad8:	88fb      	ldrh	r3, [r7, #6]
 8006ada:	089b      	lsrs	r3, r3, #2
 8006adc:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (full_words--) {
 8006ade:	e00d      	b.n	8006afc <ff_push_fixed_addr_rw32+0x32>
    const uint32_t tmp32 = *reg_rx;
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	623b      	str	r3, [r7, #32]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	61fb      	str	r3, [r7, #28]
 8006aea:	6a3b      	ldr	r3, [r7, #32]
 8006aec:	61bb      	str	r3, [r7, #24]
  *((uint32_t *) mem) = value;
 8006aee:	69fb      	ldr	r3, [r7, #28]
 8006af0:	69ba      	ldr	r2, [r7, #24]
 8006af2:	601a      	str	r2, [r3, #0]
}
 8006af4:	bf00      	nop
    tu_unaligned_write32(ff_buf, tmp32);
    ff_buf += 4;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	3304      	adds	r3, #4
 8006afa:	60fb      	str	r3, [r7, #12]
  while (full_words--) {
 8006afc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006afe:	1e5a      	subs	r2, r3, #1
 8006b00:	84fa      	strh	r2, [r7, #38]	@ 0x26
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d1ec      	bne.n	8006ae0 <ff_push_fixed_addr_rw32+0x16>
  }

  // Read the remaining 1-3 bytes from const app address
  const uint8_t bytes_rem = len & 0x03;
 8006b06:	88fb      	ldrh	r3, [r7, #6]
 8006b08:	b2db      	uxtb	r3, r3
 8006b0a:	f003 0303 	and.w	r3, r3, #3
 8006b0e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (bytes_rem) {
 8006b12:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d00a      	beq.n	8006b30 <ff_push_fixed_addr_rw32+0x66>
    const uint32_t tmp32 = *reg_rx;
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	617b      	str	r3, [r7, #20]
    memcpy(ff_buf, &tmp32, bytes_rem);
 8006b20:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8006b24:	f107 0314 	add.w	r3, r7, #20
 8006b28:	4619      	mov	r1, r3
 8006b2a:	68f8      	ldr	r0, [r7, #12]
 8006b2c:	f005 fe1c 	bl	800c768 <memcpy>
  }
}
 8006b30:	bf00      	nop
 8006b32:	3728      	adds	r7, #40	@ 0x28
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}

08006b38 <ff_pull_fixed_addr_rw32>:

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_pull_fixed_addr_rw32(volatile uint32_t *reg_tx, const uint8_t *ff_buf, uint16_t len) {
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b088      	sub	sp, #32
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	60f8      	str	r0, [r7, #12]
 8006b40:	60b9      	str	r1, [r7, #8]
 8006b42:	4613      	mov	r3, r2
 8006b44:	80fb      	strh	r3, [r7, #6]
  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2u;
 8006b46:	88fb      	ldrh	r3, [r7, #6]
 8006b48:	089b      	lsrs	r3, r3, #2
 8006b4a:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 8006b4c:	e008      	b.n	8006b60 <ff_pull_fixed_addr_rw32+0x28>
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 8006b52:	69bb      	ldr	r3, [r7, #24]
 8006b54:	681a      	ldr	r2, [r3, #0]
    *reg_tx = tu_unaligned_read32(ff_buf);
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	601a      	str	r2, [r3, #0]
    ff_buf += 4u;
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	3304      	adds	r3, #4
 8006b5e:	60bb      	str	r3, [r7, #8]
  while (full_words--) {
 8006b60:	8bfb      	ldrh	r3, [r7, #30]
 8006b62:	1e5a      	subs	r2, r3, #1
 8006b64:	83fa      	strh	r2, [r7, #30]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d1f1      	bne.n	8006b4e <ff_pull_fixed_addr_rw32+0x16>
  }

  // Write the remaining 1-3 bytes
  const uint8_t bytes_rem = len & 0x03;
 8006b6a:	88fb      	ldrh	r3, [r7, #6]
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	f003 0303 	and.w	r3, r3, #3
 8006b72:	777b      	strb	r3, [r7, #29]
  if (bytes_rem) {
 8006b74:	7f7b      	ldrb	r3, [r7, #29]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d00b      	beq.n	8006b92 <ff_pull_fixed_addr_rw32+0x5a>
    uint32_t tmp32 = 0u;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 8006b7e:	7f7a      	ldrb	r2, [r7, #29]
 8006b80:	f107 0314 	add.w	r3, r7, #20
 8006b84:	68b9      	ldr	r1, [r7, #8]
 8006b86:	4618      	mov	r0, r3
 8006b88:	f005 fdee 	bl	800c768 <memcpy>
    *reg_tx = tmp32;
 8006b8c:	697a      	ldr	r2, [r7, #20]
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	601a      	str	r2, [r3, #0]
  }
}
 8006b92:	bf00      	nop
 8006b94:	3720      	adds	r7, #32
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}

08006b9a <ff_push_n>:
#endif

// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                      tu_fifo_access_mode_t copy_mode) {
 8006b9a:	b580      	push	{r7, lr}
 8006b9c:	b092      	sub	sp, #72	@ 0x48
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	60f8      	str	r0, [r7, #12]
 8006ba2:	60b9      	str	r1, [r7, #8]
 8006ba4:	4611      	mov	r1, r2
 8006ba6:	461a      	mov	r2, r3
 8006ba8:	460b      	mov	r3, r1
 8006baa:	80fb      	strh	r3, [r7, #6]
 8006bac:	4613      	mov	r3, r2
 8006bae:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - wr_ptr;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	889a      	ldrh	r2, [r3, #4]
 8006bb4:	88bb      	ldrh	r3, [r7, #4]
 8006bb6:	1ad3      	subs	r3, r2, r3
 8006bb8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count;
 8006bba:	88fa      	ldrh	r2, [r7, #6]
 8006bbc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006bbe:	1ad3      	subs	r3, r2, r3
 8006bc0:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	88db      	ldrh	r3, [r3, #6]
 8006bc6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8006bca:	b29b      	uxth	r3, r3
 8006bcc:	461a      	mov	r2, r3
 8006bce:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006bd0:	fb13 f302 	smulbb	r3, r3, r2
 8006bd4:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	88db      	ldrh	r3, [r3, #6]
 8006bda:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8006bde:	b29b      	uxth	r3, r3
 8006be0:	461a      	mov	r2, r3
 8006be2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006be4:	fb13 f302 	smulbb	r3, r3, r2
 8006be8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  uint8_t *ff_buf = f->buffer + (wr_ptr * f->item_size);
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	88ba      	ldrh	r2, [r7, #4]
 8006bf2:	68f9      	ldr	r1, [r7, #12]
 8006bf4:	88c9      	ldrh	r1, [r1, #6]
 8006bf6:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8006bfa:	b289      	uxth	r1, r1
 8006bfc:	fb01 f202 	mul.w	r2, r1, r2
 8006c00:	4413      	add	r3, r2
 8006c02:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 8006c04:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d002      	beq.n	8006c12 <ff_push_n+0x78>
 8006c0c:	2b01      	cmp	r3, #1
 8006c0e:	d023      	beq.n	8006c58 <ff_push_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 8006c10:	e0ba      	b.n	8006d88 <ff_push_n+0x1ee>
      if (n <= lin_count) {
 8006c12:	88fa      	ldrh	r2, [r7, #6]
 8006c14:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006c16:	429a      	cmp	r2, r3
 8006c18:	d80d      	bhi.n	8006c36 <ff_push_n+0x9c>
        memcpy(ff_buf, app_buf, n * f->item_size);
 8006c1a:	88fb      	ldrh	r3, [r7, #6]
 8006c1c:	68fa      	ldr	r2, [r7, #12]
 8006c1e:	88d2      	ldrh	r2, [r2, #6]
 8006c20:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8006c24:	b292      	uxth	r2, r2
 8006c26:	fb02 f303 	mul.w	r3, r2, r3
 8006c2a:	461a      	mov	r2, r3
 8006c2c:	68b9      	ldr	r1, [r7, #8]
 8006c2e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8006c30:	f005 fd9a 	bl	800c768 <memcpy>
      break;
 8006c34:	e0a8      	b.n	8006d88 <ff_push_n+0x1ee>
        memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 8006c36:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006c38:	461a      	mov	r2, r3
 8006c3a:	68b9      	ldr	r1, [r7, #8]
 8006c3c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8006c3e:	f005 fd93 	bl	800c768 <memcpy>
        memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6818      	ldr	r0, [r3, #0]
 8006c46:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006c48:	68ba      	ldr	r2, [r7, #8]
 8006c4a:	4413      	add	r3, r2
 8006c4c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8006c50:	4619      	mov	r1, r3
 8006c52:	f005 fd89 	bl	800c768 <memcpy>
      break;
 8006c56:	e097      	b.n	8006d88 <ff_push_n+0x1ee>
      const volatile uint32_t *reg_rx = (volatile const uint32_t *)app_buf;
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 8006c5c:	88fa      	ldrh	r2, [r7, #6]
 8006c5e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006c60:	429a      	cmp	r2, r3
 8006c62:	d80f      	bhi.n	8006c84 <ff_push_n+0xea>
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, n * f->item_size);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	88db      	ldrh	r3, [r3, #6]
 8006c68:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8006c6c:	b29b      	uxth	r3, r3
 8006c6e:	461a      	mov	r2, r3
 8006c70:	88fb      	ldrh	r3, [r7, #6]
 8006c72:	fb13 f302 	smulbb	r3, r3, r2
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	461a      	mov	r2, r3
 8006c7a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006c7c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8006c7e:	f7ff ff24 	bl	8006aca <ff_push_fixed_addr_rw32>
      break;
 8006c82:	e080      	b.n	8006d86 <ff_push_n+0x1ec>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 8006c84:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006c86:	f023 0303 	bic.w	r3, r3, #3
 8006c8a:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, lin_4n_bytes);
 8006c8c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006c8e:	461a      	mov	r2, r3
 8006c90:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006c92:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8006c94:	f7ff ff19 	bl	8006aca <ff_push_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 8006c98:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006c9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c9c:	4413      	add	r3, r2
 8006c9e:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 8006ca0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006ca2:	b2db      	uxtb	r3, r3
 8006ca4:	f003 0303 	and.w	r3, r3, #3
 8006ca8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 8006cac:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d05a      	beq.n	8006d6a <ff_push_n+0x1d0>
          const uint8_t  remrem = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 8006cb4:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	f1c3 0304 	rsb	r3, r3, #4
 8006cbe:	b29a      	uxth	r2, r3
 8006cc0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006cc4:	82fb      	strh	r3, [r7, #22]
 8006cc6:	4613      	mov	r3, r2
 8006cc8:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8006cca:	8afa      	ldrh	r2, [r7, #22]
 8006ccc:	8abb      	ldrh	r3, [r7, #20]
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	bf28      	it	cs
 8006cd2:	4613      	movcs	r3, r2
 8006cd4:	b29b      	uxth	r3, r3
 8006cd6:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t tmp32  = *reg_rx;
 8006cda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
          tu_scatter_write32(tmp32, ff_buf, rem, f->buffer, remrem);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ce6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006ce8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006cea:	627a      	str	r2, [r7, #36]	@ 0x24
 8006cec:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8006cf0:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 8006cf4:	61fb      	str	r3, [r7, #28]
 8006cf6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8006cfa:	76fb      	strb	r3, [r7, #27]
  for (uint8_t i = 0; i < len1; ++i) {
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	76bb      	strb	r3, [r7, #26]
 8006d00:	e00b      	b.n	8006d1a <ff_push_n+0x180>
    buf1[i] = (uint8_t)(value & 0xFF);
 8006d02:	7ebb      	ldrb	r3, [r7, #26]
 8006d04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d06:	4413      	add	r3, r2
 8006d08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d0a:	b2d2      	uxtb	r2, r2
 8006d0c:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 8006d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d10:	0a1b      	lsrs	r3, r3, #8
 8006d12:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len1; ++i) {
 8006d14:	7ebb      	ldrb	r3, [r7, #26]
 8006d16:	3301      	adds	r3, #1
 8006d18:	76bb      	strb	r3, [r7, #26]
 8006d1a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8006d1e:	7ebb      	ldrb	r3, [r7, #26]
 8006d20:	429a      	cmp	r2, r3
 8006d22:	d8ee      	bhi.n	8006d02 <ff_push_n+0x168>
  for (uint8_t i = 0; i < len2; ++i) {
 8006d24:	2300      	movs	r3, #0
 8006d26:	767b      	strb	r3, [r7, #25]
 8006d28:	e00b      	b.n	8006d42 <ff_push_n+0x1a8>
    buf2[i] = (uint8_t)(value & 0xFF);
 8006d2a:	7e7b      	ldrb	r3, [r7, #25]
 8006d2c:	69fa      	ldr	r2, [r7, #28]
 8006d2e:	4413      	add	r3, r2
 8006d30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d32:	b2d2      	uxtb	r2, r2
 8006d34:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 8006d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d38:	0a1b      	lsrs	r3, r3, #8
 8006d3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len2; ++i) {
 8006d3c:	7e7b      	ldrb	r3, [r7, #25]
 8006d3e:	3301      	adds	r3, #1
 8006d40:	767b      	strb	r3, [r7, #25]
 8006d42:	7efa      	ldrb	r2, [r7, #27]
 8006d44:	7e7b      	ldrb	r3, [r7, #25]
 8006d46:	429a      	cmp	r2, r3
 8006d48:	d8ef      	bhi.n	8006d2a <ff_push_n+0x190>
}
 8006d4a:	bf00      	nop
          wrap_bytes -= remrem;
 8006d4c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8006d50:	b29b      	uxth	r3, r3
 8006d52:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8006d56:	1ad3      	subs	r3, r2, r3
 8006d58:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681a      	ldr	r2, [r3, #0]
 8006d60:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8006d64:	4413      	add	r3, r2
 8006d66:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d68:	e002      	b.n	8006d70 <ff_push_n+0x1d6>
          ff_buf = f->buffer; // wrap around to beginning
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 8006d70:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d006      	beq.n	8006d86 <ff_push_n+0x1ec>
          ff_push_fixed_addr_rw32(ff_buf, reg_rx, wrap_bytes);
 8006d78:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006d80:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8006d82:	f7ff fea2 	bl	8006aca <ff_push_fixed_addr_rw32>
      break;
 8006d86:	bf00      	nop
  }
}
 8006d88:	bf00      	nop
 8006d8a:	3748      	adds	r7, #72	@ 0x48
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}

08006d90 <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_access_mode_t copy_mode) {
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b092      	sub	sp, #72	@ 0x48
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	60f8      	str	r0, [r7, #12]
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	4611      	mov	r1, r2
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	460b      	mov	r3, r1
 8006da0:	80fb      	strh	r3, [r7, #6]
 8006da2:	4613      	mov	r3, r2
 8006da4:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - rd_ptr;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	889a      	ldrh	r2, [r3, #4]
 8006daa:	88bb      	ldrh	r3, [r7, #4]
 8006dac:	1ad3      	subs	r3, r2, r3
 8006dae:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count; // only used if wrapped
 8006db0:	88fa      	ldrh	r2, [r7, #6]
 8006db2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006db4:	1ad3      	subs	r3, r2, r3
 8006db6:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	88db      	ldrh	r3, [r3, #6]
 8006dbc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8006dc0:	b29b      	uxth	r3, r3
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006dc6:	fb13 f302 	smulbb	r3, r3, r2
 8006dca:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	88db      	ldrh	r3, [r3, #6]
 8006dd0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006dda:	fb13 f302 	smulbb	r3, r3, r2
 8006dde:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  const uint8_t *ff_buf = f->buffer + (rd_ptr * f->item_size);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	88ba      	ldrh	r2, [r7, #4]
 8006de8:	68f9      	ldr	r1, [r7, #12]
 8006dea:	88c9      	ldrh	r1, [r1, #6]
 8006dec:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8006df0:	b289      	uxth	r1, r1
 8006df2:	fb01 f202 	mul.w	r2, r1, r2
 8006df6:	4413      	add	r3, r2
 8006df8:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 8006dfa:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d002      	beq.n	8006e08 <ff_pull_n+0x78>
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d023      	beq.n	8006e4e <ff_pull_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 8006e06:	e0c7      	b.n	8006f98 <ff_pull_n+0x208>
      if (n <= lin_count) {
 8006e08:	88fa      	ldrh	r2, [r7, #6]
 8006e0a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006e0c:	429a      	cmp	r2, r3
 8006e0e:	d80d      	bhi.n	8006e2c <ff_pull_n+0x9c>
        memcpy(app_buf, ff_buf, n * f->item_size);
 8006e10:	88fb      	ldrh	r3, [r7, #6]
 8006e12:	68fa      	ldr	r2, [r7, #12]
 8006e14:	88d2      	ldrh	r2, [r2, #6]
 8006e16:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8006e1a:	b292      	uxth	r2, r2
 8006e1c:	fb02 f303 	mul.w	r3, r2, r3
 8006e20:	461a      	mov	r2, r3
 8006e22:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e24:	68b8      	ldr	r0, [r7, #8]
 8006e26:	f005 fc9f 	bl	800c768 <memcpy>
      break;
 8006e2a:	e0b5      	b.n	8006f98 <ff_pull_n+0x208>
        memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 8006e2c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006e2e:	461a      	mov	r2, r3
 8006e30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e32:	68b8      	ldr	r0, [r7, #8]
 8006e34:	f005 fc98 	bl	800c768 <memcpy>
        memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 8006e38:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006e3a:	68ba      	ldr	r2, [r7, #8]
 8006e3c:	18d0      	adds	r0, r2, r3
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8006e46:	4619      	mov	r1, r3
 8006e48:	f005 fc8e 	bl	800c768 <memcpy>
      break;
 8006e4c:	e0a4      	b.n	8006f98 <ff_pull_n+0x208>
      volatile uint32_t *reg_tx = (volatile uint32_t *)app_buf;
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 8006e52:	88fa      	ldrh	r2, [r7, #6]
 8006e54:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006e56:	429a      	cmp	r2, r3
 8006e58:	d80f      	bhi.n	8006e7a <ff_pull_n+0xea>
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, n * f->item_size);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	88db      	ldrh	r3, [r3, #6]
 8006e5e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8006e62:	b29b      	uxth	r3, r3
 8006e64:	461a      	mov	r2, r3
 8006e66:	88fb      	ldrh	r3, [r7, #6]
 8006e68:	fb13 f302 	smulbb	r3, r3, r2
 8006e6c:	b29b      	uxth	r3, r3
 8006e6e:	461a      	mov	r2, r3
 8006e70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e72:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006e74:	f7ff fe60 	bl	8006b38 <ff_pull_fixed_addr_rw32>
      break;
 8006e78:	e08d      	b.n	8006f96 <ff_pull_n+0x206>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 8006e7a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006e7c:	f023 0303 	bic.w	r3, r3, #3
 8006e80:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, lin_4n_bytes);
 8006e82:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006e84:	461a      	mov	r2, r3
 8006e86:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e88:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006e8a:	f7ff fe55 	bl	8006b38 <ff_pull_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 8006e8e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006e90:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e92:	4413      	add	r3, r2
 8006e94:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 8006e96:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006e98:	b2db      	uxtb	r3, r3
 8006e9a:	f003 0303 	and.w	r3, r3, #3
 8006e9e:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 8006ea2:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d067      	beq.n	8006f7a <ff_pull_n+0x1ea>
          const uint8_t  remrem    = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 8006eaa:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8006eae:	b29b      	uxth	r3, r3
 8006eb0:	f1c3 0304 	rsb	r3, r3, #4
 8006eb4:	b29a      	uxth	r2, r3
 8006eb6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006eba:	827b      	strh	r3, [r7, #18]
 8006ebc:	4613      	mov	r3, r2
 8006ebe:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8006ec0:	8a7a      	ldrh	r2, [r7, #18]
 8006ec2:	8a3b      	ldrh	r3, [r7, #16]
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	bf28      	it	cs
 8006ec8:	4613      	movcs	r3, r2
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t scatter32 = tu_scatter_read32(ff_buf, rem, f->buffer, remrem);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ed6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006ed8:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8006edc:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8006ee0:	623b      	str	r3, [r7, #32]
 8006ee2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8006ee6:	77fb      	strb	r3, [r7, #31]
  uint32_t result = 0;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	61bb      	str	r3, [r7, #24]
  uint8_t  shift  = 0;
 8006eec:	2300      	movs	r3, #0
 8006eee:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	75bb      	strb	r3, [r7, #22]
 8006ef4:	e010      	b.n	8006f18 <ff_pull_n+0x188>
    result |= ((uint32_t)buf1[i]) << shift;
 8006ef6:	7dbb      	ldrb	r3, [r7, #22]
 8006ef8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006efa:	4413      	add	r3, r2
 8006efc:	781b      	ldrb	r3, [r3, #0]
 8006efe:	461a      	mov	r2, r3
 8006f00:	7dfb      	ldrb	r3, [r7, #23]
 8006f02:	fa02 f303 	lsl.w	r3, r2, r3
 8006f06:	69ba      	ldr	r2, [r7, #24]
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	61bb      	str	r3, [r7, #24]
    shift += 8;
 8006f0c:	7dfb      	ldrb	r3, [r7, #23]
 8006f0e:	3308      	adds	r3, #8
 8006f10:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 8006f12:	7dbb      	ldrb	r3, [r7, #22]
 8006f14:	3301      	adds	r3, #1
 8006f16:	75bb      	strb	r3, [r7, #22]
 8006f18:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006f1c:	7dbb      	ldrb	r3, [r7, #22]
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	d8e9      	bhi.n	8006ef6 <ff_pull_n+0x166>
  for (uint8_t i = 0; i < len2; ++i) {
 8006f22:	2300      	movs	r3, #0
 8006f24:	757b      	strb	r3, [r7, #21]
 8006f26:	e010      	b.n	8006f4a <ff_pull_n+0x1ba>
    result |= ((uint32_t)buf2[i]) << shift;
 8006f28:	7d7b      	ldrb	r3, [r7, #21]
 8006f2a:	6a3a      	ldr	r2, [r7, #32]
 8006f2c:	4413      	add	r3, r2
 8006f2e:	781b      	ldrb	r3, [r3, #0]
 8006f30:	461a      	mov	r2, r3
 8006f32:	7dfb      	ldrb	r3, [r7, #23]
 8006f34:	fa02 f303 	lsl.w	r3, r2, r3
 8006f38:	69ba      	ldr	r2, [r7, #24]
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	61bb      	str	r3, [r7, #24]
    shift += 8;
 8006f3e:	7dfb      	ldrb	r3, [r7, #23]
 8006f40:	3308      	adds	r3, #8
 8006f42:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len2; ++i) {
 8006f44:	7d7b      	ldrb	r3, [r7, #21]
 8006f46:	3301      	adds	r3, #1
 8006f48:	757b      	strb	r3, [r7, #21]
 8006f4a:	7ffa      	ldrb	r2, [r7, #31]
 8006f4c:	7d7b      	ldrb	r3, [r7, #21]
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	d8ea      	bhi.n	8006f28 <ff_pull_n+0x198>
  return result;
 8006f52:	69bb      	ldr	r3, [r7, #24]
 8006f54:	62fb      	str	r3, [r7, #44]	@ 0x2c
          *reg_tx = scatter32;
 8006f56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f5a:	601a      	str	r2, [r3, #0]
          wrap_bytes -= remrem;
 8006f5c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8006f60:	b29b      	uxth	r3, r3
 8006f62:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8006f66:	1ad3      	subs	r3, r2, r3
 8006f68:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681a      	ldr	r2, [r3, #0]
 8006f70:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8006f74:	4413      	add	r3, r2
 8006f76:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f78:	e002      	b.n	8006f80 <ff_pull_n+0x1f0>
          ff_buf = f->buffer;          // wrap around to beginning
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 8006f80:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d006      	beq.n	8006f96 <ff_pull_n+0x206>
          ff_pull_fixed_addr_rw32(reg_tx, ff_buf, wrap_bytes);
 8006f88:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006f90:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006f92:	f7ff fdd1 	bl	8006b38 <ff_pull_fixed_addr_rw32>
      break;
 8006f96:	bf00      	nop
  }
}
 8006f98:	bf00      	nop
 8006f9a:	3748      	adds	r7, #72	@ 0x48
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}

08006fa0 <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    tu_fifo_access_mode_t access_mode) {
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b08c      	sub	sp, #48	@ 0x30
 8006fa4:	af02      	add	r7, sp, #8
 8006fa6:	60f8      	str	r0, [r7, #12]
 8006fa8:	60b9      	str	r1, [r7, #8]
 8006faa:	4611      	mov	r1, r2
 8006fac:	461a      	mov	r2, r3
 8006fae:	460b      	mov	r3, r1
 8006fb0:	80fb      	strh	r3, [r7, #6]
 8006fb2:	4613      	mov	r3, r2
 8006fb4:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	889b      	ldrh	r3, [r3, #4]
 8006fba:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006fbc:	88bb      	ldrh	r3, [r7, #4]
 8006fbe:	843b      	strh	r3, [r7, #32]
 8006fc0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006fc2:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 8006fc4:	8c3a      	ldrh	r2, [r7, #32]
 8006fc6:	8bfb      	ldrh	r3, [r7, #30]
 8006fc8:	429a      	cmp	r2, r3
 8006fca:	d304      	bcc.n	8006fd6 <tu_fifo_peek_n_access_mode+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 8006fcc:	8c3a      	ldrh	r2, [r7, #32]
 8006fce:	8bfb      	ldrh	r3, [r7, #30]
 8006fd0:	1ad3      	subs	r3, r2, r3
 8006fd2:	b29b      	uxth	r3, r3
 8006fd4:	e008      	b.n	8006fe8 <tu_fifo_peek_n_access_mode+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8006fd6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006fd8:	005b      	lsls	r3, r3, #1
 8006fda:	b29a      	uxth	r2, r3
 8006fdc:	8c39      	ldrh	r1, [r7, #32]
 8006fde:	8bfb      	ldrh	r3, [r7, #30]
 8006fe0:	1acb      	subs	r3, r1, r3
 8006fe2:	b29b      	uxth	r3, r3
 8006fe4:	4413      	add	r3, r2
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 8006fea:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d101      	bne.n	8006ff4 <tu_fifo_peek_n_access_mode+0x54>
    return 0; // nothing to peek
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	e041      	b.n	8007078 <tu_fifo_peek_n_access_mode+0xd8>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	889b      	ldrh	r3, [r3, #4]
 8006ff8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	d91b      	bls.n	8007036 <tu_fifo_peek_n_access_mode+0x96>
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	61bb      	str	r3, [r7, #24]
 8007002:	88bb      	ldrh	r3, [r7, #4]
 8007004:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 8007006:	69bb      	ldr	r3, [r7, #24]
 8007008:	889b      	ldrh	r3, [r3, #4]
 800700a:	8afa      	ldrh	r2, [r7, #22]
 800700c:	429a      	cmp	r2, r3
 800700e:	d305      	bcc.n	800701c <tu_fifo_peek_n_access_mode+0x7c>
    rd_idx = wr_idx - f->depth;
 8007010:	69bb      	ldr	r3, [r7, #24]
 8007012:	889b      	ldrh	r3, [r3, #4]
 8007014:	8afa      	ldrh	r2, [r7, #22]
 8007016:	1ad3      	subs	r3, r2, r3
 8007018:	82bb      	strh	r3, [r7, #20]
 800701a:	e004      	b.n	8007026 <tu_fifo_peek_n_access_mode+0x86>
    rd_idx = wr_idx + f->depth;
 800701c:	69bb      	ldr	r3, [r7, #24]
 800701e:	889a      	ldrh	r2, [r3, #4]
 8007020:	8afb      	ldrh	r3, [r7, #22]
 8007022:	4413      	add	r3, r2
 8007024:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 8007026:	69bb      	ldr	r3, [r7, #24]
 8007028:	8aba      	ldrh	r2, [r7, #20]
 800702a:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800702c:	8abb      	ldrh	r3, [r7, #20]
    rd_idx = correct_read_index(f, wr_idx);
 800702e:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	889b      	ldrh	r3, [r3, #4]
 8007034:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 8007036:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007038:	88fb      	ldrh	r3, [r7, #6]
 800703a:	429a      	cmp	r2, r3
 800703c:	d201      	bcs.n	8007042 <tu_fifo_peek_n_access_mode+0xa2>
    n = count; // limit to available count
 800703e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007040:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	889b      	ldrh	r3, [r3, #4]
 8007046:	827b      	strh	r3, [r7, #18]
 8007048:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800704a:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800704c:	e003      	b.n	8007056 <tu_fifo_peek_n_access_mode+0xb6>
    idx -= depth;
 800704e:	8a3a      	ldrh	r2, [r7, #16]
 8007050:	8a7b      	ldrh	r3, [r7, #18]
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8007056:	8a7a      	ldrh	r2, [r7, #18]
 8007058:	8a3b      	ldrh	r3, [r7, #16]
 800705a:	429a      	cmp	r2, r3
 800705c:	d9f7      	bls.n	800704e <tu_fifo_peek_n_access_mode+0xae>
  return idx;
 800705e:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8007060:	84bb      	strh	r3, [r7, #36]	@ 0x24
  ff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 8007062:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8007064:	88fa      	ldrh	r2, [r7, #6]
 8007066:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800706a:	9300      	str	r3, [sp, #0]
 800706c:	460b      	mov	r3, r1
 800706e:	68b9      	ldr	r1, [r7, #8]
 8007070:	68f8      	ldr	r0, [r7, #12]
 8007072:	f7ff fe8d 	bl	8006d90 <ff_pull_n>

  return n;
 8007076:	88fb      	ldrh	r3, [r7, #6]
}
 8007078:	4618      	mov	r0, r3
 800707a:	3728      	adds	r7, #40	@ 0x28
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, tu_fifo_access_mode_t access_mode) {
 8007080:	b580      	push	{r7, lr}
 8007082:	b08a      	sub	sp, #40	@ 0x28
 8007084:	af02      	add	r7, sp, #8
 8007086:	60f8      	str	r0, [r7, #12]
 8007088:	60b9      	str	r1, [r7, #8]
 800708a:	4611      	mov	r1, r2
 800708c:	461a      	mov	r2, r3
 800708e:	460b      	mov	r3, r1
 8007090:	80fb      	strh	r3, [r7, #6]
 8007092:	4613      	mov	r3, r2
 8007094:	717b      	strb	r3, [r7, #5]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	891b      	ldrh	r3, [r3, #8]
 800709a:	b298      	uxth	r0, r3
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	895b      	ldrh	r3, [r3, #10]
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	88f9      	ldrh	r1, [r7, #6]
 80070a4:	797a      	ldrb	r2, [r7, #5]
 80070a6:	9201      	str	r2, [sp, #4]
 80070a8:	9300      	str	r3, [sp, #0]
 80070aa:	4603      	mov	r3, r0
 80070ac:	460a      	mov	r2, r1
 80070ae:	68b9      	ldr	r1, [r7, #8]
 80070b0:	68f8      	ldr	r0, [r7, #12]
 80070b2:	f7ff ff75 	bl	8006fa0 <tu_fifo_peek_n_access_mode>
 80070b6:	4603      	mov	r3, r0
 80070b8:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	889a      	ldrh	r2, [r3, #4]
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	895b      	ldrh	r3, [r3, #10]
 80070c2:	b29b      	uxth	r3, r3
 80070c4:	83fa      	strh	r2, [r7, #30]
 80070c6:	83bb      	strh	r3, [r7, #28]
 80070c8:	88fb      	ldrh	r3, [r7, #6]
 80070ca:	837b      	strh	r3, [r7, #26]
  uint16_t new_idx = (uint16_t)(idx + offset);
 80070cc:	8bba      	ldrh	r2, [r7, #28]
 80070ce:	8b7b      	ldrh	r3, [r7, #26]
 80070d0:	4413      	add	r3, r2
 80070d2:	833b      	strh	r3, [r7, #24]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 80070d4:	8bba      	ldrh	r2, [r7, #28]
 80070d6:	8b3b      	ldrh	r3, [r7, #24]
 80070d8:	429a      	cmp	r2, r3
 80070da:	d804      	bhi.n	80070e6 <tu_fifo_read_n_access_mode+0x66>
 80070dc:	8b3a      	ldrh	r2, [r7, #24]
 80070de:	8bfb      	ldrh	r3, [r7, #30]
 80070e0:	005b      	lsls	r3, r3, #1
 80070e2:	429a      	cmp	r2, r3
 80070e4:	db08      	blt.n	80070f8 <tu_fifo_read_n_access_mode+0x78>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 80070e6:	8bfb      	ldrh	r3, [r7, #30]
 80070e8:	005b      	lsls	r3, r3, #1
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	425b      	negs	r3, r3
 80070ee:	82fb      	strh	r3, [r7, #22]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 80070f0:	8b3a      	ldrh	r2, [r7, #24]
 80070f2:	8afb      	ldrh	r3, [r7, #22]
 80070f4:	4413      	add	r3, r2
 80070f6:	833b      	strh	r3, [r7, #24]
  return new_idx;
 80070f8:	8b3a      	ldrh	r2, [r7, #24]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 80070fe:	88fb      	ldrh	r3, [r7, #6]
}
 8007100:	4618      	mov	r0, r3
 8007102:	3720      	adds	r7, #32
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}

08007108 <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode) {
 8007108:	b580      	push	{r7, lr}
 800710a:	b096      	sub	sp, #88	@ 0x58
 800710c:	af02      	add	r7, sp, #8
 800710e:	60f8      	str	r0, [r7, #12]
 8007110:	60b9      	str	r1, [r7, #8]
 8007112:	4611      	mov	r1, r2
 8007114:	461a      	mov	r2, r3
 8007116:	460b      	mov	r3, r1
 8007118:	80fb      	strh	r3, [r7, #6]
 800711a:	4613      	mov	r3, r2
 800711c:	717b      	strb	r3, [r7, #5]
  if (n == 0) {
 800711e:	88fb      	ldrh	r3, [r7, #6]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d101      	bne.n	8007128 <tu_fifo_write_n_access_mode+0x20>
    return 0;
 8007124:	2300      	movs	r3, #0
 8007126:	e0fb      	b.n	8007320 <tu_fifo_write_n_access_mode+0x218>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	891b      	ldrh	r3, [r3, #8]
 800712c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  uint16_t rd_idx = f->rd_idx;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	895b      	ldrh	r3, [r3, #10]
 8007134:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  const uint8_t *buf8 = (const uint8_t *)data;
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	64bb      	str	r3, [r7, #72]	@ 0x48

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	79db      	ldrb	r3, [r3, #7]
 8007140:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007144:	b2db      	uxtb	r3, r3
 8007146:	f083 0301 	eor.w	r3, r3, #1
 800714a:	b2db      	uxtb	r3, r3
 800714c:	2b00      	cmp	r3, #0
 800714e:	d03a      	beq.n	80071c6 <tu_fifo_write_n_access_mode+0xbe>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	889b      	ldrh	r3, [r3, #4]
 8007154:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8007156:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800715a:	873b      	strh	r3, [r7, #56]	@ 0x38
 800715c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007160:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007162:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007164:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8007166:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007168:	867b      	strh	r3, [r7, #50]	@ 0x32
 800716a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800716c:	863b      	strh	r3, [r7, #48]	@ 0x30
  if (wr_idx >= rd_idx) {
 800716e:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8007170:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007172:	429a      	cmp	r2, r3
 8007174:	d304      	bcc.n	8007180 <tu_fifo_write_n_access_mode+0x78>
    return (uint16_t)(wr_idx - rd_idx);
 8007176:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8007178:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800717a:	1ad3      	subs	r3, r2, r3
 800717c:	b29b      	uxth	r3, r3
 800717e:	e008      	b.n	8007192 <tu_fifo_write_n_access_mode+0x8a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8007180:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007182:	005b      	lsls	r3, r3, #1
 8007184:	b29a      	uxth	r2, r3
 8007186:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 8007188:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800718a:	1acb      	subs	r3, r1, r3
 800718c:	b29b      	uxth	r3, r3
 800718e:	4413      	add	r3, r2
 8007190:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8007192:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8007194:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8007196:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007198:	429a      	cmp	r2, r3
 800719a:	d904      	bls.n	80071a6 <tu_fifo_write_n_access_mode+0x9e>
 800719c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800719e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80071a0:	1ad3      	subs	r3, r2, r3
 80071a2:	b29b      	uxth	r3, r3
 80071a4:	e000      	b.n	80071a8 <tu_fifo_write_n_access_mode+0xa0>
 80071a6:	2300      	movs	r3, #0
 80071a8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80071ac:	88fb      	ldrh	r3, [r7, #6]
 80071ae:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80071b0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80071b4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80071b6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80071b8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80071ba:	4293      	cmp	r3, r2
 80071bc:	bf28      	it	cs
 80071be:	4613      	movcs	r3, r2
 80071c0:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 80071c2:	80fb      	strh	r3, [r7, #6]
 80071c4:	e06b      	b.n	800729e <tu_fifo_write_n_access_mode+0x196>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	889b      	ldrh	r3, [r3, #4]
 80071ca:	88fa      	ldrh	r2, [r7, #6]
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d319      	bcc.n	8007204 <tu_fifo_write_n_access_mode+0xfc>
      // Only copy last part
      if (access_mode == TU_FIFO_INC_ADDR_RW8) {
 80071d0:	797b      	ldrb	r3, [r7, #5]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d10e      	bne.n	80071f4 <tu_fifo_write_n_access_mode+0xec>
        buf8 += (n - f->depth) * f->item_size;
 80071d6:	88fb      	ldrh	r3, [r7, #6]
 80071d8:	68fa      	ldr	r2, [r7, #12]
 80071da:	8892      	ldrh	r2, [r2, #4]
 80071dc:	1a9b      	subs	r3, r3, r2
 80071de:	68fa      	ldr	r2, [r7, #12]
 80071e0:	88d2      	ldrh	r2, [r2, #6]
 80071e2:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80071e6:	b292      	uxth	r2, r2
 80071e8:	fb02 f303 	mul.w	r3, r2, r3
 80071ec:	461a      	mov	r2, r3
 80071ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071f0:	4413      	add	r3, r2
 80071f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	889b      	ldrh	r3, [r3, #4]
 80071f8:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 80071fa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80071fe:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8007202:	e04c      	b.n	800729e <tu_fifo_write_n_access_mode+0x196>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	889b      	ldrh	r3, [r3, #4]
 8007208:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800720a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800720e:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8007210:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007214:	853b      	strh	r3, [r7, #40]	@ 0x28
  if (wr_idx >= rd_idx) {
 8007216:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8007218:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800721a:	429a      	cmp	r2, r3
 800721c:	d304      	bcc.n	8007228 <tu_fifo_write_n_access_mode+0x120>
    return (uint16_t)(wr_idx - rd_idx);
 800721e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8007220:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007222:	1ad3      	subs	r3, r2, r3
 8007224:	b29b      	uxth	r3, r3
 8007226:	e008      	b.n	800723a <tu_fifo_write_n_access_mode+0x132>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8007228:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800722a:	005b      	lsls	r3, r3, #1
 800722c:	b29a      	uxth	r2, r3
 800722e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8007230:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007232:	1acb      	subs	r3, r1, r3
 8007234:	b29b      	uxth	r3, r3
 8007236:	4413      	add	r3, r2
 8007238:	b29b      	uxth	r3, r3
 800723a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (overflowable_count + n >= 2 * f->depth) {
 800723e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8007242:	88fb      	ldrh	r3, [r7, #6]
 8007244:	441a      	add	r2, r3
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	889b      	ldrh	r3, [r3, #4]
 800724a:	005b      	lsls	r3, r3, #1
 800724c:	429a      	cmp	r2, r3
 800724e:	db26      	blt.n	800729e <tu_fifo_write_n_access_mode+0x196>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	8899      	ldrh	r1, [r3, #4]
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	889a      	ldrh	r2, [r3, #4]
 8007258:	88fb      	ldrh	r3, [r7, #6]
 800725a:	1ad3      	subs	r3, r2, r3
 800725c:	b29a      	uxth	r2, r3
 800725e:	460b      	mov	r3, r1
 8007260:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8007262:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007266:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8007268:	4613      	mov	r3, r2
 800726a:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t new_idx = (uint16_t)(idx + offset);
 800726c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800726e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007270:	4413      	add	r3, r2
 8007272:	843b      	strh	r3, [r7, #32]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8007274:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007276:	8c3b      	ldrh	r3, [r7, #32]
 8007278:	429a      	cmp	r2, r3
 800727a:	d804      	bhi.n	8007286 <tu_fifo_write_n_access_mode+0x17e>
 800727c:	8c3a      	ldrh	r2, [r7, #32]
 800727e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007280:	005b      	lsls	r3, r3, #1
 8007282:	429a      	cmp	r2, r3
 8007284:	db08      	blt.n	8007298 <tu_fifo_write_n_access_mode+0x190>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8007286:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007288:	005b      	lsls	r3, r3, #1
 800728a:	b29b      	uxth	r3, r3
 800728c:	425b      	negs	r3, r3
 800728e:	83fb      	strh	r3, [r7, #30]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8007290:	8c3a      	ldrh	r2, [r7, #32]
 8007292:	8bfb      	ldrh	r3, [r7, #30]
 8007294:	4413      	add	r3, r2
 8007296:	843b      	strh	r3, [r7, #32]
  return new_idx;
 8007298:	8c3b      	ldrh	r3, [r7, #32]
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800729a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 800729e:	88fb      	ldrh	r3, [r7, #6]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d03c      	beq.n	800731e <tu_fifo_write_n_access_mode+0x216>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	889b      	ldrh	r3, [r3, #4]
 80072a8:	827b      	strh	r3, [r7, #18]
 80072aa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80072ae:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 80072b0:	e003      	b.n	80072ba <tu_fifo_write_n_access_mode+0x1b2>
    idx -= depth;
 80072b2:	8a3a      	ldrh	r2, [r7, #16]
 80072b4:	8a7b      	ldrh	r3, [r7, #18]
 80072b6:	1ad3      	subs	r3, r2, r3
 80072b8:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 80072ba:	8a7a      	ldrh	r2, [r7, #18]
 80072bc:	8a3b      	ldrh	r3, [r7, #16]
 80072be:	429a      	cmp	r2, r3
 80072c0:	d9f7      	bls.n	80072b2 <tu_fifo_write_n_access_mode+0x1aa>
  return idx;
 80072c2:	8a3b      	ldrh	r3, [r7, #16]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 80072c4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    ff_push_n(f, buf8, n, wr_ptr, access_mode);
 80072c8:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 80072cc:	88fa      	ldrh	r2, [r7, #6]
 80072ce:	797b      	ldrb	r3, [r7, #5]
 80072d0:	9300      	str	r3, [sp, #0]
 80072d2:	460b      	mov	r3, r1
 80072d4:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80072d6:	68f8      	ldr	r0, [r7, #12]
 80072d8:	f7ff fc5f 	bl	8006b9a <ff_push_n>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	889b      	ldrh	r3, [r3, #4]
 80072e0:	83bb      	strh	r3, [r7, #28]
 80072e2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80072e6:	837b      	strh	r3, [r7, #26]
 80072e8:	88fb      	ldrh	r3, [r7, #6]
 80072ea:	833b      	strh	r3, [r7, #24]
  uint16_t new_idx = (uint16_t)(idx + offset);
 80072ec:	8b7a      	ldrh	r2, [r7, #26]
 80072ee:	8b3b      	ldrh	r3, [r7, #24]
 80072f0:	4413      	add	r3, r2
 80072f2:	82fb      	strh	r3, [r7, #22]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 80072f4:	8b7a      	ldrh	r2, [r7, #26]
 80072f6:	8afb      	ldrh	r3, [r7, #22]
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d804      	bhi.n	8007306 <tu_fifo_write_n_access_mode+0x1fe>
 80072fc:	8afa      	ldrh	r2, [r7, #22]
 80072fe:	8bbb      	ldrh	r3, [r7, #28]
 8007300:	005b      	lsls	r3, r3, #1
 8007302:	429a      	cmp	r2, r3
 8007304:	db08      	blt.n	8007318 <tu_fifo_write_n_access_mode+0x210>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8007306:	8bbb      	ldrh	r3, [r7, #28]
 8007308:	005b      	lsls	r3, r3, #1
 800730a:	b29b      	uxth	r3, r3
 800730c:	425b      	negs	r3, r3
 800730e:	82bb      	strh	r3, [r7, #20]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8007310:	8afa      	ldrh	r2, [r7, #22]
 8007312:	8abb      	ldrh	r3, [r7, #20]
 8007314:	4413      	add	r3, r2
 8007316:	82fb      	strh	r3, [r7, #22]
  return new_idx;
 8007318:	8afa      	ldrh	r2, [r7, #22]
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 800731e:	88fb      	ldrh	r3, [r7, #6]
}
 8007320:	4618      	mov	r0, r3
 8007322:	3750      	adds	r7, #80	@ 0x50
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}

08007328 <ff_peek_local>:
// One API
//--------------------------------------------------------------------+

// peek() using local write/read index, correct read index if overflowed
// Be careful, caller must not lock mutex, since this Will also try to lock mutex
static bool ff_peek_local(tu_fifo_t *f, void *buf, uint16_t wr_idx, uint16_t rd_idx) {
 8007328:	b580      	push	{r7, lr}
 800732a:	b08a      	sub	sp, #40	@ 0x28
 800732c:	af00      	add	r7, sp, #0
 800732e:	60f8      	str	r0, [r7, #12]
 8007330:	60b9      	str	r1, [r7, #8]
 8007332:	4611      	mov	r1, r2
 8007334:	461a      	mov	r2, r3
 8007336:	460b      	mov	r3, r1
 8007338:	80fb      	strh	r3, [r7, #6]
 800733a:	4613      	mov	r3, r2
 800733c:	80bb      	strh	r3, [r7, #4]
  const uint16_t ovf_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	889b      	ldrh	r3, [r3, #4]
 8007342:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007344:	88fb      	ldrh	r3, [r7, #6]
 8007346:	843b      	strh	r3, [r7, #32]
 8007348:	88bb      	ldrh	r3, [r7, #4]
 800734a:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800734c:	8c3a      	ldrh	r2, [r7, #32]
 800734e:	8bfb      	ldrh	r3, [r7, #30]
 8007350:	429a      	cmp	r2, r3
 8007352:	d304      	bcc.n	800735e <ff_peek_local+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 8007354:	8c3a      	ldrh	r2, [r7, #32]
 8007356:	8bfb      	ldrh	r3, [r7, #30]
 8007358:	1ad3      	subs	r3, r2, r3
 800735a:	b29b      	uxth	r3, r3
 800735c:	e008      	b.n	8007370 <ff_peek_local+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800735e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007360:	005b      	lsls	r3, r3, #1
 8007362:	b29a      	uxth	r2, r3
 8007364:	8c39      	ldrh	r1, [r7, #32]
 8007366:	8bfb      	ldrh	r3, [r7, #30]
 8007368:	1acb      	subs	r3, r1, r3
 800736a:	b29b      	uxth	r3, r3
 800736c:	4413      	add	r3, r2
 800736e:	b29b      	uxth	r3, r3
 8007370:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (ovf_count == 0) {
 8007372:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007374:	2b00      	cmp	r3, #0
 8007376:	d101      	bne.n	800737c <ff_peek_local+0x54>
    return false; // nothing to peek
 8007378:	2300      	movs	r3, #0
 800737a:	e042      	b.n	8007402 <ff_peek_local+0xda>
  }

  // Correct read index if overflow
  if (ovf_count > f->depth) {
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	889b      	ldrh	r3, [r3, #4]
 8007380:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007382:	429a      	cmp	r2, r3
 8007384:	d918      	bls.n	80073b8 <ff_peek_local+0x90>
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	61bb      	str	r3, [r7, #24]
 800738a:	88fb      	ldrh	r3, [r7, #6]
 800738c:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 800738e:	69bb      	ldr	r3, [r7, #24]
 8007390:	889b      	ldrh	r3, [r3, #4]
 8007392:	8afa      	ldrh	r2, [r7, #22]
 8007394:	429a      	cmp	r2, r3
 8007396:	d305      	bcc.n	80073a4 <ff_peek_local+0x7c>
    rd_idx = wr_idx - f->depth;
 8007398:	69bb      	ldr	r3, [r7, #24]
 800739a:	889b      	ldrh	r3, [r3, #4]
 800739c:	8afa      	ldrh	r2, [r7, #22]
 800739e:	1ad3      	subs	r3, r2, r3
 80073a0:	82bb      	strh	r3, [r7, #20]
 80073a2:	e004      	b.n	80073ae <ff_peek_local+0x86>
    rd_idx = wr_idx + f->depth;
 80073a4:	69bb      	ldr	r3, [r7, #24]
 80073a6:	889a      	ldrh	r2, [r3, #4]
 80073a8:	8afb      	ldrh	r3, [r7, #22]
 80073aa:	4413      	add	r3, r2
 80073ac:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 80073ae:	69bb      	ldr	r3, [r7, #24]
 80073b0:	8aba      	ldrh	r2, [r7, #20]
 80073b2:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 80073b4:	8abb      	ldrh	r3, [r7, #20]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 80073b6:	80bb      	strh	r3, [r7, #4]
    ff_unlock(f->mutex_rd);
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	889b      	ldrh	r3, [r3, #4]
 80073bc:	827b      	strh	r3, [r7, #18]
 80073be:	88bb      	ldrh	r3, [r7, #4]
 80073c0:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 80073c2:	e003      	b.n	80073cc <ff_peek_local+0xa4>
    idx -= depth;
 80073c4:	8a3a      	ldrh	r2, [r7, #16]
 80073c6:	8a7b      	ldrh	r3, [r7, #18]
 80073c8:	1ad3      	subs	r3, r2, r3
 80073ca:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 80073cc:	8a7a      	ldrh	r2, [r7, #18]
 80073ce:	8a3b      	ldrh	r3, [r7, #16]
 80073d0:	429a      	cmp	r2, r3
 80073d2:	d9f7      	bls.n	80073c4 <ff_peek_local+0x9c>
  return idx;
 80073d4:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80073d6:	84bb      	strh	r3, [r7, #36]	@ 0x24
  memcpy(buf, f->buffer + (rd_ptr * f->item_size), f->item_size);
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80073de:	68f9      	ldr	r1, [r7, #12]
 80073e0:	88c9      	ldrh	r1, [r1, #6]
 80073e2:	f3c1 010e 	ubfx	r1, r1, #0, #15
 80073e6:	b289      	uxth	r1, r1
 80073e8:	fb01 f202 	mul.w	r2, r1, r2
 80073ec:	1899      	adds	r1, r3, r2
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	88db      	ldrh	r3, [r3, #6]
 80073f2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80073f6:	b29b      	uxth	r3, r3
 80073f8:	461a      	mov	r2, r3
 80073fa:	68b8      	ldr	r0, [r7, #8]
 80073fc:	f005 f9b4 	bl	800c768 <memcpy>

  return true;
 8007400:	2301      	movs	r3, #1
}
 8007402:	4618      	mov	r0, r3
 8007404:	3728      	adds	r7, #40	@ 0x28
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}

0800740a <tu_fifo_read>:

// Read one element out of the buffer, correct read index if overflowed
bool tu_fifo_read(tu_fifo_t *f, void *buffer) {
 800740a:	b580      	push	{r7, lr}
 800740c:	b086      	sub	sp, #24
 800740e:	af00      	add	r7, sp, #0
 8007410:	6078      	str	r0, [r7, #4]
 8007412:	6039      	str	r1, [r7, #0]
  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  const bool ret = ff_peek_local(f, buffer, f->wr_idx, f->rd_idx);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	891b      	ldrh	r3, [r3, #8]
 8007418:	b29a      	uxth	r2, r3
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	895b      	ldrh	r3, [r3, #10]
 800741e:	b29b      	uxth	r3, r3
 8007420:	6839      	ldr	r1, [r7, #0]
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f7ff ff80 	bl	8007328 <ff_peek_local>
 8007428:	4603      	mov	r3, r0
 800742a:	75fb      	strb	r3, [r7, #23]
  if (ret) {
 800742c:	7dfb      	ldrb	r3, [r7, #23]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d021      	beq.n	8007476 <tu_fifo_read+0x6c>
    ff_lock(f->mutex_rd);
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	889a      	ldrh	r2, [r3, #4]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	895b      	ldrh	r3, [r3, #10]
 800743a:	b29b      	uxth	r3, r3
 800743c:	82ba      	strh	r2, [r7, #20]
 800743e:	827b      	strh	r3, [r7, #18]
 8007440:	2301      	movs	r3, #1
 8007442:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8007444:	8a7a      	ldrh	r2, [r7, #18]
 8007446:	8a3b      	ldrh	r3, [r7, #16]
 8007448:	4413      	add	r3, r2
 800744a:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800744c:	8a7a      	ldrh	r2, [r7, #18]
 800744e:	89fb      	ldrh	r3, [r7, #14]
 8007450:	429a      	cmp	r2, r3
 8007452:	d804      	bhi.n	800745e <tu_fifo_read+0x54>
 8007454:	89fa      	ldrh	r2, [r7, #14]
 8007456:	8abb      	ldrh	r3, [r7, #20]
 8007458:	005b      	lsls	r3, r3, #1
 800745a:	429a      	cmp	r2, r3
 800745c:	db08      	blt.n	8007470 <tu_fifo_read+0x66>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800745e:	8abb      	ldrh	r3, [r7, #20]
 8007460:	005b      	lsls	r3, r3, #1
 8007462:	b29b      	uxth	r3, r3
 8007464:	425b      	negs	r3, r3
 8007466:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8007468:	89fa      	ldrh	r2, [r7, #14]
 800746a:	89bb      	ldrh	r3, [r7, #12]
 800746c:	4413      	add	r3, r2
 800746e:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 8007470:	89fa      	ldrh	r2, [r7, #14]
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	815a      	strh	r2, [r3, #10]
    ff_unlock(f->mutex_rd);
  }

  return ret;
 8007476:	7dfb      	ldrb	r3, [r7, #23]
}
 8007478:	4618      	mov	r0, r3
 800747a:	3718      	adds	r7, #24
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <tu_fifo_write>:
bool tu_fifo_peek(tu_fifo_t *f, void *p_buffer) {
  return ff_peek_local(f, p_buffer, f->wr_idx, f->rd_idx);
}

// Write one element into the buffer
bool tu_fifo_write(tu_fifo_t *f, const void *data) {
 8007480:	b580      	push	{r7, lr}
 8007482:	b08a      	sub	sp, #40	@ 0x28
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
 8007488:	6039      	str	r1, [r7, #0]
  bool ret;
  ff_lock(f->mutex_wr);

  const uint16_t wr_idx = f->wr_idx;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	891b      	ldrh	r3, [r3, #8]
 800748e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	61fb      	str	r3, [r7, #28]
}

// check if fifo is full
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8007494:	69fb      	ldr	r3, [r7, #28]
 8007496:	8899      	ldrh	r1, [r3, #4]
 8007498:	69fb      	ldr	r3, [r7, #28]
 800749a:	891b      	ldrh	r3, [r3, #8]
 800749c:	b29a      	uxth	r2, r3
 800749e:	69fb      	ldr	r3, [r7, #28]
 80074a0:	895b      	ldrh	r3, [r3, #10]
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	8379      	strh	r1, [r7, #26]
 80074a6:	833a      	strh	r2, [r7, #24]
 80074a8:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= rd_idx) {
 80074aa:	8b3a      	ldrh	r2, [r7, #24]
 80074ac:	8afb      	ldrh	r3, [r7, #22]
 80074ae:	429a      	cmp	r2, r3
 80074b0:	d304      	bcc.n	80074bc <tu_fifo_write+0x3c>
    return (uint16_t)(wr_idx - rd_idx);
 80074b2:	8b3a      	ldrh	r2, [r7, #24]
 80074b4:	8afb      	ldrh	r3, [r7, #22]
 80074b6:	1ad3      	subs	r3, r2, r3
 80074b8:	b29b      	uxth	r3, r3
 80074ba:	e008      	b.n	80074ce <tu_fifo_write+0x4e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80074bc:	8b7b      	ldrh	r3, [r7, #26]
 80074be:	005b      	lsls	r3, r3, #1
 80074c0:	b29a      	uxth	r2, r3
 80074c2:	8b39      	ldrh	r1, [r7, #24]
 80074c4:	8afb      	ldrh	r3, [r7, #22]
 80074c6:	1acb      	subs	r3, r1, r3
 80074c8:	b29b      	uxth	r3, r3
 80074ca:	4413      	add	r3, r2
 80074cc:	b29b      	uxth	r3, r3
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 80074ce:	69fa      	ldr	r2, [r7, #28]
 80074d0:	8892      	ldrh	r2, [r2, #4]
 80074d2:	4293      	cmp	r3, r2
 80074d4:	bf2c      	ite	cs
 80074d6:	2301      	movcs	r3, #1
 80074d8:	2300      	movcc	r3, #0
 80074da:	b2db      	uxtb	r3, r3

  if (tu_fifo_full(f) && !f->overwritable) {
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d00d      	beq.n	80074fc <tu_fifo_write+0x7c>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	79db      	ldrb	r3, [r3, #7]
 80074e4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80074e8:	b2db      	uxtb	r3, r3
 80074ea:	f083 0301 	eor.w	r3, r3, #1
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d003      	beq.n	80074fc <tu_fifo_write+0x7c>
    ret = false;
 80074f4:	2300      	movs	r3, #0
 80074f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80074fa:	e046      	b.n	800758a <tu_fifo_write+0x10a>
  } else {
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	889b      	ldrh	r3, [r3, #4]
 8007500:	817b      	strh	r3, [r7, #10]
 8007502:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007504:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 8007506:	e003      	b.n	8007510 <tu_fifo_write+0x90>
    idx -= depth;
 8007508:	893a      	ldrh	r2, [r7, #8]
 800750a:	897b      	ldrh	r3, [r7, #10]
 800750c:	1ad3      	subs	r3, r2, r3
 800750e:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 8007510:	897a      	ldrh	r2, [r7, #10]
 8007512:	893b      	ldrh	r3, [r7, #8]
 8007514:	429a      	cmp	r2, r3
 8007516:	d9f7      	bls.n	8007508 <tu_fifo_write+0x88>
  return idx;
 8007518:	893b      	ldrh	r3, [r7, #8]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800751a:	847b      	strh	r3, [r7, #34]	@ 0x22
    memcpy(f->buffer + (wr_ptr * f->item_size), data, f->item_size);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8007522:	6879      	ldr	r1, [r7, #4]
 8007524:	88c9      	ldrh	r1, [r1, #6]
 8007526:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800752a:	b289      	uxth	r1, r1
 800752c:	fb01 f202 	mul.w	r2, r1, r2
 8007530:	1898      	adds	r0, r3, r2
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	88db      	ldrh	r3, [r3, #6]
 8007536:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800753a:	b29b      	uxth	r3, r3
 800753c:	461a      	mov	r2, r3
 800753e:	6839      	ldr	r1, [r7, #0]
 8007540:	f005 f912 	bl	800c768 <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	889b      	ldrh	r3, [r3, #4]
 8007548:	82bb      	strh	r3, [r7, #20]
 800754a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800754c:	827b      	strh	r3, [r7, #18]
 800754e:	2301      	movs	r3, #1
 8007550:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8007552:	8a7a      	ldrh	r2, [r7, #18]
 8007554:	8a3b      	ldrh	r3, [r7, #16]
 8007556:	4413      	add	r3, r2
 8007558:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800755a:	8a7a      	ldrh	r2, [r7, #18]
 800755c:	89fb      	ldrh	r3, [r7, #14]
 800755e:	429a      	cmp	r2, r3
 8007560:	d804      	bhi.n	800756c <tu_fifo_write+0xec>
 8007562:	89fa      	ldrh	r2, [r7, #14]
 8007564:	8abb      	ldrh	r3, [r7, #20]
 8007566:	005b      	lsls	r3, r3, #1
 8007568:	429a      	cmp	r2, r3
 800756a:	db08      	blt.n	800757e <tu_fifo_write+0xfe>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800756c:	8abb      	ldrh	r3, [r7, #20]
 800756e:	005b      	lsls	r3, r3, #1
 8007570:	b29b      	uxth	r3, r3
 8007572:	425b      	negs	r3, r3
 8007574:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8007576:	89fa      	ldrh	r2, [r7, #14]
 8007578:	89bb      	ldrh	r3, [r7, #12]
 800757a:	4413      	add	r3, r2
 800757c:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 800757e:	89fa      	ldrh	r2, [r7, #14]
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	811a      	strh	r2, [r3, #8]
    ret       = true;
 8007584:	2301      	movs	r3, #1
 8007586:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  ff_unlock(f->mutex_wr);

  return ret;
 800758a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800758e:	4618      	mov	r0, r3
 8007590:	3728      	adds	r7, #40	@ 0x28
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}

08007596 <tu_fifo_get_read_info>:
                    Pointer to FIFO
   @param[out]      *info
                    Pointer to struct which holds the desired infos
 */
/******************************************************************************/
void tu_fifo_get_read_info(tu_fifo_t *f, tu_fifo_buffer_info_t *info) {
 8007596:	b480      	push	{r7}
 8007598:	b08b      	sub	sp, #44	@ 0x2c
 800759a:	af00      	add	r7, sp, #0
 800759c:	6078      	str	r0, [r7, #4]
 800759e:	6039      	str	r1, [r7, #0]
  // Operate on temporary values in case they change in between
  uint16_t wr_idx = f->wr_idx;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	891b      	ldrh	r3, [r3, #8]
 80075a4:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t rd_idx = f->rd_idx;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	895b      	ldrh	r3, [r3, #10]
 80075aa:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint16_t cnt = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	889b      	ldrh	r3, [r3, #4]
 80075b0:	83bb      	strh	r3, [r7, #28]
 80075b2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80075b4:	837b      	strh	r3, [r7, #26]
 80075b6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80075b8:	833b      	strh	r3, [r7, #24]
  if (wr_idx >= rd_idx) {
 80075ba:	8b7a      	ldrh	r2, [r7, #26]
 80075bc:	8b3b      	ldrh	r3, [r7, #24]
 80075be:	429a      	cmp	r2, r3
 80075c0:	d304      	bcc.n	80075cc <tu_fifo_get_read_info+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 80075c2:	8b7a      	ldrh	r2, [r7, #26]
 80075c4:	8b3b      	ldrh	r3, [r7, #24]
 80075c6:	1ad3      	subs	r3, r2, r3
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	e008      	b.n	80075de <tu_fifo_get_read_info+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80075cc:	8bbb      	ldrh	r3, [r7, #28]
 80075ce:	005b      	lsls	r3, r3, #1
 80075d0:	b29a      	uxth	r2, r3
 80075d2:	8b79      	ldrh	r1, [r7, #26]
 80075d4:	8b3b      	ldrh	r3, [r7, #24]
 80075d6:	1acb      	subs	r3, r1, r3
 80075d8:	b29b      	uxth	r3, r3
 80075da:	4413      	add	r3, r2
 80075dc:	b29b      	uxth	r3, r3
 80075de:	84bb      	strh	r3, [r7, #36]	@ 0x24

  // Check overflow and correct if required - may happen in case a DMA wrote too fast
  if (cnt > f->depth) {
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	889b      	ldrh	r3, [r3, #4]
 80075e4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80075e6:	429a      	cmp	r2, r3
 80075e8:	d91b      	bls.n	8007622 <tu_fifo_get_read_info+0x8c>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	617b      	str	r3, [r7, #20]
 80075ee:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80075f0:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= f->depth) {
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	889b      	ldrh	r3, [r3, #4]
 80075f6:	8a7a      	ldrh	r2, [r7, #18]
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d305      	bcc.n	8007608 <tu_fifo_get_read_info+0x72>
    rd_idx = wr_idx - f->depth;
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	889b      	ldrh	r3, [r3, #4]
 8007600:	8a7a      	ldrh	r2, [r7, #18]
 8007602:	1ad3      	subs	r3, r2, r3
 8007604:	823b      	strh	r3, [r7, #16]
 8007606:	e004      	b.n	8007612 <tu_fifo_get_read_info+0x7c>
    rd_idx = wr_idx + f->depth;
 8007608:	697b      	ldr	r3, [r7, #20]
 800760a:	889a      	ldrh	r2, [r3, #4]
 800760c:	8a7b      	ldrh	r3, [r7, #18]
 800760e:	4413      	add	r3, r2
 8007610:	823b      	strh	r3, [r7, #16]
  f->rd_idx = rd_idx;
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	8a3a      	ldrh	r2, [r7, #16]
 8007616:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 8007618:	8a3b      	ldrh	r3, [r7, #16]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 800761a:	84fb      	strh	r3, [r7, #38]	@ 0x26
    ff_unlock(f->mutex_rd);

    cnt = f->depth;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	889b      	ldrh	r3, [r3, #4]
 8007620:	84bb      	strh	r3, [r7, #36]	@ 0x24
  }

  // Check if fifo is empty
  if (cnt == 0) {
 8007622:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007624:	2b00      	cmp	r3, #0
 8007626:	d10c      	bne.n	8007642 <tu_fifo_get_read_info+0xac>
    info->linear.len  = 0;
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	2200      	movs	r2, #0
 800762c:	801a      	strh	r2, [r3, #0]
    info->wrapped.len = 0;
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	2200      	movs	r2, #0
 8007632:	811a      	strh	r2, [r3, #8]
    info->linear.ptr  = NULL;
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	2200      	movs	r2, #0
 8007638:	605a      	str	r2, [r3, #4]
    info->wrapped.ptr = NULL;
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	2200      	movs	r2, #0
 800763e:	60da      	str	r2, [r3, #12]
    return;
 8007640:	e045      	b.n	80076ce <tu_fifo_get_read_info+0x138>
  }

  // Get relative pointers
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	889b      	ldrh	r3, [r3, #4]
 8007646:	817b      	strh	r3, [r7, #10]
 8007648:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800764a:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800764c:	e003      	b.n	8007656 <tu_fifo_get_read_info+0xc0>
    idx -= depth;
 800764e:	893a      	ldrh	r2, [r7, #8]
 8007650:	897b      	ldrh	r3, [r7, #10]
 8007652:	1ad3      	subs	r3, r2, r3
 8007654:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 8007656:	897a      	ldrh	r2, [r7, #10]
 8007658:	893b      	ldrh	r3, [r7, #8]
 800765a:	429a      	cmp	r2, r3
 800765c:	d9f7      	bls.n	800764e <tu_fifo_get_read_info+0xb8>
  return idx;
 800765e:	893b      	ldrh	r3, [r7, #8]
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8007660:	843b      	strh	r3, [r7, #32]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	889b      	ldrh	r3, [r3, #4]
 8007666:	81fb      	strh	r3, [r7, #14]
 8007668:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800766a:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800766c:	e003      	b.n	8007676 <tu_fifo_get_read_info+0xe0>
    idx -= depth;
 800766e:	89ba      	ldrh	r2, [r7, #12]
 8007670:	89fb      	ldrh	r3, [r7, #14]
 8007672:	1ad3      	subs	r3, r2, r3
 8007674:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 8007676:	89fa      	ldrh	r2, [r7, #14]
 8007678:	89bb      	ldrh	r3, [r7, #12]
 800767a:	429a      	cmp	r2, r3
 800767c:	d9f7      	bls.n	800766e <tu_fifo_get_read_info+0xd8>
  return idx;
 800767e:	89bb      	ldrh	r3, [r7, #12]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8007680:	83fb      	strh	r3, [r7, #30]

  // Copy pointer to buffer to start reading from
  info->linear.ptr = &f->buffer[rd_ptr];
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681a      	ldr	r2, [r3, #0]
 8007686:	8bfb      	ldrh	r3, [r7, #30]
 8007688:	441a      	add	r2, r3
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	605a      	str	r2, [r3, #4]

  // Check if there is a wrap around necessary
  if (wr_ptr > rd_ptr) {
 800768e:	8c3a      	ldrh	r2, [r7, #32]
 8007690:	8bfb      	ldrh	r3, [r7, #30]
 8007692:	429a      	cmp	r2, r3
 8007694:	d909      	bls.n	80076aa <tu_fifo_get_read_info+0x114>
    // Non wrapping case
    info->linear.len = cnt;
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800769a:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = 0;
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	2200      	movs	r2, #0
 80076a0:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = NULL;
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	2200      	movs	r2, #0
 80076a6:	60da      	str	r2, [r3, #12]
 80076a8:	e011      	b.n	80076ce <tu_fifo_get_read_info+0x138>
  } else {
    info->linear.len = f->depth - rd_ptr; // Also the case if FIFO was full
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	889a      	ldrh	r2, [r3, #4]
 80076ae:	8bfb      	ldrh	r3, [r7, #30]
 80076b0:	1ad3      	subs	r3, r2, r3
 80076b2:	b29a      	uxth	r2, r3
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = cnt - info->linear.len;
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	881b      	ldrh	r3, [r3, #0]
 80076bc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80076be:	1ad3      	subs	r3, r2, r3
 80076c0:	b29a      	uxth	r2, r3
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = f->buffer;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681a      	ldr	r2, [r3, #0]
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	60da      	str	r2, [r3, #12]
  }
}
 80076ce:	372c      	adds	r7, #44	@ 0x2c
 80076d0:	46bd      	mov	sp, r7
 80076d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d6:	4770      	bx	lr

080076d8 <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 80076d8:	b480      	push	{r7}
 80076da:	b083      	sub	sp, #12
 80076dc:	af00      	add	r7, sp, #0
 80076de:	4603      	mov	r3, r0
 80076e0:	6039      	str	r1, [r7, #0]
 80076e2:	71fb      	strb	r3, [r7, #7]
 80076e4:	4613      	mov	r3, r2
 80076e6:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 80076e8:	bf00      	nop
 80076ea:	370c      	adds	r7, #12
 80076ec:	46bd      	mov	sp, r7
 80076ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f2:	4770      	bx	lr

080076f4 <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 80076f4:	b480      	push	{r7}
 80076f6:	b083      	sub	sp, #12
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 80076fc:	bf00      	nop
 80076fe:	370c      	adds	r7, #12
 8007700:	46bd      	mov	sp, r7
 8007702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007706:	4770      	bx	lr

08007708 <tud_descriptor_bos_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
 8007708:	b480      	push	{r7}
 800770a:	af00      	add	r7, sp, #0
  return NULL;
 800770c:	2300      	movs	r3, #0
}
 800770e:	4618      	mov	r0, r3
 8007710:	46bd      	mov	sp, r7
 8007712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007716:	4770      	bx	lr

08007718 <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 8007718:	b480      	push	{r7}
 800771a:	af00      	add	r7, sp, #0
  return NULL;
 800771c:	2300      	movs	r3, #0
}
 800771e:	4618      	mov	r0, r3
 8007720:	46bd      	mov	sp, r7
 8007722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007726:	4770      	bx	lr

08007728 <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 8007728:	b480      	push	{r7}
 800772a:	b083      	sub	sp, #12
 800772c:	af00      	add	r7, sp, #0
 800772e:	4603      	mov	r3, r0
 8007730:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 8007732:	2300      	movs	r3, #0
}
 8007734:	4618      	mov	r0, r3
 8007736:	370c      	adds	r7, #12
 8007738:	46bd      	mov	sp, r7
 800773a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773e:	4770      	bx	lr

08007740 <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 8007740:	b480      	push	{r7}
 8007742:	af00      	add	r7, sp, #0
}
 8007744:	bf00      	nop
 8007746:	46bd      	mov	sp, r7
 8007748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774c:	4770      	bx	lr

0800774e <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 800774e:	b480      	push	{r7}
 8007750:	af00      	add	r7, sp, #0
}
 8007752:	bf00      	nop
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr

0800775c <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
 8007762:	4603      	mov	r3, r0
 8007764:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 8007766:	bf00      	nop
 8007768:	370c      	adds	r7, #12
 800776a:	46bd      	mov	sp, r7
 800776c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007770:	4770      	bx	lr

08007772 <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 8007772:	b480      	push	{r7}
 8007774:	af00      	add	r7, sp, #0
}
 8007776:	bf00      	nop
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr

08007780 <tud_vendor_control_xfer_cb>:

TU_ATTR_WEAK bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const* request) {
 8007780:	b480      	push	{r7}
 8007782:	b083      	sub	sp, #12
 8007784:	af00      	add	r7, sp, #0
 8007786:	4603      	mov	r3, r0
 8007788:	603a      	str	r2, [r7, #0]
 800778a:	71fb      	strb	r3, [r7, #7]
 800778c:	460b      	mov	r3, r1
 800778e:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) stage; (void) request;
  return false;
 8007790:	2300      	movs	r3, #0
}
 8007792:	4618      	mov	r0, r3
 8007794:	370c      	adds	r7, #12
 8007796:	46bd      	mov	sp, r7
 8007798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779c:	4770      	bx	lr

0800779e <dcd_dcache_clean>:

TU_ATTR_WEAK void dcd_disconnect(uint8_t rhport) {
  (void) rhport;
}

TU_ATTR_WEAK bool dcd_dcache_clean(const void* addr, uint32_t data_size) {
 800779e:	b480      	push	{r7}
 80077a0:	b083      	sub	sp, #12
 80077a2:	af00      	add	r7, sp, #0
 80077a4:	6078      	str	r0, [r7, #4]
 80077a6:	6039      	str	r1, [r7, #0]
  (void) addr; (void) data_size;
  return true;
 80077a8:	2301      	movs	r3, #1
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	370c      	adds	r7, #12
 80077ae:	46bd      	mov	sp, r7
 80077b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b4:	4770      	bx	lr

080077b6 <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 80077b6:	b480      	push	{r7}
 80077b8:	b083      	sub	sp, #12
 80077ba:	af00      	add	r7, sp, #0
 80077bc:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2200      	movs	r2, #0
 80077c2:	701a      	strb	r2, [r3, #0]
  return NULL;
 80077c4:	2300      	movs	r3, #0
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	370c      	adds	r7, #12
 80077ca:	46bd      	mov	sp, r7
 80077cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d0:	4770      	bx	lr
	...

080077d4 <tud_mounted>:

bool tud_connected(void) {
  return _usbd_dev.connected;
}

bool tud_mounted(void) {
 80077d4:	b480      	push	{r7}
 80077d6:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 80077d8:	4b06      	ldr	r3, [pc, #24]	@ (80077f4 <tud_mounted+0x20>)
 80077da:	785b      	ldrb	r3, [r3, #1]
 80077dc:	b2db      	uxtb	r3, r3
 80077de:	2b00      	cmp	r3, #0
 80077e0:	bf14      	ite	ne
 80077e2:	2301      	movne	r3, #1
 80077e4:	2300      	moveq	r3, #0
 80077e6:	b2db      	uxtb	r3, r3
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	46bd      	mov	sp, r7
 80077ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f0:	4770      	bx	lr
 80077f2:	bf00      	nop
 80077f4:	20010d24 	.word	0x20010d24

080077f8 <tud_suspended>:

bool tud_suspended(void) {
 80077f8:	b480      	push	{r7}
 80077fa:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 80077fc:	4b07      	ldr	r3, [pc, #28]	@ (800781c <tud_suspended+0x24>)
 80077fe:	781b      	ldrb	r3, [r3, #0]
 8007800:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007804:	b2db      	uxtb	r3, r3
 8007806:	2b00      	cmp	r3, #0
 8007808:	bf14      	ite	ne
 800780a:	2301      	movne	r3, #1
 800780c:	2300      	moveq	r3, #0
 800780e:	b2db      	uxtb	r3, r3
}
 8007810:	4618      	mov	r0, r3
 8007812:	46bd      	mov	sp, r7
 8007814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007818:	4770      	bx	lr
 800781a:	bf00      	nop
 800781c:	20010d24 	.word	0x20010d24

08007820 <tud_disconnect>:
  TU_VERIFY (_usbd_dev.suspended && _usbd_dev.remote_wakeup_support && _usbd_dev.remote_wakeup_en);
  dcd_remote_wakeup(_usbd_rhport);
  return true;
}

bool tud_disconnect(void) {
 8007820:	b580      	push	{r7, lr}
 8007822:	af00      	add	r7, sp, #0
  dcd_disconnect(_usbd_rhport);
 8007824:	4b03      	ldr	r3, [pc, #12]	@ (8007834 <tud_disconnect+0x14>)
 8007826:	781b      	ldrb	r3, [r3, #0]
 8007828:	4618      	mov	r0, r3
 800782a:	f002 fe47 	bl	800a4bc <dcd_disconnect>
  return true;
 800782e:	2301      	movs	r3, #1
}
 8007830:	4618      	mov	r0, r3
 8007832:	bd80      	pop	{r7, pc}
 8007834:	20000015 	.word	0x20000015

08007838 <tud_connect>:

bool tud_connect(void) {
 8007838:	b580      	push	{r7, lr}
 800783a:	af00      	add	r7, sp, #0
  dcd_connect(_usbd_rhport);
 800783c:	4b03      	ldr	r3, [pc, #12]	@ (800784c <tud_connect+0x14>)
 800783e:	781b      	ldrb	r3, [r3, #0]
 8007840:	4618      	mov	r0, r3
 8007842:	f002 fe19 	bl	800a478 <dcd_connect>
  return true;
 8007846:	2301      	movs	r3, #1
}
 8007848:	4618      	mov	r0, r3
 800784a:	bd80      	pop	{r7, pc}
 800784c:	20000015 	.word	0x20000015

08007850 <tud_inited>:
}

//--------------------------------------------------------------------+
// USBD Task
//--------------------------------------------------------------------+
bool tud_inited(void) {
 8007850:	b480      	push	{r7}
 8007852:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 8007854:	4b05      	ldr	r3, [pc, #20]	@ (800786c <tud_inited+0x1c>)
 8007856:	781b      	ldrb	r3, [r3, #0]
 8007858:	2bff      	cmp	r3, #255	@ 0xff
 800785a:	bf14      	ite	ne
 800785c:	2301      	movne	r3, #1
 800785e:	2300      	moveq	r3, #0
 8007860:	b2db      	uxtb	r3, r3
}
 8007862:	4618      	mov	r0, r3
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr
 800786c:	20000015 	.word	0x20000015

08007870 <tud_rhport_init>:

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 8007870:	b580      	push	{r7, lr}
 8007872:	b08e      	sub	sp, #56	@ 0x38
 8007874:	af00      	add	r7, sp, #0
 8007876:	4603      	mov	r3, r0
 8007878:	6039      	str	r1, [r7, #0]
 800787a:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 800787c:	f7ff ffe8 	bl	8007850 <tud_inited>
 8007880:	4603      	mov	r3, r0
 8007882:	2b00      	cmp	r3, #0
 8007884:	d001      	beq.n	800788a <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 8007886:	2301      	movs	r3, #1
 8007888:	e0b0      	b.n	80079ec <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d10a      	bne.n	80078a6 <tud_rhport_init+0x36>
 8007890:	4b58      	ldr	r3, [pc, #352]	@ (80079f4 <tud_rhport_init+0x184>)
 8007892:	61fb      	str	r3, [r7, #28]
 8007894:	69fb      	ldr	r3, [r7, #28]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f003 0301 	and.w	r3, r3, #1
 800789c:	2b00      	cmp	r3, #0
 800789e:	d000      	beq.n	80078a2 <tud_rhport_init+0x32>
 80078a0:	be00      	bkpt	0x0000
 80078a2:	2300      	movs	r3, #0
 80078a4:	e0a2      	b.n	80079ec <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 80078a6:	222c      	movs	r2, #44	@ 0x2c
 80078a8:	2100      	movs	r1, #0
 80078aa:	4853      	ldr	r0, [pc, #332]	@ (80079f8 <tud_rhport_init+0x188>)
 80078ac:	f004 ff2f 	bl	800c70e <memset>
  _usbd_queued_setup = 0;
 80078b0:	4b52      	ldr	r3, [pc, #328]	@ (80079fc <tud_rhport_init+0x18c>)
 80078b2:	2200      	movs	r2, #0
 80078b4:	701a      	strb	r2, [r3, #0]
 80078b6:	4b52      	ldr	r3, [pc, #328]	@ (8007a00 <tud_rhport_init+0x190>)
 80078b8:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 80078ba:	bf00      	nop
 80078bc:	4b51      	ldr	r3, [pc, #324]	@ (8007a04 <tud_rhport_init+0x194>)
 80078be:	61bb      	str	r3, [r7, #24]
    .interrupt_set = _int_set,                            \
    .ff = TU_FIFO_INIT(_name##_buf, _depth, _type, false) \
  }

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  (void) tu_fifo_clear(&qdef->ff);
 80078c0:	69bb      	ldr	r3, [r7, #24]
 80078c2:	3304      	adds	r3, #4
 80078c4:	4618      	mov	r0, r3
 80078c6:	f7ff f8d2 	bl	8006a6e <tu_fifo_clear>
  return (osal_queue_t) qdef;
 80078ca:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 80078cc:	4a4e      	ldr	r2, [pc, #312]	@ (8007a08 <tud_rhport_init+0x198>)
 80078ce:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 80078d0:	4b4d      	ldr	r3, [pc, #308]	@ (8007a08 <tud_rhport_init+0x198>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d10a      	bne.n	80078ee <tud_rhport_init+0x7e>
 80078d8:	4b46      	ldr	r3, [pc, #280]	@ (80079f4 <tud_rhport_init+0x184>)
 80078da:	623b      	str	r3, [r7, #32]
 80078dc:	6a3b      	ldr	r3, [r7, #32]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f003 0301 	and.w	r3, r3, #1
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d000      	beq.n	80078ea <tud_rhport_init+0x7a>
 80078e8:	be00      	bkpt	0x0000
 80078ea:	2300      	movs	r3, #0
 80078ec:	e07e      	b.n	80079ec <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 80078ee:	4847      	ldr	r0, [pc, #284]	@ (8007a0c <tud_rhport_init+0x19c>)
 80078f0:	f7ff ff61 	bl	80077b6 <usbd_app_driver_get_cb>
 80078f4:	4603      	mov	r3, r0
 80078f6:	4a46      	ldr	r2, [pc, #280]	@ (8007a10 <tud_rhport_init+0x1a0>)
 80078f8:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 80078fa:	4b44      	ldr	r3, [pc, #272]	@ (8007a0c <tud_rhport_init+0x19c>)
 80078fc:	781b      	ldrb	r3, [r3, #0]
 80078fe:	2bfb      	cmp	r3, #251	@ 0xfb
 8007900:	d90a      	bls.n	8007918 <tud_rhport_init+0xa8>
 8007902:	4b3c      	ldr	r3, [pc, #240]	@ (80079f4 <tud_rhport_init+0x184>)
 8007904:	627b      	str	r3, [r7, #36]	@ 0x24
 8007906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f003 0301 	and.w	r3, r3, #1
 800790e:	2b00      	cmp	r3, #0
 8007910:	d000      	beq.n	8007914 <tud_rhport_init+0xa4>
 8007912:	be00      	bkpt	0x0000
 8007914:	2300      	movs	r3, #0
 8007916:	e069      	b.n	80079ec <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8007918:	2300      	movs	r3, #0
 800791a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800791e:	e03f      	b.n	80079a0 <tud_rhport_init+0x130>
 8007920:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007924:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 8007926:	2300      	movs	r3, #0
 8007928:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 800792a:	4b38      	ldr	r3, [pc, #224]	@ (8007a0c <tud_rhport_init+0x19c>)
 800792c:	781b      	ldrb	r3, [r3, #0]
 800792e:	7cfa      	ldrb	r2, [r7, #19]
 8007930:	429a      	cmp	r2, r3
 8007932:	d209      	bcs.n	8007948 <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 8007934:	4b36      	ldr	r3, [pc, #216]	@ (8007a10 <tud_rhport_init+0x1a0>)
 8007936:	6819      	ldr	r1, [r3, #0]
 8007938:	7cfa      	ldrb	r2, [r7, #19]
 800793a:	4613      	mov	r3, r2
 800793c:	00db      	lsls	r3, r3, #3
 800793e:	4413      	add	r3, r2
 8007940:	009b      	lsls	r3, r3, #2
 8007942:	440b      	add	r3, r1
 8007944:	60fb      	str	r3, [r7, #12]
 8007946:	e00f      	b.n	8007968 <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 8007948:	4b30      	ldr	r3, [pc, #192]	@ (8007a0c <tud_rhport_init+0x19c>)
 800794a:	781b      	ldrb	r3, [r3, #0]
 800794c:	7cfa      	ldrb	r2, [r7, #19]
 800794e:	1ad3      	subs	r3, r2, r3
 8007950:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8007952:	7cfb      	ldrb	r3, [r7, #19]
 8007954:	2b03      	cmp	r3, #3
 8007956:	d807      	bhi.n	8007968 <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 8007958:	7cfa      	ldrb	r2, [r7, #19]
 800795a:	4613      	mov	r3, r2
 800795c:	00db      	lsls	r3, r3, #3
 800795e:	4413      	add	r3, r2
 8007960:	009b      	lsls	r3, r3, #2
 8007962:	4a2c      	ldr	r2, [pc, #176]	@ (8007a14 <tud_rhport_init+0x1a4>)
 8007964:	4413      	add	r3, r2
 8007966:	60fb      	str	r3, [r7, #12]
  return driver;
 8007968:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 800796a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 800796c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800796e:	2b00      	cmp	r3, #0
 8007970:	d003      	beq.n	800797a <tud_rhport_init+0x10a>
 8007972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d10a      	bne.n	8007990 <tud_rhport_init+0x120>
 800797a:	4b1e      	ldr	r3, [pc, #120]	@ (80079f4 <tud_rhport_init+0x184>)
 800797c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800797e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f003 0301 	and.w	r3, r3, #1
 8007986:	2b00      	cmp	r3, #0
 8007988:	d000      	beq.n	800798c <tud_rhport_init+0x11c>
 800798a:	be00      	bkpt	0x0000
 800798c:	2300      	movs	r3, #0
 800798e:	e02d      	b.n	80079ec <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 8007990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8007996:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800799a:	3301      	adds	r3, #1
 800799c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80079a0:	4b1a      	ldr	r3, [pc, #104]	@ (8007a0c <tud_rhport_init+0x19c>)
 80079a2:	781b      	ldrb	r3, [r3, #0]
 80079a4:	3304      	adds	r3, #4
 80079a6:	b2db      	uxtb	r3, r3
 80079a8:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80079ac:	429a      	cmp	r2, r3
 80079ae:	d3b7      	bcc.n	8007920 <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 80079b0:	4a19      	ldr	r2, [pc, #100]	@ (8007a18 <tud_rhport_init+0x1a8>)
 80079b2:	79fb      	ldrb	r3, [r7, #7]
 80079b4:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 80079b6:	79fb      	ldrb	r3, [r7, #7]
 80079b8:	6839      	ldr	r1, [r7, #0]
 80079ba:	4618      	mov	r0, r3
 80079bc:	f002 fc34 	bl	800a228 <dcd_init>
 80079c0:	4603      	mov	r3, r0
 80079c2:	f083 0301 	eor.w	r3, r3, #1
 80079c6:	b2db      	uxtb	r3, r3
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d00a      	beq.n	80079e2 <tud_rhport_init+0x172>
 80079cc:	4b09      	ldr	r3, [pc, #36]	@ (80079f4 <tud_rhport_init+0x184>)
 80079ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80079d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f003 0301 	and.w	r3, r3, #1
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d000      	beq.n	80079de <tud_rhport_init+0x16e>
 80079dc:	be00      	bkpt	0x0000
 80079de:	2300      	movs	r3, #0
 80079e0:	e004      	b.n	80079ec <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 80079e2:	79fb      	ldrb	r3, [r7, #7]
 80079e4:	4618      	mov	r0, r3
 80079e6:	f002 fcbd 	bl	800a364 <dcd_int_enable>

  return true;
 80079ea:	2301      	movs	r3, #1
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	3738      	adds	r7, #56	@ 0x38
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}
 80079f4:	e000edf0 	.word	0xe000edf0
 80079f8:	20010d24 	.word	0x20010d24
 80079fc:	20010d50 	.word	0x20010d50
 8007a00:	20000018 	.word	0x20000018
 8007a04:	20000020 	.word	0x20000020
 8007a08:	20010e1c 	.word	0x20010e1c
 8007a0c:	20010d58 	.word	0x20010d58
 8007a10:	20010d54 	.word	0x20010d54
 8007a14:	0800c9b8 	.word	0x0800c9b8
 8007a18:	20000015 	.word	0x20000015

08007a1c <configuration_reset>:

  _usbd_rhport = RHPORT_INVALID;
  return true;
}

static void configuration_reset(uint8_t rhport) {
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b088      	sub	sp, #32
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	4603      	mov	r3, r0
 8007a24:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8007a26:	2300      	movs	r3, #0
 8007a28:	77fb      	strb	r3, [r7, #31]
 8007a2a:	e039      	b.n	8007aa0 <configuration_reset+0x84>
 8007a2c:	7ffb      	ldrb	r3, [r7, #31]
 8007a2e:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 8007a30:	2300      	movs	r3, #0
 8007a32:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 8007a34:	4b28      	ldr	r3, [pc, #160]	@ (8007ad8 <configuration_reset+0xbc>)
 8007a36:	781b      	ldrb	r3, [r3, #0]
 8007a38:	7cfa      	ldrb	r2, [r7, #19]
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d209      	bcs.n	8007a52 <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 8007a3e:	4b27      	ldr	r3, [pc, #156]	@ (8007adc <configuration_reset+0xc0>)
 8007a40:	6819      	ldr	r1, [r3, #0]
 8007a42:	7cfa      	ldrb	r2, [r7, #19]
 8007a44:	4613      	mov	r3, r2
 8007a46:	00db      	lsls	r3, r3, #3
 8007a48:	4413      	add	r3, r2
 8007a4a:	009b      	lsls	r3, r3, #2
 8007a4c:	440b      	add	r3, r1
 8007a4e:	60fb      	str	r3, [r7, #12]
 8007a50:	e00f      	b.n	8007a72 <configuration_reset+0x56>
    drvid -= _app_driver_count;
 8007a52:	4b21      	ldr	r3, [pc, #132]	@ (8007ad8 <configuration_reset+0xbc>)
 8007a54:	781b      	ldrb	r3, [r3, #0]
 8007a56:	7cfa      	ldrb	r2, [r7, #19]
 8007a58:	1ad3      	subs	r3, r2, r3
 8007a5a:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8007a5c:	7cfb      	ldrb	r3, [r7, #19]
 8007a5e:	2b03      	cmp	r3, #3
 8007a60:	d807      	bhi.n	8007a72 <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 8007a62:	7cfa      	ldrb	r2, [r7, #19]
 8007a64:	4613      	mov	r3, r2
 8007a66:	00db      	lsls	r3, r3, #3
 8007a68:	4413      	add	r3, r2
 8007a6a:	009b      	lsls	r3, r3, #2
 8007a6c:	4a1c      	ldr	r2, [pc, #112]	@ (8007ae0 <configuration_reset+0xc4>)
 8007a6e:	4413      	add	r3, r2
 8007a70:	60fb      	str	r3, [r7, #12]
  return driver;
 8007a72:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 8007a74:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 8007a76:	69bb      	ldr	r3, [r7, #24]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d109      	bne.n	8007a90 <configuration_reset+0x74>
 8007a7c:	4b19      	ldr	r3, [pc, #100]	@ (8007ae4 <configuration_reset+0xc8>)
 8007a7e:	617b      	str	r3, [r7, #20]
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f003 0301 	and.w	r3, r3, #1
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d020      	beq.n	8007ace <configuration_reset+0xb2>
 8007a8c:	be00      	bkpt	0x0000
 8007a8e:	e01e      	b.n	8007ace <configuration_reset+0xb2>
    driver->reset(rhport);
 8007a90:	69bb      	ldr	r3, [r7, #24]
 8007a92:	68db      	ldr	r3, [r3, #12]
 8007a94:	79fa      	ldrb	r2, [r7, #7]
 8007a96:	4610      	mov	r0, r2
 8007a98:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8007a9a:	7ffb      	ldrb	r3, [r7, #31]
 8007a9c:	3301      	adds	r3, #1
 8007a9e:	77fb      	strb	r3, [r7, #31]
 8007aa0:	4b0d      	ldr	r3, [pc, #52]	@ (8007ad8 <configuration_reset+0xbc>)
 8007aa2:	781b      	ldrb	r3, [r3, #0]
 8007aa4:	3304      	adds	r3, #4
 8007aa6:	b2db      	uxtb	r3, r3
 8007aa8:	7ffa      	ldrb	r2, [r7, #31]
 8007aaa:	429a      	cmp	r2, r3
 8007aac:	d3be      	bcc.n	8007a2c <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 8007aae:	222c      	movs	r2, #44	@ 0x2c
 8007ab0:	2100      	movs	r1, #0
 8007ab2:	480d      	ldr	r0, [pc, #52]	@ (8007ae8 <configuration_reset+0xcc>)
 8007ab4:	f004 fe2b 	bl	800c70e <memset>
  (void) memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 8007ab8:	2210      	movs	r2, #16
 8007aba:	21ff      	movs	r1, #255	@ 0xff
 8007abc:	480b      	ldr	r0, [pc, #44]	@ (8007aec <configuration_reset+0xd0>)
 8007abe:	f004 fe26 	bl	800c70e <memset>
  (void) memset(_usbd_dev.ep2drv, DRVID_INVALID, sizeof(_usbd_dev.ep2drv)); // invalid mapping
 8007ac2:	220c      	movs	r2, #12
 8007ac4:	21ff      	movs	r1, #255	@ 0xff
 8007ac6:	480a      	ldr	r0, [pc, #40]	@ (8007af0 <configuration_reset+0xd4>)
 8007ac8:	f004 fe21 	bl	800c70e <memset>
 8007acc:	e000      	b.n	8007ad0 <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 8007ace:	bf00      	nop
}
 8007ad0:	3720      	adds	r7, #32
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}
 8007ad6:	bf00      	nop
 8007ad8:	20010d58 	.word	0x20010d58
 8007adc:	20010d54 	.word	0x20010d54
 8007ae0:	0800c9b8 	.word	0x0800c9b8
 8007ae4:	e000edf0 	.word	0xe000edf0
 8007ae8:	20010d24 	.word	0x20010d24
 8007aec:	20010d28 	.word	0x20010d28
 8007af0:	20010d38 	.word	0x20010d38

08007af4 <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b082      	sub	sp, #8
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	4603      	mov	r3, r0
 8007afc:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 8007afe:	79fb      	ldrb	r3, [r7, #7]
 8007b00:	4618      	mov	r0, r3
 8007b02:	f7ff ff8b 	bl	8007a1c <configuration_reset>
  usbd_control_reset();
 8007b06:	f001 fdd7 	bl	80096b8 <usbd_control_reset>
}
 8007b0a:	bf00      	nop
 8007b0c:	3708      	adds	r7, #8
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}
	...

08007b14 <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 8007b14:	b590      	push	{r4, r7, lr}
 8007b16:	b093      	sub	sp, #76	@ 0x4c
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
 8007b1c:	460b      	mov	r3, r1
 8007b1e:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 8007b20:	f7ff fe96 	bl	8007850 <tud_inited>
 8007b24:	4603      	mov	r3, r0
 8007b26:	f083 0301 	eor.w	r3, r3, #1
 8007b2a:	b2db      	uxtb	r3, r3
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	f040 8191 	bne.w	8007e54 <tud_task_ext+0x340>
  }

  // Loop until there is no more events in the queue
  while (1) {
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 8007b32:	4bb5      	ldr	r3, [pc, #724]	@ (8007e08 <tud_task_ext+0x2f4>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b38:	f107 030c 	add.w	r3, r7, #12
 8007b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	62bb      	str	r3, [r7, #40]	@ 0x28
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 8007b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	2000      	movs	r0, #0
 8007b48:	4798      	blx	r3
  const bool success = tu_fifo_read(&qhdl->ff, data);
 8007b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4c:	3304      	adds	r3, #4
 8007b4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b50:	4618      	mov	r0, r3
 8007b52:	f7ff fc5a 	bl	800740a <tu_fifo_read>
 8007b56:	4603      	mov	r3, r0
 8007b58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  qhdl->interrupt_set(true);
 8007b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	2001      	movs	r0, #1
 8007b62:	4798      	blx	r3

  return success;
 8007b64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007b68:	f083 0301 	eor.w	r3, r3, #1
 8007b6c:	b2db      	uxtb	r3, r3
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	f040 8172 	bne.w	8007e58 <tud_task_ext+0x344>
#if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
    if (event.event_id == DCD_EVENT_SETUP_RECEIVED) TU_LOG_USBD("\r\n"); // extra line for setup
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 8007b74:	7b7b      	ldrb	r3, [r7, #13]
 8007b76:	3b01      	subs	r3, #1
 8007b78:	2b07      	cmp	r3, #7
 8007b7a:	f200 8153 	bhi.w	8007e24 <tud_task_ext+0x310>
 8007b7e:	a201      	add	r2, pc, #4	@ (adr r2, 8007b84 <tud_task_ext+0x70>)
 8007b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b84:	08007ba5 	.word	0x08007ba5
 8007b88:	08007bb5 	.word	0x08007bb5
 8007b8c:	08007dd7 	.word	0x08007dd7
 8007b90:	08007d89 	.word	0x08007d89
 8007b94:	08007db3 	.word	0x08007db3
 8007b98:	08007bc3 	.word	0x08007bc3
 8007b9c:	08007c73 	.word	0x08007c73
 8007ba0:	08007dc7 	.word	0x08007dc7
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 8007ba4:	7b3b      	ldrb	r3, [r7, #12]
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f7ff ffa4 	bl	8007af4 <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 8007bac:	7c3a      	ldrb	r2, [r7, #16]
 8007bae:	4b97      	ldr	r3, [pc, #604]	@ (8007e0c <tud_task_ext+0x2f8>)
 8007bb0:	709a      	strb	r2, [r3, #2]
        break;
 8007bb2:	e14e      	b.n	8007e52 <tud_task_ext+0x33e>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 8007bb4:	7b3b      	ldrb	r3, [r7, #12]
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	f7ff ff9c 	bl	8007af4 <usbd_reset>
        tud_umount_cb();
 8007bbc:	f7ff fdc7 	bl	800774e <tud_umount_cb>
        break;
 8007bc0:	e147      	b.n	8007e52 <tud_task_ext+0x33e>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 8007bc2:	4b93      	ldr	r3, [pc, #588]	@ (8007e10 <tud_task_ext+0x2fc>)
 8007bc4:	781b      	ldrb	r3, [r3, #0]
 8007bc6:	b2db      	uxtb	r3, r3
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d10a      	bne.n	8007be2 <tud_task_ext+0xce>
 8007bcc:	4b91      	ldr	r3, [pc, #580]	@ (8007e14 <tud_task_ext+0x300>)
 8007bce:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007bd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f003 0301 	and.w	r3, r3, #1
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	f000 813f 	beq.w	8007e5c <tud_task_ext+0x348>
 8007bde:	be00      	bkpt	0x0000
 8007be0:	e13c      	b.n	8007e5c <tud_task_ext+0x348>
        _usbd_queued_setup--;
 8007be2:	4b8b      	ldr	r3, [pc, #556]	@ (8007e10 <tud_task_ext+0x2fc>)
 8007be4:	781b      	ldrb	r3, [r3, #0]
 8007be6:	b2db      	uxtb	r3, r3
 8007be8:	3b01      	subs	r3, #1
 8007bea:	b2da      	uxtb	r2, r3
 8007bec:	4b88      	ldr	r3, [pc, #544]	@ (8007e10 <tud_task_ext+0x2fc>)
 8007bee:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 8007bf0:	4b87      	ldr	r3, [pc, #540]	@ (8007e10 <tud_task_ext+0x2fc>)
 8007bf2:	781b      	ldrb	r3, [r3, #0]
 8007bf4:	b2db      	uxtb	r3, r3
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	f040 811e 	bne.w	8007e38 <tud_task_ext+0x324>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 8007bfc:	4a83      	ldr	r2, [pc, #524]	@ (8007e0c <tud_task_ext+0x2f8>)
 8007bfe:	7813      	ldrb	r3, [r2, #0]
 8007c00:	f043 0301 	orr.w	r3, r3, #1
 8007c04:	7013      	strb	r3, [r2, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 8007c06:	4a81      	ldr	r2, [pc, #516]	@ (8007e0c <tud_task_ext+0x2f8>)
 8007c08:	f892 3020 	ldrb.w	r3, [r2, #32]
 8007c0c:	f023 0301 	bic.w	r3, r3, #1
 8007c10:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 8007c14:	4a7d      	ldr	r2, [pc, #500]	@ (8007e0c <tud_task_ext+0x2f8>)
 8007c16:	f892 3020 	ldrb.w	r3, [r2, #32]
 8007c1a:	f023 0304 	bic.w	r3, r3, #4
 8007c1e:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 8007c22:	4a7a      	ldr	r2, [pc, #488]	@ (8007e0c <tud_task_ext+0x2f8>)
 8007c24:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 8007c28:	f023 0301 	bic.w	r3, r3, #1
 8007c2c:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 8007c30:	4a76      	ldr	r2, [pc, #472]	@ (8007e0c <tud_task_ext+0x2f8>)
 8007c32:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 8007c36:	f023 0304 	bic.w	r3, r3, #4
 8007c3a:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 8007c3e:	7b3a      	ldrb	r2, [r7, #12]
 8007c40:	f107 030c 	add.w	r3, r7, #12
 8007c44:	3304      	adds	r3, #4
 8007c46:	4619      	mov	r1, r3
 8007c48:	4610      	mov	r0, r2
 8007c4a:	f000 f927 	bl	8007e9c <process_control_request>
 8007c4e:	4603      	mov	r3, r0
 8007c50:	f083 0301 	eor.w	r3, r3, #1
 8007c54:	b2db      	uxtb	r3, r3
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	f000 80f0 	beq.w	8007e3c <tud_task_ext+0x328>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 8007c5c:	7b3b      	ldrb	r3, [r7, #12]
 8007c5e:	2100      	movs	r1, #0
 8007c60:	4618      	mov	r0, r3
 8007c62:	f002 fe07 	bl	800a874 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 8007c66:	7b3b      	ldrb	r3, [r7, #12]
 8007c68:	2180      	movs	r1, #128	@ 0x80
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	f002 fe02 	bl	800a874 <dcd_edpt_stall>
        }
        break;
 8007c70:	e0e4      	b.n	8007e3c <tud_task_ext+0x328>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 8007c72:	7c3b      	ldrb	r3, [r7, #16]
 8007c74:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007c78:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007c7c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007c80:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007c84:	f003 030f 	and.w	r3, r3, #15
 8007c88:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 8007c8a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8007c8e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007c92:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007c96:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007c9a:	09db      	lsrs	r3, r3, #7
 8007c9c:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 8007c9e:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 8007ca2:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8007ca6:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8007caa:	4958      	ldr	r1, [pc, #352]	@ (8007e0c <tud_task_ext+0x2f8>)
 8007cac:	0052      	lsls	r2, r2, #1
 8007cae:	440a      	add	r2, r1
 8007cb0:	4413      	add	r3, r2
 8007cb2:	f103 0220 	add.w	r2, r3, #32
 8007cb6:	7813      	ldrb	r3, [r2, #0]
 8007cb8:	f023 0301 	bic.w	r3, r3, #1
 8007cbc:	7013      	strb	r3, [r2, #0]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 8007cbe:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8007cc2:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8007cc6:	4951      	ldr	r1, [pc, #324]	@ (8007e0c <tud_task_ext+0x2f8>)
 8007cc8:	0052      	lsls	r2, r2, #1
 8007cca:	440a      	add	r2, r1
 8007ccc:	4413      	add	r3, r2
 8007cce:	f103 0220 	add.w	r2, r3, #32
 8007cd2:	7813      	ldrb	r3, [r2, #0]
 8007cd4:	f023 0304 	bic.w	r3, r3, #4
 8007cd8:	7013      	strb	r3, [r2, #0]

        if (0 == epnum) {
 8007cda:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d107      	bne.n	8007cf2 <tud_task_ext+0x1de>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 8007ce2:	7b38      	ldrb	r0, [r7, #12]
 8007ce4:	7c7a      	ldrb	r2, [r7, #17]
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8007cec:	f001 fd1a 	bl	8009724 <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 8007cf0:	e0af      	b.n	8007e52 <tud_task_ext+0x33e>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8007cf2:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8007cf6:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8007cfa:	4944      	ldr	r1, [pc, #272]	@ (8007e0c <tud_task_ext+0x2f8>)
 8007cfc:	0052      	lsls	r2, r2, #1
 8007cfe:	440a      	add	r2, r1
 8007d00:	4413      	add	r3, r2
 8007d02:	3314      	adds	r3, #20
 8007d04:	781b      	ldrb	r3, [r3, #0]
 8007d06:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  usbd_class_driver_t const *driver = NULL;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 8007d0e:	4b42      	ldr	r3, [pc, #264]	@ (8007e18 <tud_task_ext+0x304>)
 8007d10:	781b      	ldrb	r3, [r3, #0]
 8007d12:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8007d16:	429a      	cmp	r2, r3
 8007d18:	d20a      	bcs.n	8007d30 <tud_task_ext+0x21c>
    driver = &_app_driver[drvid];
 8007d1a:	4b40      	ldr	r3, [pc, #256]	@ (8007e1c <tud_task_ext+0x308>)
 8007d1c:	6819      	ldr	r1, [r3, #0]
 8007d1e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8007d22:	4613      	mov	r3, r2
 8007d24:	00db      	lsls	r3, r3, #3
 8007d26:	4413      	add	r3, r2
 8007d28:	009b      	lsls	r3, r3, #2
 8007d2a:	440b      	add	r3, r1
 8007d2c:	623b      	str	r3, [r7, #32]
 8007d2e:	e013      	b.n	8007d58 <tud_task_ext+0x244>
    drvid -= _app_driver_count;
 8007d30:	4b39      	ldr	r3, [pc, #228]	@ (8007e18 <tud_task_ext+0x304>)
 8007d32:	781b      	ldrb	r3, [r3, #0]
 8007d34:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8007d38:	1ad3      	subs	r3, r2, r3
 8007d3a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8007d3e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007d42:	2b03      	cmp	r3, #3
 8007d44:	d808      	bhi.n	8007d58 <tud_task_ext+0x244>
      driver = &_usbd_driver[drvid];
 8007d46:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8007d4a:	4613      	mov	r3, r2
 8007d4c:	00db      	lsls	r3, r3, #3
 8007d4e:	4413      	add	r3, r2
 8007d50:	009b      	lsls	r3, r3, #2
 8007d52:	4a33      	ldr	r2, [pc, #204]	@ (8007e20 <tud_task_ext+0x30c>)
 8007d54:	4413      	add	r3, r2
 8007d56:	623b      	str	r3, [r7, #32]
  return driver;
 8007d58:	6a3b      	ldr	r3, [r7, #32]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8007d5a:	643b      	str	r3, [r7, #64]	@ 0x40
          TU_ASSERT(driver,);
 8007d5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d109      	bne.n	8007d76 <tud_task_ext+0x262>
 8007d62:	4b2c      	ldr	r3, [pc, #176]	@ (8007e14 <tud_task_ext+0x300>)
 8007d64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f003 0301 	and.w	r3, r3, #1
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d076      	beq.n	8007e60 <tud_task_ext+0x34c>
 8007d72:	be00      	bkpt	0x0000
 8007d74:	e074      	b.n	8007e60 <tud_task_ext+0x34c>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 8007d76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d78:	699c      	ldr	r4, [r3, #24]
 8007d7a:	7b38      	ldrb	r0, [r7, #12]
 8007d7c:	7c7a      	ldrb	r2, [r7, #17]
 8007d7e:	697b      	ldr	r3, [r7, #20]
 8007d80:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8007d84:	47a0      	blx	r4
        break;
 8007d86:	e064      	b.n	8007e52 <tud_task_ext+0x33e>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 8007d88:	4b20      	ldr	r3, [pc, #128]	@ (8007e0c <tud_task_ext+0x2f8>)
 8007d8a:	781b      	ldrb	r3, [r3, #0]
 8007d8c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007d90:	b2db      	uxtb	r3, r3
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d054      	beq.n	8007e40 <tud_task_ext+0x32c>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 8007d96:	4b1d      	ldr	r3, [pc, #116]	@ (8007e0c <tud_task_ext+0x2f8>)
 8007d98:	781b      	ldrb	r3, [r3, #0]
 8007d9a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007d9e:	b2db      	uxtb	r3, r3
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	bf14      	ite	ne
 8007da4:	2301      	movne	r3, #1
 8007da6:	2300      	moveq	r3, #0
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	4618      	mov	r0, r3
 8007dac:	f7ff fcd6 	bl	800775c <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 8007db0:	e046      	b.n	8007e40 <tud_task_ext+0x32c>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 8007db2:	4b16      	ldr	r3, [pc, #88]	@ (8007e0c <tud_task_ext+0x2f8>)
 8007db4:	781b      	ldrb	r3, [r3, #0]
 8007db6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007dba:	b2db      	uxtb	r3, r3
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d041      	beq.n	8007e44 <tud_task_ext+0x330>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 8007dc0:	f7ff fcd7 	bl	8007772 <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 8007dc4:	e03e      	b.n	8007e44 <tud_task_ext+0x330>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 8007dc6:	693b      	ldr	r3, [r7, #16]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d03d      	beq.n	8007e48 <tud_task_ext+0x334>
          event.func_call.func(event.func_call.param);
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	697a      	ldr	r2, [r7, #20]
 8007dd0:	4610      	mov	r0, r2
 8007dd2:	4798      	blx	r3
        }
        break;
 8007dd4:	e038      	b.n	8007e48 <tud_task_ext+0x334>

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 8007dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8007e0c <tud_task_ext+0x2f8>)
 8007dd8:	78db      	ldrb	r3, [r3, #3]
 8007dda:	b2db      	uxtb	r3, r3
 8007ddc:	61fb      	str	r3, [r7, #28]
 8007dde:	2300      	movs	r3, #0
 8007de0:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8007de2:	7efb      	ldrb	r3, [r7, #27]
 8007de4:	69fa      	ldr	r2, [r7, #28]
 8007de6:	fa22 f303 	lsr.w	r3, r2, r3
 8007dea:	f003 0301 	and.w	r3, r3, #1
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	bf14      	ite	ne
 8007df2:	2301      	movne	r3, #1
 8007df4:	2300      	moveq	r3, #0
 8007df6:	b2db      	uxtb	r3, r3
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d027      	beq.n	8007e4c <tud_task_ext+0x338>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f7ff fc78 	bl	80076f4 <tud_sof_cb>
        }
      break;
 8007e04:	e022      	b.n	8007e4c <tud_task_ext+0x338>
 8007e06:	bf00      	nop
 8007e08:	20010e1c 	.word	0x20010e1c
 8007e0c:	20010d24 	.word	0x20010d24
 8007e10:	20010d50 	.word	0x20010d50
 8007e14:	e000edf0 	.word	0xe000edf0
 8007e18:	20010d58 	.word	0x20010d58
 8007e1c:	20010d54 	.word	0x20010d54
 8007e20:	0800c9b8 	.word	0x0800c9b8

      default:
        TU_BREAKPOINT();
 8007e24:	4b10      	ldr	r3, [pc, #64]	@ (8007e68 <tud_task_ext+0x354>)
 8007e26:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f003 0301 	and.w	r3, r3, #1
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d00d      	beq.n	8007e50 <tud_task_ext+0x33c>
 8007e34:	be00      	bkpt	0x0000
        break;
 8007e36:	e00b      	b.n	8007e50 <tud_task_ext+0x33c>
          break;
 8007e38:	bf00      	nop
 8007e3a:	e67a      	b.n	8007b32 <tud_task_ext+0x1e>
        break;
 8007e3c:	bf00      	nop
 8007e3e:	e678      	b.n	8007b32 <tud_task_ext+0x1e>
        break;
 8007e40:	bf00      	nop
 8007e42:	e676      	b.n	8007b32 <tud_task_ext+0x1e>
        break;
 8007e44:	bf00      	nop
 8007e46:	e674      	b.n	8007b32 <tud_task_ext+0x1e>
        break;
 8007e48:	bf00      	nop
 8007e4a:	e672      	b.n	8007b32 <tud_task_ext+0x1e>
      break;
 8007e4c:	bf00      	nop
 8007e4e:	e670      	b.n	8007b32 <tud_task_ext+0x1e>
        break;
 8007e50:	bf00      	nop
  while (1) {
 8007e52:	e66e      	b.n	8007b32 <tud_task_ext+0x1e>
    return;
 8007e54:	bf00      	nop
 8007e56:	e004      	b.n	8007e62 <tud_task_ext+0x34e>
      return;
 8007e58:	bf00      	nop
 8007e5a:	e002      	b.n	8007e62 <tud_task_ext+0x34e>
        TU_ASSERT(_usbd_queued_setup > 0,);
 8007e5c:	bf00      	nop
 8007e5e:	e000      	b.n	8007e62 <tud_task_ext+0x34e>
          TU_ASSERT(driver,);
 8007e60:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 8007e62:	374c      	adds	r7, #76	@ 0x4c
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd90      	pop	{r4, r7, pc}
 8007e68:	e000edf0 	.word	0xe000edf0

08007e6c <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b084      	sub	sp, #16
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	4603      	mov	r3, r0
 8007e74:	60b9      	str	r1, [r7, #8]
 8007e76:	607a      	str	r2, [r7, #4]
 8007e78:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	695b      	ldr	r3, [r3, #20]
 8007e7e:	4618      	mov	r0, r3
 8007e80:	f001 fc26 	bl	80096d0 <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	695b      	ldr	r3, [r3, #20]
 8007e88:	7bf8      	ldrb	r0, [r7, #15]
 8007e8a:	687a      	ldr	r2, [r7, #4]
 8007e8c:	2101      	movs	r1, #1
 8007e8e:	4798      	blx	r3
 8007e90:	4603      	mov	r3, r0
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3710      	adds	r7, #16
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}
	...

08007e9c <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b09a      	sub	sp, #104	@ 0x68
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	6039      	str	r1, [r7, #0]
 8007ea6:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 8007ea8:	2000      	movs	r0, #0
 8007eaa:	f001 fc11 	bl	80096d0 <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	781b      	ldrb	r3, [r3, #0]
 8007eb2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007eb6:	b2db      	uxtb	r3, r3
 8007eb8:	2b60      	cmp	r3, #96	@ 0x60
 8007eba:	d10a      	bne.n	8007ed2 <process_control_request+0x36>
 8007ebc:	4ba8      	ldr	r3, [pc, #672]	@ (8008160 <process_control_request+0x2c4>)
 8007ebe:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f003 0301 	and.w	r3, r3, #1
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d000      	beq.n	8007ece <process_control_request+0x32>
 8007ecc:	be00      	bkpt	0x0000
 8007ece:	2300      	movs	r3, #0
 8007ed0:	e2cf      	b.n	8008472 <process_control_request+0x5d6>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	781b      	ldrb	r3, [r3, #0]
 8007ed6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007eda:	b2db      	uxtb	r3, r3
 8007edc:	2b40      	cmp	r3, #64	@ 0x40
 8007ede:	d10a      	bne.n	8007ef6 <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 8007ee0:	48a0      	ldr	r0, [pc, #640]	@ (8008164 <process_control_request+0x2c8>)
 8007ee2:	f001 fbf5 	bl	80096d0 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 8007ee6:	79fb      	ldrb	r3, [r7, #7]
 8007ee8:	683a      	ldr	r2, [r7, #0]
 8007eea:	2101      	movs	r1, #1
 8007eec:	4618      	mov	r0, r3
 8007eee:	f7ff fc47 	bl	8007780 <tud_vendor_control_xfer_cb>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	e2bd      	b.n	8008472 <process_control_request+0x5d6>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	781b      	ldrb	r3, [r3, #0]
 8007efa:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8007efe:	b2db      	uxtb	r3, r3
 8007f00:	2b02      	cmp	r3, #2
 8007f02:	f000 81d5 	beq.w	80082b0 <process_control_request+0x414>
 8007f06:	2b02      	cmp	r3, #2
 8007f08:	f300 82a6 	bgt.w	8008458 <process_control_request+0x5bc>
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d003      	beq.n	8007f18 <process_control_request+0x7c>
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	f000 8157 	beq.w	80081c4 <process_control_request+0x328>
 8007f16:	e29f      	b.n	8008458 <process_control_request+0x5bc>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	781b      	ldrb	r3, [r3, #0]
 8007f1c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007f20:	b2db      	uxtb	r3, r3
 8007f22:	2b20      	cmp	r3, #32
 8007f24:	d14a      	bne.n	8007fbc <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	889b      	ldrh	r3, [r3, #4]
 8007f2a:	b29b      	uxth	r3, r3
 8007f2c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8007f2e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007f30:	b2db      	uxtb	r3, r3
 8007f32:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 8007f36:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007f3a:	2b0f      	cmp	r3, #15
 8007f3c:	d901      	bls.n	8007f42 <process_control_request+0xa6>
 8007f3e:	2300      	movs	r3, #0
 8007f40:	e297      	b.n	8008472 <process_control_request+0x5d6>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8007f42:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007f46:	4a88      	ldr	r2, [pc, #544]	@ (8008168 <process_control_request+0x2cc>)
 8007f48:	4413      	add	r3, r2
 8007f4a:	791b      	ldrb	r3, [r3, #4]
 8007f4c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 8007f50:	2300      	movs	r3, #0
 8007f52:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 8007f54:	4b85      	ldr	r3, [pc, #532]	@ (800816c <process_control_request+0x2d0>)
 8007f56:	781b      	ldrb	r3, [r3, #0]
 8007f58:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8007f5c:	429a      	cmp	r2, r3
 8007f5e:	d20a      	bcs.n	8007f76 <process_control_request+0xda>
    driver = &_app_driver[drvid];
 8007f60:	4b83      	ldr	r3, [pc, #524]	@ (8008170 <process_control_request+0x2d4>)
 8007f62:	6819      	ldr	r1, [r3, #0]
 8007f64:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8007f68:	4613      	mov	r3, r2
 8007f6a:	00db      	lsls	r3, r3, #3
 8007f6c:	4413      	add	r3, r2
 8007f6e:	009b      	lsls	r3, r3, #2
 8007f70:	440b      	add	r3, r1
 8007f72:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f74:	e013      	b.n	8007f9e <process_control_request+0x102>
    drvid -= _app_driver_count;
 8007f76:	4b7d      	ldr	r3, [pc, #500]	@ (800816c <process_control_request+0x2d0>)
 8007f78:	781b      	ldrb	r3, [r3, #0]
 8007f7a:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8007f7e:	1ad3      	subs	r3, r2, r3
 8007f80:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8007f84:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8007f88:	2b03      	cmp	r3, #3
 8007f8a:	d808      	bhi.n	8007f9e <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 8007f8c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8007f90:	4613      	mov	r3, r2
 8007f92:	00db      	lsls	r3, r3, #3
 8007f94:	4413      	add	r3, r2
 8007f96:	009b      	lsls	r3, r3, #2
 8007f98:	4a76      	ldr	r2, [pc, #472]	@ (8008174 <process_control_request+0x2d8>)
 8007f9a:	4413      	add	r3, r2
 8007f9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 8007f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8007fa0:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 8007fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d101      	bne.n	8007fac <process_control_request+0x110>
 8007fa8:	2300      	movs	r3, #0
 8007faa:	e262      	b.n	8008472 <process_control_request+0x5d6>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 8007fac:	79fb      	ldrb	r3, [r7, #7]
 8007fae:	683a      	ldr	r2, [r7, #0]
 8007fb0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	f7ff ff5a 	bl	8007e6c <invoke_class_control>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	e25a      	b.n	8008472 <process_control_request+0x5d6>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	781b      	ldrb	r3, [r3, #0]
 8007fc0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007fc4:	b2db      	uxtb	r3, r3
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d00a      	beq.n	8007fe0 <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 8007fca:	4b65      	ldr	r3, [pc, #404]	@ (8008160 <process_control_request+0x2c4>)
 8007fcc:	643b      	str	r3, [r7, #64]	@ 0x40
 8007fce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f003 0301 	and.w	r3, r3, #1
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d000      	beq.n	8007fdc <process_control_request+0x140>
 8007fda:	be00      	bkpt	0x0000
        return false;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	e248      	b.n	8008472 <process_control_request+0x5d6>
      }

      switch (p_request->bRequest) { //-V2520
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	785b      	ldrb	r3, [r3, #1]
 8007fe4:	2b09      	cmp	r3, #9
 8007fe6:	f200 80e0 	bhi.w	80081aa <process_control_request+0x30e>
 8007fea:	a201      	add	r2, pc, #4	@ (adr r2, 8007ff0 <process_control_request+0x154>)
 8007fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ff0:	08008179 	.word	0x08008179
 8007ff4:	0800813d 	.word	0x0800813d
 8007ff8:	080081ab 	.word	0x080081ab
 8007ffc:	08008117 	.word	0x08008117
 8008000:	080081ab 	.word	0x080081ab
 8008004:	08008019 	.word	0x08008019
 8008008:	080080fd 	.word	0x080080fd
 800800c:	080081ab 	.word	0x080081ab
 8008010:	0800803d 	.word	0x0800803d
 8008014:	08008055 	.word	0x08008055
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 8008018:	6838      	ldr	r0, [r7, #0]
 800801a:	f001 fb69 	bl	80096f0 <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	885b      	ldrh	r3, [r3, #2]
 8008022:	b29b      	uxth	r3, r3
 8008024:	b2da      	uxtb	r2, r3
 8008026:	79fb      	ldrb	r3, [r7, #7]
 8008028:	4611      	mov	r1, r2
 800802a:	4618      	mov	r0, r3
 800802c:	f002 f9ea 	bl	800a404 <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 8008030:	4a4d      	ldr	r2, [pc, #308]	@ (8008168 <process_control_request+0x2cc>)
 8008032:	7813      	ldrb	r3, [r2, #0]
 8008034:	f043 0302 	orr.w	r3, r3, #2
 8008038:	7013      	strb	r3, [r2, #0]
        break;
 800803a:	e0c2      	b.n	80081c2 <process_control_request+0x326>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 800803c:	4b4a      	ldr	r3, [pc, #296]	@ (8008168 <process_control_request+0x2cc>)
 800803e:	785b      	ldrb	r3, [r3, #1]
 8008040:	b2db      	uxtb	r3, r3
 8008042:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 8008044:	f107 0213 	add.w	r2, r7, #19
 8008048:	79f8      	ldrb	r0, [r7, #7]
 800804a:	2301      	movs	r3, #1
 800804c:	6839      	ldr	r1, [r7, #0]
 800804e:	f001 fac3 	bl	80095d8 <tud_control_xfer>
        }
        break;
 8008052:	e0b6      	b.n	80081c2 <process_control_request+0x326>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	885b      	ldrh	r3, [r3, #2]
 8008058:	b29b      	uxth	r3, r3
 800805a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 800805e:	4b42      	ldr	r3, [pc, #264]	@ (8008168 <process_control_request+0x2cc>)
 8008060:	785b      	ldrb	r3, [r3, #1]
 8008062:	b2db      	uxtb	r3, r3
 8008064:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8008068:	429a      	cmp	r2, r3
 800806a:	d041      	beq.n	80080f0 <process_control_request+0x254>
            if (_usbd_dev.cfg_num != 0) {
 800806c:	4b3e      	ldr	r3, [pc, #248]	@ (8008168 <process_control_request+0x2cc>)
 800806e:	785b      	ldrb	r3, [r3, #1]
 8008070:	b2db      	uxtb	r3, r3
 8008072:	2b00      	cmp	r3, #0
 8008074:	d014      	beq.n	80080a0 <process_control_request+0x204>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 8008076:	79fb      	ldrb	r3, [r7, #7]
 8008078:	2100      	movs	r1, #0
 800807a:	4618      	mov	r0, r3
 800807c:	f002 fa40 	bl	800a500 <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 8008080:	79fb      	ldrb	r3, [r7, #7]
 8008082:	4618      	mov	r0, r3
 8008084:	f002 faa4 	bl	800a5d0 <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 8008088:	4b37      	ldr	r3, [pc, #220]	@ (8008168 <process_control_request+0x2cc>)
 800808a:	789b      	ldrb	r3, [r3, #2]
 800808c:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 8008090:	79fb      	ldrb	r3, [r7, #7]
 8008092:	4618      	mov	r0, r3
 8008094:	f7ff fcc2 	bl	8007a1c <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 8008098:	4a33      	ldr	r2, [pc, #204]	@ (8008168 <process_control_request+0x2cc>)
 800809a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800809e:	7093      	strb	r3, [r2, #2]
            }

            _usbd_dev.cfg_num = cfg_num;
 80080a0:	4a31      	ldr	r2, [pc, #196]	@ (8008168 <process_control_request+0x2cc>)
 80080a2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80080a6:	7053      	strb	r3, [r2, #1]

            // Handle the new configuration
            if (cfg_num == 0) {
 80080a8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d102      	bne.n	80080b6 <process_control_request+0x21a>
              tud_umount_cb();
 80080b0:	f7ff fb4d 	bl	800774e <tud_umount_cb>
 80080b4:	e01c      	b.n	80080f0 <process_control_request+0x254>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 80080b6:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80080ba:	79fb      	ldrb	r3, [r7, #7]
 80080bc:	4611      	mov	r1, r2
 80080be:	4618      	mov	r0, r3
 80080c0:	f000 f9e0 	bl	8008484 <process_set_config>
 80080c4:	4603      	mov	r3, r0
 80080c6:	f083 0301 	eor.w	r3, r3, #1
 80080ca:	b2db      	uxtb	r3, r3
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d00d      	beq.n	80080ec <process_control_request+0x250>
                _usbd_dev.cfg_num = 0;
 80080d0:	4b25      	ldr	r3, [pc, #148]	@ (8008168 <process_control_request+0x2cc>)
 80080d2:	2200      	movs	r2, #0
 80080d4:	705a      	strb	r2, [r3, #1]
                TU_ASSERT(false);
 80080d6:	4b22      	ldr	r3, [pc, #136]	@ (8008160 <process_control_request+0x2c4>)
 80080d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80080da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f003 0301 	and.w	r3, r3, #1
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d000      	beq.n	80080e8 <process_control_request+0x24c>
 80080e6:	be00      	bkpt	0x0000
 80080e8:	2300      	movs	r3, #0
 80080ea:	e1c2      	b.n	8008472 <process_control_request+0x5d6>
              }
              tud_mount_cb();
 80080ec:	f7ff fb28 	bl	8007740 <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 80080f0:	79fb      	ldrb	r3, [r7, #7]
 80080f2:	6839      	ldr	r1, [r7, #0]
 80080f4:	4618      	mov	r0, r3
 80080f6:	f001 f9eb 	bl	80094d0 <tud_control_status>
        }
        break;
 80080fa:	e062      	b.n	80081c2 <process_control_request+0x326>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 80080fc:	79fb      	ldrb	r3, [r7, #7]
 80080fe:	6839      	ldr	r1, [r7, #0]
 8008100:	4618      	mov	r0, r3
 8008102:	f000 fafb 	bl	80086fc <process_get_descriptor>
 8008106:	4603      	mov	r3, r0
 8008108:	f083 0301 	eor.w	r3, r3, #1
 800810c:	b2db      	uxtb	r3, r3
 800810e:	2b00      	cmp	r3, #0
 8008110:	d056      	beq.n	80081c0 <process_control_request+0x324>
 8008112:	2300      	movs	r3, #0
 8008114:	e1ad      	b.n	8008472 <process_control_request+0x5d6>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	885b      	ldrh	r3, [r3, #2]
 800811a:	b29b      	uxth	r3, r3
 800811c:	2b01      	cmp	r3, #1
 800811e:	d10b      	bne.n	8008138 <process_control_request+0x29c>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = true;
 8008120:	4a11      	ldr	r2, [pc, #68]	@ (8008168 <process_control_request+0x2cc>)
 8008122:	7813      	ldrb	r3, [r2, #0]
 8008124:	f043 0308 	orr.w	r3, r3, #8
 8008128:	7013      	strb	r3, [r2, #0]
              tud_control_status(rhport, p_request);
 800812a:	79fb      	ldrb	r3, [r7, #7]
 800812c:	6839      	ldr	r1, [r7, #0]
 800812e:	4618      	mov	r0, r3
 8008130:	f001 f9ce 	bl	80094d0 <tud_control_status>
              break;
 8008134:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 8008136:	e044      	b.n	80081c2 <process_control_request+0x326>
            default: return false;
 8008138:	2300      	movs	r3, #0
 800813a:	e19a      	b.n	8008472 <process_control_request+0x5d6>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	885b      	ldrh	r3, [r3, #2]
 8008140:	b29b      	uxth	r3, r3
 8008142:	2b01      	cmp	r3, #1
 8008144:	d001      	beq.n	800814a <process_control_request+0x2ae>
 8008146:	2300      	movs	r3, #0
 8008148:	e193      	b.n	8008472 <process_control_request+0x5d6>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = false;
 800814a:	4a07      	ldr	r2, [pc, #28]	@ (8008168 <process_control_request+0x2cc>)
 800814c:	7813      	ldrb	r3, [r2, #0]
 800814e:	f023 0308 	bic.w	r3, r3, #8
 8008152:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 8008154:	79fb      	ldrb	r3, [r7, #7]
 8008156:	6839      	ldr	r1, [r7, #0]
 8008158:	4618      	mov	r0, r3
 800815a:	f001 f9b9 	bl	80094d0 <tud_control_status>
          break;
 800815e:	e030      	b.n	80081c2 <process_control_request+0x326>
 8008160:	e000edf0 	.word	0xe000edf0
 8008164:	08007781 	.word	0x08007781
 8008168:	20010d24 	.word	0x20010d24
 800816c:	20010d58 	.word	0x20010d58
 8008170:	20010d54 	.word	0x20010d54
 8008174:	0800c9b8 	.word	0x0800c9b8

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 8008178:	4b9b      	ldr	r3, [pc, #620]	@ (80083e8 <process_control_request+0x54c>)
 800817a:	781b      	ldrb	r3, [r3, #0]
 800817c:	095b      	lsrs	r3, r3, #5
 800817e:	b2db      	uxtb	r3, r3
 8008180:	f003 0301 	and.w	r3, r3, #1
 8008184:	b29a      	uxth	r2, r3
 8008186:	4b98      	ldr	r3, [pc, #608]	@ (80083e8 <process_control_request+0x54c>)
 8008188:	781b      	ldrb	r3, [r3, #0]
 800818a:	089b      	lsrs	r3, r3, #2
 800818c:	b2db      	uxtb	r3, r3
 800818e:	f003 0302 	and.w	r3, r3, #2
 8008192:	b29b      	uxth	r3, r3
 8008194:	4313      	orrs	r3, r2
 8008196:	b29b      	uxth	r3, r3
 8008198:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 800819a:	f107 0210 	add.w	r2, r7, #16
 800819e:	79f8      	ldrb	r0, [r7, #7]
 80081a0:	2302      	movs	r3, #2
 80081a2:	6839      	ldr	r1, [r7, #0]
 80081a4:	f001 fa18 	bl	80095d8 <tud_control_xfer>
          break;
 80081a8:	e00b      	b.n	80081c2 <process_control_request+0x326>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 80081aa:	4b90      	ldr	r3, [pc, #576]	@ (80083ec <process_control_request+0x550>)
 80081ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80081ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f003 0301 	and.w	r3, r3, #1
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d000      	beq.n	80081bc <process_control_request+0x320>
 80081ba:	be00      	bkpt	0x0000
 80081bc:	2300      	movs	r3, #0
 80081be:	e158      	b.n	8008472 <process_control_request+0x5d6>
        break;
 80081c0:	bf00      	nop
      }
    break;
 80081c2:	e155      	b.n	8008470 <process_control_request+0x5d4>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	889b      	ldrh	r3, [r3, #4]
 80081c8:	b29b      	uxth	r3, r3
 80081ca:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80081cc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80081ce:	b2db      	uxtb	r3, r3
 80081d0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 80081d4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80081d8:	2b0f      	cmp	r3, #15
 80081da:	d901      	bls.n	80081e0 <process_control_request+0x344>
 80081dc:	2300      	movs	r3, #0
 80081de:	e148      	b.n	8008472 <process_control_request+0x5d6>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 80081e0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80081e4:	4a80      	ldr	r2, [pc, #512]	@ (80083e8 <process_control_request+0x54c>)
 80081e6:	4413      	add	r3, r2
 80081e8:	791b      	ldrb	r3, [r3, #4]
 80081ea:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 80081ee:	2300      	movs	r3, #0
 80081f0:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 80081f2:	4b7f      	ldr	r3, [pc, #508]	@ (80083f0 <process_control_request+0x554>)
 80081f4:	781b      	ldrb	r3, [r3, #0]
 80081f6:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80081fa:	429a      	cmp	r2, r3
 80081fc:	d20a      	bcs.n	8008214 <process_control_request+0x378>
    driver = &_app_driver[drvid];
 80081fe:	4b7d      	ldr	r3, [pc, #500]	@ (80083f4 <process_control_request+0x558>)
 8008200:	6819      	ldr	r1, [r3, #0]
 8008202:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8008206:	4613      	mov	r3, r2
 8008208:	00db      	lsls	r3, r3, #3
 800820a:	4413      	add	r3, r2
 800820c:	009b      	lsls	r3, r3, #2
 800820e:	440b      	add	r3, r1
 8008210:	623b      	str	r3, [r7, #32]
 8008212:	e013      	b.n	800823c <process_control_request+0x3a0>
    drvid -= _app_driver_count;
 8008214:	4b76      	ldr	r3, [pc, #472]	@ (80083f0 <process_control_request+0x554>)
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800821c:	1ad3      	subs	r3, r2, r3
 800821e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8008222:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008226:	2b03      	cmp	r3, #3
 8008228:	d808      	bhi.n	800823c <process_control_request+0x3a0>
      driver = &_usbd_driver[drvid];
 800822a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800822e:	4613      	mov	r3, r2
 8008230:	00db      	lsls	r3, r3, #3
 8008232:	4413      	add	r3, r2
 8008234:	009b      	lsls	r3, r3, #2
 8008236:	4a70      	ldr	r2, [pc, #448]	@ (80083f8 <process_control_request+0x55c>)
 8008238:	4413      	add	r3, r2
 800823a:	623b      	str	r3, [r7, #32]
  return driver;
 800823c:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800823e:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 8008240:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008242:	2b00      	cmp	r3, #0
 8008244:	d101      	bne.n	800824a <process_control_request+0x3ae>
 8008246:	2300      	movs	r3, #0
 8008248:	e113      	b.n	8008472 <process_control_request+0x5d6>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 800824a:	79fb      	ldrb	r3, [r7, #7]
 800824c:	683a      	ldr	r2, [r7, #0]
 800824e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008250:	4618      	mov	r0, r3
 8008252:	f7ff fe0b 	bl	8007e6c <invoke_class_control>
 8008256:	4603      	mov	r3, r0
 8008258:	f083 0301 	eor.w	r3, r3, #1
 800825c:	b2db      	uxtb	r3, r3
 800825e:	2b00      	cmp	r3, #0
 8008260:	f000 8105 	beq.w	800846e <process_control_request+0x5d2>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	781b      	ldrb	r3, [r3, #0]
 8008268:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800826c:	b2db      	uxtb	r3, r3
 800826e:	2b00      	cmp	r3, #0
 8008270:	d001      	beq.n	8008276 <process_control_request+0x3da>
 8008272:	2300      	movs	r3, #0
 8008274:	e0fd      	b.n	8008472 <process_control_request+0x5d6>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 8008276:	2000      	movs	r0, #0
 8008278:	f001 fa2a 	bl	80096d0 <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	785b      	ldrb	r3, [r3, #1]
 8008280:	2b0a      	cmp	r3, #10
 8008282:	d002      	beq.n	800828a <process_control_request+0x3ee>
 8008284:	2b0b      	cmp	r3, #11
 8008286:	d00a      	beq.n	800829e <process_control_request+0x402>
 8008288:	e00f      	b.n	80082aa <process_control_request+0x40e>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 800828a:	2300      	movs	r3, #0
 800828c:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 800828e:	f107 020f 	add.w	r2, r7, #15
 8008292:	79f8      	ldrb	r0, [r7, #7]
 8008294:	2301      	movs	r3, #1
 8008296:	6839      	ldr	r1, [r7, #0]
 8008298:	f001 f99e 	bl	80095d8 <tud_control_xfer>
            break;
 800829c:	e007      	b.n	80082ae <process_control_request+0x412>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 800829e:	79fb      	ldrb	r3, [r7, #7]
 80082a0:	6839      	ldr	r1, [r7, #0]
 80082a2:	4618      	mov	r0, r3
 80082a4:	f001 f914 	bl	80094d0 <tud_control_status>
            break;
 80082a8:	e001      	b.n	80082ae <process_control_request+0x412>

          default: return false;
 80082aa:	2300      	movs	r3, #0
 80082ac:	e0e1      	b.n	8008472 <process_control_request+0x5d6>
        }
      }
      break;
 80082ae:	e0de      	b.n	800846e <process_control_request+0x5d2>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	889b      	ldrh	r3, [r3, #4]
 80082b4:	b29b      	uxth	r3, r3
 80082b6:	83bb      	strh	r3, [r7, #28]
 80082b8:	8bbb      	ldrh	r3, [r7, #28]
 80082ba:	b2db      	uxtb	r3, r3
 80082bc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80082c0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80082c4:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80082c6:	7fbb      	ldrb	r3, [r7, #30]
 80082c8:	f003 030f 	and.w	r3, r3, #15
 80082cc:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 80082ce:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 80082d2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80082d6:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80082d8:	7ffb      	ldrb	r3, [r7, #31]
 80082da:	09db      	lsrs	r3, r3, #7
 80082dc:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 80082de:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 80082e2:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80082e6:	2b05      	cmp	r3, #5
 80082e8:	d90a      	bls.n	8008300 <process_control_request+0x464>
 80082ea:	4b40      	ldr	r3, [pc, #256]	@ (80083ec <process_control_request+0x550>)
 80082ec:	65bb      	str	r3, [r7, #88]	@ 0x58
 80082ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f003 0301 	and.w	r3, r3, #1
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d000      	beq.n	80082fc <process_control_request+0x460>
 80082fa:	be00      	bkpt	0x0000
 80082fc:	2300      	movs	r3, #0
 80082fe:	e0b8      	b.n	8008472 <process_control_request+0x5d6>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 8008300:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 8008304:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8008308:	4937      	ldr	r1, [pc, #220]	@ (80083e8 <process_control_request+0x54c>)
 800830a:	0052      	lsls	r2, r2, #1
 800830c:	440a      	add	r2, r1
 800830e:	4413      	add	r3, r2
 8008310:	3314      	adds	r3, #20
 8008312:	781b      	ldrb	r3, [r3, #0]
 8008314:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 8008316:	2300      	movs	r3, #0
 8008318:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 800831a:	4b35      	ldr	r3, [pc, #212]	@ (80083f0 <process_control_request+0x554>)
 800831c:	781b      	ldrb	r3, [r3, #0]
 800831e:	7efa      	ldrb	r2, [r7, #27]
 8008320:	429a      	cmp	r2, r3
 8008322:	d209      	bcs.n	8008338 <process_control_request+0x49c>
    driver = &_app_driver[drvid];
 8008324:	4b33      	ldr	r3, [pc, #204]	@ (80083f4 <process_control_request+0x558>)
 8008326:	6819      	ldr	r1, [r3, #0]
 8008328:	7efa      	ldrb	r2, [r7, #27]
 800832a:	4613      	mov	r3, r2
 800832c:	00db      	lsls	r3, r3, #3
 800832e:	4413      	add	r3, r2
 8008330:	009b      	lsls	r3, r3, #2
 8008332:	440b      	add	r3, r1
 8008334:	617b      	str	r3, [r7, #20]
 8008336:	e00f      	b.n	8008358 <process_control_request+0x4bc>
    drvid -= _app_driver_count;
 8008338:	4b2d      	ldr	r3, [pc, #180]	@ (80083f0 <process_control_request+0x554>)
 800833a:	781b      	ldrb	r3, [r3, #0]
 800833c:	7efa      	ldrb	r2, [r7, #27]
 800833e:	1ad3      	subs	r3, r2, r3
 8008340:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8008342:	7efb      	ldrb	r3, [r7, #27]
 8008344:	2b03      	cmp	r3, #3
 8008346:	d807      	bhi.n	8008358 <process_control_request+0x4bc>
      driver = &_usbd_driver[drvid];
 8008348:	7efa      	ldrb	r2, [r7, #27]
 800834a:	4613      	mov	r3, r2
 800834c:	00db      	lsls	r3, r3, #3
 800834e:	4413      	add	r3, r2
 8008350:	009b      	lsls	r3, r3, #2
 8008352:	4a29      	ldr	r2, [pc, #164]	@ (80083f8 <process_control_request+0x55c>)
 8008354:	4413      	add	r3, r2
 8008356:	617b      	str	r3, [r7, #20]
  return driver;
 8008358:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800835a:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	781b      	ldrb	r3, [r3, #0]
 8008360:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008364:	b2db      	uxtb	r3, r3
 8008366:	2b00      	cmp	r3, #0
 8008368:	d00c      	beq.n	8008384 <process_control_request+0x4e8>
        // Forward class request to its driver
        TU_VERIFY(driver);
 800836a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800836c:	2b00      	cmp	r3, #0
 800836e:	d101      	bne.n	8008374 <process_control_request+0x4d8>
 8008370:	2300      	movs	r3, #0
 8008372:	e07e      	b.n	8008472 <process_control_request+0x5d6>
        return invoke_class_control(rhport, driver, p_request);
 8008374:	79fb      	ldrb	r3, [r7, #7]
 8008376:	683a      	ldr	r2, [r7, #0]
 8008378:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800837a:	4618      	mov	r0, r3
 800837c:	f7ff fd76 	bl	8007e6c <invoke_class_control>
 8008380:	4603      	mov	r3, r0
 8008382:	e076      	b.n	8008472 <process_control_request+0x5d6>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	785b      	ldrb	r3, [r3, #1]
 8008388:	2b03      	cmp	r3, #3
 800838a:	d01c      	beq.n	80083c6 <process_control_request+0x52a>
 800838c:	2b03      	cmp	r3, #3
 800838e:	dc56      	bgt.n	800843e <process_control_request+0x5a2>
 8008390:	2b00      	cmp	r3, #0
 8008392:	d002      	beq.n	800839a <process_control_request+0x4fe>
 8008394:	2b01      	cmp	r3, #1
 8008396:	d016      	beq.n	80083c6 <process_control_request+0x52a>
 8008398:	e051      	b.n	800843e <process_control_request+0x5a2>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 800839a:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800839e:	79fb      	ldrb	r3, [r7, #7]
 80083a0:	4611      	mov	r1, r2
 80083a2:	4618      	mov	r0, r3
 80083a4:	f001 f83c 	bl	8009420 <usbd_edpt_stalled>
 80083a8:	4603      	mov	r3, r0
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d001      	beq.n	80083b2 <process_control_request+0x516>
 80083ae:	2301      	movs	r3, #1
 80083b0:	e000      	b.n	80083b4 <process_control_request+0x518>
 80083b2:	2300      	movs	r3, #0
 80083b4:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 80083b6:	f107 020c 	add.w	r2, r7, #12
 80083ba:	79f8      	ldrb	r0, [r7, #7]
 80083bc:	2302      	movs	r3, #2
 80083be:	6839      	ldr	r1, [r7, #0]
 80083c0:	f001 f90a 	bl	80095d8 <tud_control_xfer>
          }
          break;
 80083c4:	e047      	b.n	8008456 <process_control_request+0x5ba>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	885b      	ldrh	r3, [r3, #2]
 80083ca:	b29b      	uxth	r3, r3
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d11c      	bne.n	800840a <process_control_request+0x56e>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	785b      	ldrb	r3, [r3, #1]
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	d111      	bne.n	80083fc <process_control_request+0x560>
                usbd_edpt_clear_stall(rhport, ep_addr);
 80083d8:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 80083dc:	79fb      	ldrb	r3, [r7, #7]
 80083de:	4611      	mov	r1, r2
 80083e0:	4618      	mov	r0, r3
 80083e2:	f000 ffdf 	bl	80093a4 <usbd_edpt_clear_stall>
 80083e6:	e010      	b.n	800840a <process_control_request+0x56e>
 80083e8:	20010d24 	.word	0x20010d24
 80083ec:	e000edf0 	.word	0xe000edf0
 80083f0:	20010d58 	.word	0x20010d58
 80083f4:	20010d54 	.word	0x20010d54
 80083f8:	0800c9b8 	.word	0x0800c9b8
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 80083fc:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8008400:	79fb      	ldrb	r3, [r7, #7]
 8008402:	4611      	mov	r1, r2
 8008404:	4618      	mov	r0, r3
 8008406:	f000 ff8f 	bl	8009328 <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 800840a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800840c:	2b00      	cmp	r3, #0
 800840e:	d021      	beq.n	8008454 <process_control_request+0x5b8>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 8008410:	79fb      	ldrb	r3, [r7, #7]
 8008412:	683a      	ldr	r2, [r7, #0]
 8008414:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8008416:	4618      	mov	r0, r3
 8008418:	f7ff fd28 	bl	8007e6c <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 800841c:	2000      	movs	r0, #0
 800841e:	f001 f957 	bl	80096d0 <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 8008422:	4b16      	ldr	r3, [pc, #88]	@ (800847c <process_control_request+0x5e0>)
 8008424:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8008428:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800842c:	b2db      	uxtb	r3, r3
 800842e:	2b00      	cmp	r3, #0
 8008430:	d110      	bne.n	8008454 <process_control_request+0x5b8>
                tud_control_status(rhport, p_request);
 8008432:	79fb      	ldrb	r3, [r7, #7]
 8008434:	6839      	ldr	r1, [r7, #0]
 8008436:	4618      	mov	r0, r3
 8008438:	f001 f84a 	bl	80094d0 <tud_control_status>
              }
            }
          }
          break;
 800843c:	e00a      	b.n	8008454 <process_control_request+0x5b8>

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 800843e:	4b10      	ldr	r3, [pc, #64]	@ (8008480 <process_control_request+0x5e4>)
 8008440:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008442:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f003 0301 	and.w	r3, r3, #1
 800844a:	2b00      	cmp	r3, #0
 800844c:	d000      	beq.n	8008450 <process_control_request+0x5b4>
 800844e:	be00      	bkpt	0x0000
            return false;
 8008450:	2300      	movs	r3, #0
 8008452:	e00e      	b.n	8008472 <process_control_request+0x5d6>
          break;
 8008454:	bf00      	nop
        }
      }
      break;
 8008456:	e00b      	b.n	8008470 <process_control_request+0x5d4>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 8008458:	4b09      	ldr	r3, [pc, #36]	@ (8008480 <process_control_request+0x5e4>)
 800845a:	637b      	str	r3, [r7, #52]	@ 0x34
 800845c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f003 0301 	and.w	r3, r3, #1
 8008464:	2b00      	cmp	r3, #0
 8008466:	d000      	beq.n	800846a <process_control_request+0x5ce>
 8008468:	be00      	bkpt	0x0000
      return false;
 800846a:	2300      	movs	r3, #0
 800846c:	e001      	b.n	8008472 <process_control_request+0x5d6>
      break;
 800846e:	bf00      	nop
  }

  return true;
 8008470:	2301      	movs	r3, #1
}
 8008472:	4618      	mov	r0, r3
 8008474:	3768      	adds	r7, #104	@ 0x68
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}
 800847a:	bf00      	nop
 800847c:	20010d24 	.word	0x20010d24
 8008480:	e000edf0 	.word	0xe000edf0

08008484 <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b096      	sub	sp, #88	@ 0x58
 8008488:	af00      	add	r7, sp, #0
 800848a:	4603      	mov	r3, r0
 800848c:	460a      	mov	r2, r1
 800848e:	71fb      	strb	r3, [r7, #7]
 8008490:	4613      	mov	r3, r2
 8008492:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 8008494:	79bb      	ldrb	r3, [r7, #6]
 8008496:	3b01      	subs	r3, #1
 8008498:	b2db      	uxtb	r3, r3
 800849a:	4618      	mov	r0, r3
 800849c:	f7f8 fd94 	bl	8000fc8 <tud_descriptor_configuration_cb>
 80084a0:	64f8      	str	r0, [r7, #76]	@ 0x4c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 80084a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d003      	beq.n	80084b0 <process_set_config+0x2c>
 80084a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084aa:	785b      	ldrb	r3, [r3, #1]
 80084ac:	2b02      	cmp	r3, #2
 80084ae:	d00a      	beq.n	80084c6 <process_set_config+0x42>
 80084b0:	4b8b      	ldr	r3, [pc, #556]	@ (80086e0 <process_set_config+0x25c>)
 80084b2:	623b      	str	r3, [r7, #32]
 80084b4:	6a3b      	ldr	r3, [r7, #32]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f003 0301 	and.w	r3, r3, #1
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d000      	beq.n	80084c2 <process_set_config+0x3e>
 80084c0:	be00      	bkpt	0x0000
 80084c2:	2300      	movs	r3, #0
 80084c4:	e107      	b.n	80086d6 <process_set_config+0x252>

  // Parse configuration descriptor
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 80084c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084c8:	79db      	ldrb	r3, [r3, #7]
 80084ca:	115b      	asrs	r3, r3, #5
 80084cc:	f003 0301 	and.w	r3, r3, #1
 80084d0:	b2d9      	uxtb	r1, r3
 80084d2:	4a84      	ldr	r2, [pc, #528]	@ (80086e4 <process_set_config+0x260>)
 80084d4:	7813      	ldrb	r3, [r2, #0]
 80084d6:	f361 1304 	bfi	r3, r1, #4, #1
 80084da:	7013      	strb	r3, [r2, #0]
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1u : 0u;
 80084dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084de:	79db      	ldrb	r3, [r3, #7]
 80084e0:	119b      	asrs	r3, r3, #6
 80084e2:	f003 0301 	and.w	r3, r3, #1
 80084e6:	b2d9      	uxtb	r1, r3
 80084e8:	4a7e      	ldr	r2, [pc, #504]	@ (80086e4 <process_set_config+0x260>)
 80084ea:	7813      	ldrb	r3, [r2, #0]
 80084ec:	f361 1345 	bfi	r3, r1, #5, #1
 80084f0:	7013      	strb	r3, [r2, #0]

  // Parse interface descriptor
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 80084f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084f4:	3309      	adds	r3, #9
 80084f6:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 80084f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084fa:	885b      	ldrh	r3, [r3, #2]
 80084fc:	b29b      	uxth	r3, r3
 80084fe:	461a      	mov	r2, r3
 8008500:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008502:	4413      	add	r3, r2
 8008504:	64bb      	str	r3, [r7, #72]	@ 0x48

  while( p_desc < desc_end )
 8008506:	e0e0      	b.n	80086ca <process_set_config+0x246>
  {
    uint8_t assoc_itf_count = 1;
 8008508:	2301      	movs	r3, #1
 800850a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800850e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008510:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8008512:	69fb      	ldr	r3, [r7, #28]
 8008514:	3301      	adds	r3, #1
 8008516:	781b      	ldrb	r3, [r3, #0]

    // Class will always starts with Interface Association (if any) and then Interface descriptor
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 8008518:	2b0b      	cmp	r3, #11
 800851a:	d10f      	bne.n	800853c <process_set_config+0xb8>
    {
      tusb_desc_interface_assoc_t const * desc_iad = (tusb_desc_interface_assoc_t const *) p_desc;
 800851c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800851e:	647b      	str	r3, [r7, #68]	@ 0x44
      assoc_itf_count = desc_iad->bInterfaceCount;
 8008520:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008522:	78db      	ldrb	r3, [r3, #3]
 8008524:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8008528:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800852a:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800852c:	69bb      	ldr	r3, [r7, #24]
 800852e:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	781b      	ldrb	r3, [r3, #0]
 8008534:	461a      	mov	r2, r3
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	4413      	add	r3, r2

      p_desc = tu_desc_next(p_desc); // next to Interface
 800853a:	657b      	str	r3, [r7, #84]	@ 0x54
 800853c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800853e:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	3301      	adds	r3, #1
 8008544:	781b      	ldrb	r3, [r3, #0]
      // IAD's first interface number and class should match with opened interface
      //TU_ASSERT(desc_iad->bFirstInterface == desc_itf->bInterfaceNumber &&
      //          desc_iad->bFunctionClass  == desc_itf->bInterfaceClass);
    }

    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 8008546:	2b04      	cmp	r3, #4
 8008548:	d00a      	beq.n	8008560 <process_set_config+0xdc>
 800854a:	4b65      	ldr	r3, [pc, #404]	@ (80086e0 <process_set_config+0x25c>)
 800854c:	627b      	str	r3, [r7, #36]	@ 0x24
 800854e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f003 0301 	and.w	r3, r3, #1
 8008556:	2b00      	cmp	r3, #0
 8008558:	d000      	beq.n	800855c <process_set_config+0xd8>
 800855a:	be00      	bkpt	0x0000
 800855c:	2300      	movs	r3, #0
 800855e:	e0ba      	b.n	80086d6 <process_set_config+0x252>
    tusb_desc_interface_t const * desc_itf = (tusb_desc_interface_t const*) p_desc;
 8008560:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008562:	643b      	str	r3, [r7, #64]	@ 0x40

    // Find driver for this interface
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 8008564:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008566:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008568:	1ad3      	subs	r3, r2, r3
 800856a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint8_t drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800856c:	2300      	movs	r3, #0
 800856e:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 8008572:	e08e      	b.n	8008692 <process_set_config+0x20e>
 8008574:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8008578:	73fb      	strb	r3, [r7, #15]
  usbd_class_driver_t const *driver = NULL;
 800857a:	2300      	movs	r3, #0
 800857c:	60bb      	str	r3, [r7, #8]
  if (drvid < _app_driver_count) {
 800857e:	4b5a      	ldr	r3, [pc, #360]	@ (80086e8 <process_set_config+0x264>)
 8008580:	781b      	ldrb	r3, [r3, #0]
 8008582:	7bfa      	ldrb	r2, [r7, #15]
 8008584:	429a      	cmp	r2, r3
 8008586:	d209      	bcs.n	800859c <process_set_config+0x118>
    driver = &_app_driver[drvid];
 8008588:	4b58      	ldr	r3, [pc, #352]	@ (80086ec <process_set_config+0x268>)
 800858a:	6819      	ldr	r1, [r3, #0]
 800858c:	7bfa      	ldrb	r2, [r7, #15]
 800858e:	4613      	mov	r3, r2
 8008590:	00db      	lsls	r3, r3, #3
 8008592:	4413      	add	r3, r2
 8008594:	009b      	lsls	r3, r3, #2
 8008596:	440b      	add	r3, r1
 8008598:	60bb      	str	r3, [r7, #8]
 800859a:	e00f      	b.n	80085bc <process_set_config+0x138>
    drvid -= _app_driver_count;
 800859c:	4b52      	ldr	r3, [pc, #328]	@ (80086e8 <process_set_config+0x264>)
 800859e:	781b      	ldrb	r3, [r3, #0]
 80085a0:	7bfa      	ldrb	r2, [r7, #15]
 80085a2:	1ad3      	subs	r3, r2, r3
 80085a4:	73fb      	strb	r3, [r7, #15]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80085a6:	7bfb      	ldrb	r3, [r7, #15]
 80085a8:	2b03      	cmp	r3, #3
 80085aa:	d807      	bhi.n	80085bc <process_set_config+0x138>
      driver = &_usbd_driver[drvid];
 80085ac:	7bfa      	ldrb	r2, [r7, #15]
 80085ae:	4613      	mov	r3, r2
 80085b0:	00db      	lsls	r3, r3, #3
 80085b2:	4413      	add	r3, r2
 80085b4:	009b      	lsls	r3, r3, #2
 80085b6:	4a4e      	ldr	r2, [pc, #312]	@ (80086f0 <process_set_config+0x26c>)
 80085b8:	4413      	add	r3, r2
 80085ba:	60bb      	str	r3, [r7, #8]
  return driver;
 80085bc:	68bb      	ldr	r3, [r7, #8]
    {
      usbd_class_driver_t const *driver = get_driver(drv_id);
 80085be:	63bb      	str	r3, [r7, #56]	@ 0x38
      TU_ASSERT(driver);
 80085c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d10a      	bne.n	80085dc <process_set_config+0x158>
 80085c6:	4b46      	ldr	r3, [pc, #280]	@ (80086e0 <process_set_config+0x25c>)
 80085c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f003 0301 	and.w	r3, r3, #1
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d000      	beq.n	80085d8 <process_set_config+0x154>
 80085d6:	be00      	bkpt	0x0000
 80085d8:	2300      	movs	r3, #0
 80085da:	e07c      	b.n	80086d6 <process_set_config+0x252>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 80085dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085de:	691b      	ldr	r3, [r3, #16]
 80085e0:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80085e2:	79f8      	ldrb	r0, [r7, #7]
 80085e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80085e6:	4798      	blx	r3
 80085e8:	4603      	mov	r3, r0
 80085ea:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 80085ec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80085ee:	2b08      	cmp	r3, #8
 80085f0:	d94a      	bls.n	8008688 <process_set_config+0x204>
 80085f2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80085f4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d846      	bhi.n	8008688 <process_set_config+0x204>
        // Open successfully
        TU_LOG_USBD("  %s opened\r\n", driver->name);

        // Some drivers use 2 or more interfaces but may not have IAD e.g MIDI (always) or
        // BTH (even CDC) with class in device descriptor (single interface)
        if (assoc_itf_count == 1) {
 80085fa:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80085fe:	2b01      	cmp	r3, #1
 8008600:	d107      	bne.n	8008612 <process_set_config+0x18e>
          #if CFG_TUD_CDC
          if ( driver->open == cdcd_open ) {
 8008602:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008604:	691b      	ldr	r3, [r3, #16]
 8008606:	4a3b      	ldr	r2, [pc, #236]	@ (80086f4 <process_set_config+0x270>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d102      	bne.n	8008612 <process_set_config+0x18e>
            assoc_itf_count = 2;
 800860c:	2302      	movs	r3, #2
 800860e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
          }
          #endif
        }

        // bind (associated) interfaces to found driver
        for(uint8_t i=0; i<assoc_itf_count; i++)
 8008612:	2300      	movs	r3, #0
 8008614:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 8008618:	e024      	b.n	8008664 <process_set_config+0x1e0>
        {
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 800861a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800861c:	789a      	ldrb	r2, [r3, #2]
 800861e:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8008622:	4413      	add	r3, r2
 8008624:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

          // Interface number must not be used already
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 8008628:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800862c:	4a2d      	ldr	r2, [pc, #180]	@ (80086e4 <process_set_config+0x260>)
 800862e:	4413      	add	r3, r2
 8008630:	791b      	ldrb	r3, [r3, #4]
 8008632:	2bff      	cmp	r3, #255	@ 0xff
 8008634:	d00a      	beq.n	800864c <process_set_config+0x1c8>
 8008636:	4b2a      	ldr	r3, [pc, #168]	@ (80086e0 <process_set_config+0x25c>)
 8008638:	633b      	str	r3, [r7, #48]	@ 0x30
 800863a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f003 0301 	and.w	r3, r3, #1
 8008642:	2b00      	cmp	r3, #0
 8008644:	d000      	beq.n	8008648 <process_set_config+0x1c4>
 8008646:	be00      	bkpt	0x0000
 8008648:	2300      	movs	r3, #0
 800864a:	e044      	b.n	80086d6 <process_set_config+0x252>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 800864c:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8008650:	4a24      	ldr	r2, [pc, #144]	@ (80086e4 <process_set_config+0x260>)
 8008652:	4413      	add	r3, r2
 8008654:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8008658:	711a      	strb	r2, [r3, #4]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800865a:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800865e:	3301      	adds	r3, #1
 8008660:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 8008664:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 8008668:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800866c:	429a      	cmp	r2, r3
 800866e:	d3d4      	bcc.n	800861a <process_set_config+0x196>
        }

        // bind all endpoints to found driver
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 8008670:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8008674:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8008676:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008678:	481f      	ldr	r0, [pc, #124]	@ (80086f8 <process_set_config+0x274>)
 800867a:	f003 fb95 	bl	800bda8 <tu_edpt_bind_driver>

        // next Interface
        p_desc += drv_len;
 800867e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008680:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008682:	4413      	add	r3, r2
 8008684:	657b      	str	r3, [r7, #84]	@ 0x54

        break; // exit driver find loop
 8008686:	e00d      	b.n	80086a4 <process_set_config+0x220>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8008688:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800868c:	3301      	adds	r3, #1
 800868e:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 8008692:	4b15      	ldr	r3, [pc, #84]	@ (80086e8 <process_set_config+0x264>)
 8008694:	781b      	ldrb	r3, [r3, #0]
 8008696:	3304      	adds	r3, #4
 8008698:	b2db      	uxtb	r3, r3
 800869a:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800869e:	429a      	cmp	r2, r3
 80086a0:	f4ff af68 	bcc.w	8008574 <process_set_config+0xf0>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 80086a4:	4b10      	ldr	r3, [pc, #64]	@ (80086e8 <process_set_config+0x264>)
 80086a6:	781b      	ldrb	r3, [r3, #0]
 80086a8:	3304      	adds	r3, #4
 80086aa:	b2db      	uxtb	r3, r3
 80086ac:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 80086b0:	429a      	cmp	r2, r3
 80086b2:	d30a      	bcc.n	80086ca <process_set_config+0x246>
 80086b4:	4b0a      	ldr	r3, [pc, #40]	@ (80086e0 <process_set_config+0x25c>)
 80086b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80086b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f003 0301 	and.w	r3, r3, #1
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d000      	beq.n	80086c6 <process_set_config+0x242>
 80086c4:	be00      	bkpt	0x0000
 80086c6:	2300      	movs	r3, #0
 80086c8:	e005      	b.n	80086d6 <process_set_config+0x252>
  while( p_desc < desc_end )
 80086ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80086cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80086ce:	429a      	cmp	r2, r3
 80086d0:	f4ff af1a 	bcc.w	8008508 <process_set_config+0x84>
  }

  return true;
 80086d4:	2301      	movs	r3, #1
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3758      	adds	r7, #88	@ 0x58
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}
 80086de:	bf00      	nop
 80086e0:	e000edf0 	.word	0xe000edf0
 80086e4:	20010d24 	.word	0x20010d24
 80086e8:	20010d58 	.word	0x20010d58
 80086ec:	20010d54 	.word	0x20010d54
 80086f0:	0800c9b8 	.word	0x0800c9b8
 80086f4:	08003d9d 	.word	0x08003d9d
 80086f8:	20010d38 	.word	0x20010d38

080086fc <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b094      	sub	sp, #80	@ 0x50
 8008700:	af00      	add	r7, sp, #0
 8008702:	4603      	mov	r3, r0
 8008704:	6039      	str	r1, [r7, #0]
 8008706:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	885b      	ldrh	r3, [r3, #2]
 800870c:	b29b      	uxth	r3, r3
 800870e:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8008710:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008712:	0a1b      	lsrs	r3, r3, #8
 8008714:	b29b      	uxth	r3, r3
 8008716:	b2db      	uxtb	r3, r3
 8008718:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	885b      	ldrh	r3, [r3, #2]
 8008720:	b29b      	uxth	r3, r3
 8008722:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8008724:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008726:	b2db      	uxtb	r3, r3
 8008728:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 800872c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8008730:	3b01      	subs	r3, #1
 8008732:	2b0e      	cmp	r3, #14
 8008734:	f200 80b4 	bhi.w	80088a0 <process_get_descriptor+0x1a4>
 8008738:	a201      	add	r2, pc, #4	@ (adr r2, 8008740 <process_get_descriptor+0x44>)
 800873a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800873e:	bf00      	nop
 8008740:	0800877d 	.word	0x0800877d
 8008744:	080087e1 	.word	0x080087e1
 8008748:	08008847 	.word	0x08008847
 800874c:	080088a1 	.word	0x080088a1
 8008750:	080088a1 	.word	0x080088a1
 8008754:	0800887b 	.word	0x0800887b
 8008758:	080087e1 	.word	0x080087e1
 800875c:	080088a1 	.word	0x080088a1
 8008760:	080088a1 	.word	0x080088a1
 8008764:	080088a1 	.word	0x080088a1
 8008768:	080088a1 	.word	0x080088a1
 800876c:	080088a1 	.word	0x080088a1
 8008770:	080088a1 	.word	0x080088a1
 8008774:	080088a1 	.word	0x080088a1
 8008778:	080087af 	.word	0x080087af
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 800877c:	f7f8 fc02 	bl	8000f84 <tud_descriptor_device_cb>
 8008780:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 8008782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008784:	2b00      	cmp	r3, #0
 8008786:	d10a      	bne.n	800879e <process_get_descriptor+0xa2>
 8008788:	4b48      	ldr	r3, [pc, #288]	@ (80088ac <process_get_descriptor+0x1b0>)
 800878a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800878c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f003 0301 	and.w	r3, r3, #1
 8008794:	2b00      	cmp	r3, #0
 8008796:	d000      	beq.n	800879a <process_get_descriptor+0x9e>
 8008798:	be00      	bkpt	0x0000
 800879a:	2300      	movs	r3, #0
 800879c:	e081      	b.n	80088a2 <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 800879e:	79f8      	ldrb	r0, [r7, #7]
 80087a0:	2312      	movs	r3, #18
 80087a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087a4:	6839      	ldr	r1, [r7, #0]
 80087a6:	f000 ff17 	bl	80095d8 <tud_control_xfer>
 80087aa:	4603      	mov	r3, r0
 80087ac:	e079      	b.n	80088a2 <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 80087ae:	f7fe ffab 	bl	8007708 <tud_descriptor_bos_cb>
 80087b2:	4603      	mov	r3, r0
 80087b4:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 80087b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d101      	bne.n	80087c0 <process_get_descriptor+0xc4>
 80087bc:	2300      	movs	r3, #0
 80087be:	e070      	b.n	80088a2 <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 80087c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087c2:	3302      	adds	r3, #2
 80087c4:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 80087c6:	6a3b      	ldr	r3, [r7, #32]
 80087c8:	881b      	ldrh	r3, [r3, #0]
 80087ca:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 80087ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80087d0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80087d4:	79f8      	ldrb	r0, [r7, #7]
 80087d6:	6839      	ldr	r1, [r7, #0]
 80087d8:	f000 fefe 	bl	80095d8 <tud_control_xfer>
 80087dc:	4603      	mov	r3, r0
 80087de:	e060      	b.n	80088a2 <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 80087e0:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80087e4:	2b02      	cmp	r3, #2
 80087e6:	d114      	bne.n	8008812 <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 80087e8:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80087ec:	4618      	mov	r0, r3
 80087ee:	f7f8 fbeb 	bl	8000fc8 <tud_descriptor_configuration_cb>
 80087f2:	4603      	mov	r3, r0
 80087f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 80087f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d116      	bne.n	800882a <process_get_descriptor+0x12e>
 80087fc:	4b2b      	ldr	r3, [pc, #172]	@ (80088ac <process_get_descriptor+0x1b0>)
 80087fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008800:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f003 0301 	and.w	r3, r3, #1
 8008808:	2b00      	cmp	r3, #0
 800880a:	d000      	beq.n	800880e <process_get_descriptor+0x112>
 800880c:	be00      	bkpt	0x0000
 800880e:	2300      	movs	r3, #0
 8008810:	e047      	b.n	80088a2 <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 8008812:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8008816:	4618      	mov	r0, r3
 8008818:	f7fe ff86 	bl	8007728 <tud_descriptor_other_speed_configuration_cb>
 800881c:	4603      	mov	r3, r0
 800881e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 8008820:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008822:	2b00      	cmp	r3, #0
 8008824:	d101      	bne.n	800882a <process_get_descriptor+0x12e>
 8008826:	2300      	movs	r3, #0
 8008828:	e03b      	b.n	80088a2 <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 800882a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800882c:	3302      	adds	r3, #2
 800882e:	61fb      	str	r3, [r7, #28]
 8008830:	69fb      	ldr	r3, [r7, #28]
 8008832:	881b      	ldrh	r3, [r3, #0]
 8008834:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 8008836:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008838:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800883a:	79f8      	ldrb	r0, [r7, #7]
 800883c:	6839      	ldr	r1, [r7, #0]
 800883e:	f000 fecb 	bl	80095d8 <tud_control_xfer>
 8008842:	4603      	mov	r3, r0
 8008844:	e02d      	b.n	80088a2 <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	889b      	ldrh	r3, [r3, #4]
 800884a:	b29a      	uxth	r2, r3
 800884c:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8008850:	4611      	mov	r1, r2
 8008852:	4618      	mov	r0, r3
 8008854:	f7f8 fbd0 	bl	8000ff8 <tud_descriptor_string_cb>
 8008858:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 800885a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800885c:	2b00      	cmp	r3, #0
 800885e:	d101      	bne.n	8008864 <process_get_descriptor+0x168>
 8008860:	2300      	movs	r3, #0
 8008862:	e01e      	b.n	80088a2 <process_get_descriptor+0x1a6>
 8008864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008866:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 8008868:	69bb      	ldr	r3, [r7, #24]
 800886a:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 800886c:	79f8      	ldrb	r0, [r7, #7]
 800886e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008870:	6839      	ldr	r1, [r7, #0]
 8008872:	f000 feb1 	bl	80095d8 <tud_control_xfer>
 8008876:	4603      	mov	r3, r0
 8008878:	e013      	b.n	80088a2 <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 800887a:	f7fe ff4d 	bl	8007718 <tud_descriptor_device_qualifier_cb>
 800887e:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 8008880:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008882:	2b00      	cmp	r3, #0
 8008884:	d101      	bne.n	800888a <process_get_descriptor+0x18e>
 8008886:	2300      	movs	r3, #0
 8008888:	e00b      	b.n	80088a2 <process_get_descriptor+0x1a6>
 800888a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800888c:	617b      	str	r3, [r7, #20]
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 8008892:	79f8      	ldrb	r0, [r7, #7]
 8008894:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008896:	6839      	ldr	r1, [r7, #0]
 8008898:	f000 fe9e 	bl	80095d8 <tud_control_xfer>
 800889c:	4603      	mov	r3, r0
 800889e:	e000      	b.n	80088a2 <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 80088a0:	2300      	movs	r3, #0
  }
}
 80088a2:	4618      	mov	r0, r3
 80088a4:	3750      	adds	r7, #80	@ 0x50
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}
 80088aa:	bf00      	nop
 80088ac:	e000edf0 	.word	0xe000edf0

080088b0 <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 80088b0:	b590      	push	{r4, r7, lr}
 80088b2:	b0a5      	sub	sp, #148	@ 0x94
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
 80088b8:	460b      	mov	r3, r1
 80088ba:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 80088bc:	2300      	movs	r3, #0
 80088be:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  switch (event->event_id) {
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	785b      	ldrb	r3, [r3, #1]
 80088c6:	3b02      	subs	r3, #2
 80088c8:	2b05      	cmp	r3, #5
 80088ca:	f200 823c 	bhi.w	8008d46 <dcd_event_handler+0x496>
 80088ce:	a201      	add	r2, pc, #4	@ (adr r2, 80088d4 <dcd_event_handler+0x24>)
 80088d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088d4:	080088ed 	.word	0x080088ed
 80088d8:	0800895d 	.word	0x0800895d
 80088dc:	08008919 	.word	0x08008919
 80088e0:	0800893b 	.word	0x0800893b
 80088e4:	08008bbd 	.word	0x08008bbd
 80088e8:	08008bd3 	.word	0x08008bd3
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 80088ec:	4aad      	ldr	r2, [pc, #692]	@ (8008ba4 <dcd_event_handler+0x2f4>)
 80088ee:	7813      	ldrb	r3, [r2, #0]
 80088f0:	f023 0301 	bic.w	r3, r3, #1
 80088f4:	7013      	strb	r3, [r2, #0]
      _usbd_dev.addressed = 0;
 80088f6:	4aab      	ldr	r2, [pc, #684]	@ (8008ba4 <dcd_event_handler+0x2f4>)
 80088f8:	7813      	ldrb	r3, [r2, #0]
 80088fa:	f023 0302 	bic.w	r3, r3, #2
 80088fe:	7013      	strb	r3, [r2, #0]
      _usbd_dev.cfg_num = 0;
 8008900:	4ba8      	ldr	r3, [pc, #672]	@ (8008ba4 <dcd_event_handler+0x2f4>)
 8008902:	2200      	movs	r2, #0
 8008904:	705a      	strb	r2, [r3, #1]
      _usbd_dev.suspended = 0;
 8008906:	4aa7      	ldr	r2, [pc, #668]	@ (8008ba4 <dcd_event_handler+0x2f4>)
 8008908:	7813      	ldrb	r3, [r2, #0]
 800890a:	f023 0304 	bic.w	r3, r3, #4
 800890e:	7013      	strb	r3, [r2, #0]
      send = true;
 8008910:	2301      	movs	r3, #1
 8008912:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 8008916:	e221      	b.n	8008d5c <dcd_event_handler+0x4ac>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 8008918:	4ba2      	ldr	r3, [pc, #648]	@ (8008ba4 <dcd_event_handler+0x2f4>)
 800891a:	781b      	ldrb	r3, [r3, #0]
 800891c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008920:	b2db      	uxtb	r3, r3
 8008922:	2b00      	cmp	r3, #0
 8008924:	f000 8213 	beq.w	8008d4e <dcd_event_handler+0x49e>
        _usbd_dev.suspended = 1;
 8008928:	4a9e      	ldr	r2, [pc, #632]	@ (8008ba4 <dcd_event_handler+0x2f4>)
 800892a:	7813      	ldrb	r3, [r2, #0]
 800892c:	f043 0304 	orr.w	r3, r3, #4
 8008930:	7013      	strb	r3, [r2, #0]
        send = true;
 8008932:	2301      	movs	r3, #1
 8008934:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 8008938:	e209      	b.n	8008d4e <dcd_event_handler+0x49e>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 800893a:	4b9a      	ldr	r3, [pc, #616]	@ (8008ba4 <dcd_event_handler+0x2f4>)
 800893c:	781b      	ldrb	r3, [r3, #0]
 800893e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008942:	b2db      	uxtb	r3, r3
 8008944:	2b00      	cmp	r3, #0
 8008946:	f000 8204 	beq.w	8008d52 <dcd_event_handler+0x4a2>
        _usbd_dev.suspended = 0;
 800894a:	4a96      	ldr	r2, [pc, #600]	@ (8008ba4 <dcd_event_handler+0x2f4>)
 800894c:	7813      	ldrb	r3, [r2, #0]
 800894e:	f023 0304 	bic.w	r3, r3, #4
 8008952:	7013      	strb	r3, [r2, #0]
        send = true;
 8008954:	2301      	movs	r3, #1
 8008956:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800895a:	e1fa      	b.n	8008d52 <dcd_event_handler+0x4a2>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800895c:	2300      	movs	r3, #0
 800895e:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 8008962:	e044      	b.n	80089ee <dcd_event_handler+0x13e>
 8008964:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8008968:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  usbd_class_driver_t const *driver = NULL;
 800896c:	2300      	movs	r3, #0
 800896e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (drvid < _app_driver_count) {
 8008970:	4b8d      	ldr	r3, [pc, #564]	@ (8008ba8 <dcd_event_handler+0x2f8>)
 8008972:	781b      	ldrb	r3, [r3, #0]
 8008974:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8008978:	429a      	cmp	r2, r3
 800897a:	d20a      	bcs.n	8008992 <dcd_event_handler+0xe2>
    driver = &_app_driver[drvid];
 800897c:	4b8b      	ldr	r3, [pc, #556]	@ (8008bac <dcd_event_handler+0x2fc>)
 800897e:	6819      	ldr	r1, [r3, #0]
 8008980:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8008984:	4613      	mov	r3, r2
 8008986:	00db      	lsls	r3, r3, #3
 8008988:	4413      	add	r3, r2
 800898a:	009b      	lsls	r3, r3, #2
 800898c:	440b      	add	r3, r1
 800898e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008990:	e013      	b.n	80089ba <dcd_event_handler+0x10a>
    drvid -= _app_driver_count;
 8008992:	4b85      	ldr	r3, [pc, #532]	@ (8008ba8 <dcd_event_handler+0x2f8>)
 8008994:	781b      	ldrb	r3, [r3, #0]
 8008996:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800899a:	1ad3      	subs	r3, r2, r3
 800899c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80089a0:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 80089a4:	2b03      	cmp	r3, #3
 80089a6:	d808      	bhi.n	80089ba <dcd_event_handler+0x10a>
      driver = &_usbd_driver[drvid];
 80089a8:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 80089ac:	4613      	mov	r3, r2
 80089ae:	00db      	lsls	r3, r3, #3
 80089b0:	4413      	add	r3, r2
 80089b2:	009b      	lsls	r3, r3, #2
 80089b4:	4a7e      	ldr	r2, [pc, #504]	@ (8008bb0 <dcd_event_handler+0x300>)
 80089b6:	4413      	add	r3, r2
 80089b8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return driver;
 80089ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
        usbd_class_driver_t const* driver = get_driver(i);
 80089bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (driver && driver->sof) {
 80089c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d00d      	beq.n	80089e4 <dcd_event_handler+0x134>
 80089c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80089cc:	6a1b      	ldr	r3, [r3, #32]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d008      	beq.n	80089e4 <dcd_event_handler+0x134>
          driver->sof(event->rhport, event->sof.frame_count);
 80089d2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80089d6:	6a1b      	ldr	r3, [r3, #32]
 80089d8:	687a      	ldr	r2, [r7, #4]
 80089da:	7810      	ldrb	r0, [r2, #0]
 80089dc:	687a      	ldr	r2, [r7, #4]
 80089de:	6852      	ldr	r2, [r2, #4]
 80089e0:	4611      	mov	r1, r2
 80089e2:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 80089e4:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 80089e8:	3301      	adds	r3, #1
 80089ea:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 80089ee:	4b6e      	ldr	r3, [pc, #440]	@ (8008ba8 <dcd_event_handler+0x2f8>)
 80089f0:	781b      	ldrb	r3, [r3, #0]
 80089f2:	3304      	adds	r3, #4
 80089f4:	b2db      	uxtb	r3, r3
 80089f6:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d3b2      	bcc.n	8008964 <dcd_event_handler+0xb4>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 80089fe:	4b69      	ldr	r3, [pc, #420]	@ (8008ba4 <dcd_event_handler+0x2f4>)
 8008a00:	781b      	ldrb	r3, [r3, #0]
 8008a02:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008a06:	b2db      	uxtb	r3, r3
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d05a      	beq.n	8008ac2 <dcd_event_handler+0x212>
        _usbd_dev.suspended = 0;
 8008a0c:	4a65      	ldr	r2, [pc, #404]	@ (8008ba4 <dcd_event_handler+0x2f4>)
 8008a0e:	7813      	ldrb	r3, [r2, #0]
 8008a10:	f023 0304 	bic.w	r3, r3, #4
 8008a14:	7013      	strb	r3, [r2, #0]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 8008a16:	f107 0314 	add.w	r3, r7, #20
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	601a      	str	r2, [r3, #0]
 8008a1e:	605a      	str	r2, [r3, #4]
 8008a20:	609a      	str	r2, [r3, #8]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	781b      	ldrb	r3, [r3, #0]
 8008a26:	753b      	strb	r3, [r7, #20]
 8008a28:	2305      	movs	r3, #5
 8008a2a:	757b      	strb	r3, [r7, #21]
 8008a2c:	f107 0314 	add.w	r3, r7, #20
 8008a30:	677b      	str	r3, [r7, #116]	@ 0x74
 8008a32:	78fb      	ldrb	r3, [r7, #3]
 8008a34:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8008a38:	4b5e      	ldr	r3, [pc, #376]	@ (8008bb4 <dcd_event_handler+0x304>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008a3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008a40:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008a42:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8008a46:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 8008a4a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008a4e:	f083 0301 	eor.w	r3, r3, #1
 8008a52:	b2db      	uxtb	r3, r3
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d003      	beq.n	8008a60 <dcd_event_handler+0x1b0>
    qhdl->interrupt_set(false);
 8008a58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	2000      	movs	r0, #0
 8008a5e:	4798      	blx	r3
  }

  const bool success = tu_fifo_write(&qhdl->ff, data);
 8008a60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a62:	3304      	adds	r3, #4
 8008a64:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008a66:	4618      	mov	r0, r3
 8008a68:	f7fe fd0a 	bl	8007480 <tu_fifo_write>
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

  if (!in_isr) {
 8008a72:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008a76:	f083 0301 	eor.w	r3, r3, #1
 8008a7a:	b2db      	uxtb	r3, r3
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d003      	beq.n	8008a88 <dcd_event_handler+0x1d8>
    qhdl->interrupt_set(true);
 8008a80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	2001      	movs	r0, #1
 8008a86:	4798      	blx	r3
  }

  return success;
 8008a88:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8008a8c:	f083 0301 	eor.w	r3, r3, #1
 8008a90:	b2db      	uxtb	r3, r3
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d009      	beq.n	8008aaa <dcd_event_handler+0x1fa>
 8008a96:	4b48      	ldr	r3, [pc, #288]	@ (8008bb8 <dcd_event_handler+0x308>)
 8008a98:	663b      	str	r3, [r7, #96]	@ 0x60
 8008a9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f003 0301 	and.w	r3, r3, #1
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d00c      	beq.n	8008ac0 <dcd_event_handler+0x210>
 8008aa6:	be00      	bkpt	0x0000
 8008aa8:	e00a      	b.n	8008ac0 <dcd_event_handler+0x210>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8008aaa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008aac:	7818      	ldrb	r0, [r3, #0]
 8008aae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008ab0:	785b      	ldrb	r3, [r3, #1]
 8008ab2:	4619      	mov	r1, r3
 8008ab4:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8008ab8:	461a      	mov	r2, r3
 8008aba:	f7fe fe0d 	bl	80076d8 <tud_event_hook_cb>
  return true;
 8008abe:	e000      	b.n	8008ac2 <dcd_event_handler+0x212>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8008ac0:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 8008ac2:	4b38      	ldr	r3, [pc, #224]	@ (8008ba4 <dcd_event_handler+0x2f4>)
 8008ac4:	78db      	ldrb	r3, [r3, #3]
 8008ac6:	b2db      	uxtb	r3, r3
 8008ac8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008aca:	2300      	movs	r3, #0
 8008acc:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8008ad0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8008ad4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008ad6:	fa22 f303 	lsr.w	r3, r2, r3
 8008ada:	f003 0301 	and.w	r3, r3, #1
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	bf14      	ite	ne
 8008ae2:	2301      	movne	r3, #1
 8008ae4:	2300      	moveq	r3, #0
 8008ae6:	b2db      	uxtb	r3, r3
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	f000 8134 	beq.w	8008d56 <dcd_event_handler+0x4a6>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 8008aee:	f107 0308 	add.w	r3, r7, #8
 8008af2:	2200      	movs	r2, #0
 8008af4:	601a      	str	r2, [r3, #0]
 8008af6:	605a      	str	r2, [r3, #4]
 8008af8:	609a      	str	r2, [r3, #8]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	781b      	ldrb	r3, [r3, #0]
 8008afe:	723b      	strb	r3, [r7, #8]
 8008b00:	2303      	movs	r3, #3
 8008b02:	727b      	strb	r3, [r7, #9]
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	685b      	ldr	r3, [r3, #4]
 8008b08:	60fb      	str	r3, [r7, #12]
 8008b0a:	f107 0308 	add.w	r3, r7, #8
 8008b0e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008b10:	78fb      	ldrb	r3, [r7, #3]
 8008b12:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8008b16:	4b27      	ldr	r3, [pc, #156]	@ (8008bb4 <dcd_event_handler+0x304>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b20:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8008b24:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (!in_isr) {
 8008b28:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008b2c:	f083 0301 	eor.w	r3, r3, #1
 8008b30:	b2db      	uxtb	r3, r3
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d003      	beq.n	8008b3e <dcd_event_handler+0x28e>
    qhdl->interrupt_set(false);
 8008b36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	2000      	movs	r0, #0
 8008b3c:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 8008b3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b40:	3304      	adds	r3, #4
 8008b42:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008b44:	4618      	mov	r0, r3
 8008b46:	f7fe fc9b 	bl	8007480 <tu_fifo_write>
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (!in_isr) {
 8008b50:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008b54:	f083 0301 	eor.w	r3, r3, #1
 8008b58:	b2db      	uxtb	r3, r3
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d003      	beq.n	8008b66 <dcd_event_handler+0x2b6>
    qhdl->interrupt_set(true);
 8008b5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	2001      	movs	r0, #1
 8008b64:	4798      	blx	r3
  return success;
 8008b66:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008b6a:	f083 0301 	eor.w	r3, r3, #1
 8008b6e:	b2db      	uxtb	r3, r3
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d009      	beq.n	8008b88 <dcd_event_handler+0x2d8>
 8008b74:	4b10      	ldr	r3, [pc, #64]	@ (8008bb8 <dcd_event_handler+0x308>)
 8008b76:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f003 0301 	and.w	r3, r3, #1
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d00c      	beq.n	8008b9e <dcd_event_handler+0x2ee>
 8008b84:	be00      	bkpt	0x0000
 8008b86:	e00a      	b.n	8008b9e <dcd_event_handler+0x2ee>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8008b88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b8a:	7818      	ldrb	r0, [r3, #0]
 8008b8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b8e:	785b      	ldrb	r3, [r3, #1]
 8008b90:	4619      	mov	r1, r3
 8008b92:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8008b96:	461a      	mov	r2, r3
 8008b98:	f7fe fd9e 	bl	80076d8 <tud_event_hook_cb>
  return true;
 8008b9c:	e000      	b.n	8008ba0 <dcd_event_handler+0x2f0>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8008b9e:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 8008ba0:	e0d9      	b.n	8008d56 <dcd_event_handler+0x4a6>
 8008ba2:	bf00      	nop
 8008ba4:	20010d24 	.word	0x20010d24
 8008ba8:	20010d58 	.word	0x20010d58
 8008bac:	20010d54 	.word	0x20010d54
 8008bb0:	0800c9b8 	.word	0x0800c9b8
 8008bb4:	20010e1c 	.word	0x20010e1c
 8008bb8:	e000edf0 	.word	0xe000edf0

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 8008bbc:	4b90      	ldr	r3, [pc, #576]	@ (8008e00 <dcd_event_handler+0x550>)
 8008bbe:	781b      	ldrb	r3, [r3, #0]
 8008bc0:	b2db      	uxtb	r3, r3
 8008bc2:	3301      	adds	r3, #1
 8008bc4:	b2da      	uxtb	r2, r3
 8008bc6:	4b8e      	ldr	r3, [pc, #568]	@ (8008e00 <dcd_event_handler+0x550>)
 8008bc8:	701a      	strb	r2, [r3, #0]
      send = true;
 8008bca:	2301      	movs	r3, #1
 8008bcc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 8008bd0:	e0c4      	b.n	8008d5c <dcd_event_handler+0x4ac>

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	791b      	ldrb	r3, [r3, #4]
 8008bd6:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
 8008bda:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 8008bde:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008be2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008be6:	f003 030f 	and.w	r3, r3, #15
 8008bea:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 8008bec:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
 8008bf0:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 8008bf4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008bf8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008bfc:	09db      	lsrs	r3, r3, #7
 8008bfe:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 8008c00:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

      send = true;
 8008c04:	2301      	movs	r3, #1
 8008c06:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if(epnum > 0) {
 8008c0a:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	f000 80a3 	beq.w	8008d5a <dcd_event_handler+0x4aa>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8008c14:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8008c18:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8008c1c:	4979      	ldr	r1, [pc, #484]	@ (8008e04 <dcd_event_handler+0x554>)
 8008c1e:	0052      	lsls	r2, r2, #1
 8008c20:	440a      	add	r2, r1
 8008c22:	4413      	add	r3, r2
 8008c24:	3314      	adds	r3, #20
 8008c26:	781b      	ldrb	r3, [r3, #0]
 8008c28:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  usbd_class_driver_t const *driver = NULL;
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (drvid < _app_driver_count) {
 8008c30:	4b75      	ldr	r3, [pc, #468]	@ (8008e08 <dcd_event_handler+0x558>)
 8008c32:	781b      	ldrb	r3, [r3, #0]
 8008c34:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8008c38:	429a      	cmp	r2, r3
 8008c3a:	d20a      	bcs.n	8008c52 <dcd_event_handler+0x3a2>
    driver = &_app_driver[drvid];
 8008c3c:	4b73      	ldr	r3, [pc, #460]	@ (8008e0c <dcd_event_handler+0x55c>)
 8008c3e:	6819      	ldr	r1, [r3, #0]
 8008c40:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8008c44:	4613      	mov	r3, r2
 8008c46:	00db      	lsls	r3, r3, #3
 8008c48:	4413      	add	r3, r2
 8008c4a:	009b      	lsls	r3, r3, #2
 8008c4c:	440b      	add	r3, r1
 8008c4e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008c50:	e013      	b.n	8008c7a <dcd_event_handler+0x3ca>
    drvid -= _app_driver_count;
 8008c52:	4b6d      	ldr	r3, [pc, #436]	@ (8008e08 <dcd_event_handler+0x558>)
 8008c54:	781b      	ldrb	r3, [r3, #0]
 8008c56:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8008c5a:	1ad3      	subs	r3, r2, r3
 8008c5c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8008c60:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8008c64:	2b03      	cmp	r3, #3
 8008c66:	d808      	bhi.n	8008c7a <dcd_event_handler+0x3ca>
      driver = &_usbd_driver[drvid];
 8008c68:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8008c6c:	4613      	mov	r3, r2
 8008c6e:	00db      	lsls	r3, r3, #3
 8008c70:	4413      	add	r3, r2
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	4a66      	ldr	r2, [pc, #408]	@ (8008e10 <dcd_event_handler+0x560>)
 8008c76:	4413      	add	r3, r2
 8008c78:	63bb      	str	r3, [r7, #56]	@ 0x38
  return driver;
 8008c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8008c7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

        if (driver && driver->xfer_isr) {
 8008c80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d068      	beq.n	8008d5a <dcd_event_handler+0x4aa>
 8008c88:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008c8c:	69db      	ldr	r3, [r3, #28]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d063      	beq.n	8008d5a <dcd_event_handler+0x4aa>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 8008c92:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8008c96:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8008c9a:	495a      	ldr	r1, [pc, #360]	@ (8008e04 <dcd_event_handler+0x554>)
 8008c9c:	0052      	lsls	r2, r2, #1
 8008c9e:	440a      	add	r2, r1
 8008ca0:	4413      	add	r3, r2
 8008ca2:	f103 0220 	add.w	r2, r3, #32
 8008ca6:	7813      	ldrb	r3, [r2, #0]
 8008ca8:	f023 0301 	bic.w	r3, r3, #1
 8008cac:	7013      	strb	r3, [r2, #0]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 8008cae:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8008cb2:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8008cb6:	4953      	ldr	r1, [pc, #332]	@ (8008e04 <dcd_event_handler+0x554>)
 8008cb8:	0052      	lsls	r2, r2, #1
 8008cba:	440a      	add	r2, r1
 8008cbc:	4413      	add	r3, r2
 8008cbe:	f103 0220 	add.w	r2, r3, #32
 8008cc2:	7813      	ldrb	r3, [r2, #0]
 8008cc4:	f023 0304 	bic.w	r3, r3, #4
 8008cc8:	7013      	strb	r3, [r2, #0]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 8008cca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008cce:	69dc      	ldr	r4, [r3, #28]
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	7818      	ldrb	r0, [r3, #0]
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	795a      	ldrb	r2, [r3, #5]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	689b      	ldr	r3, [r3, #8]
 8008cdc:	f897 108d 	ldrb.w	r1, [r7, #141]	@ 0x8d
 8008ce0:	47a0      	blx	r4
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	bf14      	ite	ne
 8008ce8:	2301      	movne	r3, #1
 8008cea:	2300      	moveq	r3, #0
 8008cec:	b2db      	uxtb	r3, r3
 8008cee:	f083 0301 	eor.w	r3, r3, #1
 8008cf2:	b2db      	uxtb	r3, r3
 8008cf4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8008cf8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8008cfc:	f003 0301 	and.w	r3, r3, #1
 8008d00:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 8008d04:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d026      	beq.n	8008d5a <dcd_event_handler+0x4aa>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 8008d0c:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8008d10:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8008d14:	493b      	ldr	r1, [pc, #236]	@ (8008e04 <dcd_event_handler+0x554>)
 8008d16:	0052      	lsls	r2, r2, #1
 8008d18:	440a      	add	r2, r1
 8008d1a:	4413      	add	r3, r2
 8008d1c:	f103 0220 	add.w	r2, r3, #32
 8008d20:	7813      	ldrb	r3, [r2, #0]
 8008d22:	f043 0301 	orr.w	r3, r3, #1
 8008d26:	7013      	strb	r3, [r2, #0]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 8008d28:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8008d2c:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8008d30:	4934      	ldr	r1, [pc, #208]	@ (8008e04 <dcd_event_handler+0x554>)
 8008d32:	0052      	lsls	r2, r2, #1
 8008d34:	440a      	add	r2, r1
 8008d36:	4413      	add	r3, r2
 8008d38:	f103 0220 	add.w	r2, r3, #32
 8008d3c:	7813      	ldrb	r3, [r2, #0]
 8008d3e:	f043 0304 	orr.w	r3, r3, #4
 8008d42:	7013      	strb	r3, [r2, #0]
          }
        }
      }
      break;
 8008d44:	e009      	b.n	8008d5a <dcd_event_handler+0x4aa>
    }

    default:
      send = true;
 8008d46:	2301      	movs	r3, #1
 8008d48:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 8008d4c:	e006      	b.n	8008d5c <dcd_event_handler+0x4ac>
      break;
 8008d4e:	bf00      	nop
 8008d50:	e004      	b.n	8008d5c <dcd_event_handler+0x4ac>
      break;
 8008d52:	bf00      	nop
 8008d54:	e002      	b.n	8008d5c <dcd_event_handler+0x4ac>
      break;
 8008d56:	bf00      	nop
 8008d58:	e000      	b.n	8008d5c <dcd_event_handler+0x4ac>
      break;
 8008d5a:	bf00      	nop
  }

  if (send) {
 8008d5c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d049      	beq.n	8008df8 <dcd_event_handler+0x548>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d68:	78fb      	ldrb	r3, [r7, #3]
 8008d6a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8008d6e:	4b29      	ldr	r3, [pc, #164]	@ (8008e14 <dcd_event_handler+0x564>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d76:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d78:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008d7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (!in_isr) {
 8008d80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008d84:	f083 0301 	eor.w	r3, r3, #1
 8008d88:	b2db      	uxtb	r3, r3
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d003      	beq.n	8008d96 <dcd_event_handler+0x4e6>
    qhdl->interrupt_set(false);
 8008d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	2000      	movs	r0, #0
 8008d94:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 8008d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d98:	3304      	adds	r3, #4
 8008d9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	f7fe fb6f 	bl	8007480 <tu_fifo_write>
 8008da2:	4603      	mov	r3, r0
 8008da4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  if (!in_isr) {
 8008da8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008dac:	f083 0301 	eor.w	r3, r3, #1
 8008db0:	b2db      	uxtb	r3, r3
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d003      	beq.n	8008dbe <dcd_event_handler+0x50e>
    qhdl->interrupt_set(true);
 8008db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	2001      	movs	r0, #1
 8008dbc:	4798      	blx	r3
  return success;
 8008dbe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008dc2:	f083 0301 	eor.w	r3, r3, #1
 8008dc6:	b2db      	uxtb	r3, r3
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d009      	beq.n	8008de0 <dcd_event_handler+0x530>
 8008dcc:	4b12      	ldr	r3, [pc, #72]	@ (8008e18 <dcd_event_handler+0x568>)
 8008dce:	623b      	str	r3, [r7, #32]
 8008dd0:	6a3b      	ldr	r3, [r7, #32]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f003 0301 	and.w	r3, r3, #1
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d00c      	beq.n	8008df6 <dcd_event_handler+0x546>
 8008ddc:	be00      	bkpt	0x0000
 8008dde:	e00a      	b.n	8008df6 <dcd_event_handler+0x546>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8008de0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008de2:	7818      	ldrb	r0, [r3, #0]
 8008de4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008de6:	785b      	ldrb	r3, [r3, #1]
 8008de8:	4619      	mov	r1, r3
 8008dea:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008dee:	461a      	mov	r2, r3
 8008df0:	f7fe fc72 	bl	80076d8 <tud_event_hook_cb>
  return true;
 8008df4:	e000      	b.n	8008df8 <dcd_event_handler+0x548>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8008df6:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 8008df8:	bf00      	nop
 8008dfa:	3794      	adds	r7, #148	@ 0x94
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	bd90      	pop	{r4, r7, pc}
 8008e00:	20010d50 	.word	0x20010d50
 8008e04:	20010d24 	.word	0x20010d24
 8008e08:	20010d58 	.word	0x20010d58
 8008e0c:	20010d54 	.word	0x20010d54
 8008e10:	0800c9b8 	.word	0x0800c9b8
 8008e14:	20010e1c 	.word	0x20010e1c
 8008e18:	e000edf0 	.word	0xe000edf0

08008e1c <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b082      	sub	sp, #8
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	4603      	mov	r3, r0
 8008e24:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 8008e26:	79fb      	ldrb	r3, [r7, #7]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d005      	beq.n	8008e38 <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 8008e2c:	4b07      	ldr	r3, [pc, #28]	@ (8008e4c <usbd_int_set+0x30>)
 8008e2e:	781b      	ldrb	r3, [r3, #0]
 8008e30:	4618      	mov	r0, r3
 8008e32:	f001 fa97 	bl	800a364 <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 8008e36:	e004      	b.n	8008e42 <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 8008e38:	4b04      	ldr	r3, [pc, #16]	@ (8008e4c <usbd_int_set+0x30>)
 8008e3a:	781b      	ldrb	r3, [r3, #0]
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f001 fab9 	bl	800a3b4 <dcd_int_disable>
}
 8008e42:	bf00      	nop
 8008e44:	3708      	adds	r7, #8
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bd80      	pop	{r7, pc}
 8008e4a:	bf00      	nop
 8008e4c:	20000015 	.word	0x20000015

08008e50 <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b084      	sub	sp, #16
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	4603      	mov	r3, r0
 8008e58:	71fb      	strb	r3, [r7, #7]
 8008e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8008e94 <usbd_spin_lock+0x44>)
 8008e5c:	60fb      	str	r3, [r7, #12]
 8008e5e:	79fb      	ldrb	r3, [r7, #7]
 8008e60:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 8008e62:	7afb      	ldrb	r3, [r7, #11]
 8008e64:	f083 0301 	eor.w	r3, r3, #1
 8008e68:	b2db      	uxtb	r3, r3
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d007      	beq.n	8008e7e <usbd_spin_lock+0x2e>
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d103      	bne.n	8008e7e <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	2000      	movs	r0, #0
 8008e7c:	4798      	blx	r3
  ctx->nested_count++;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	685b      	ldr	r3, [r3, #4]
 8008e82:	1c5a      	adds	r2, r3, #1
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	605a      	str	r2, [r3, #4]
}
 8008e88:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 8008e8a:	bf00      	nop
 8008e8c:	3710      	adds	r7, #16
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}
 8008e92:	bf00      	nop
 8008e94:	20000018 	.word	0x20000018

08008e98 <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b084      	sub	sp, #16
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	71fb      	strb	r3, [r7, #7]
 8008ea2:	4b10      	ldr	r3, [pc, #64]	@ (8008ee4 <usbd_spin_unlock+0x4c>)
 8008ea4:	60fb      	str	r3, [r7, #12]
 8008ea6:	79fb      	ldrb	r3, [r7, #7]
 8008ea8:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	685b      	ldr	r3, [r3, #4]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d013      	beq.n	8008eda <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	1e5a      	subs	r2, r3, #1
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 8008ebc:	7afb      	ldrb	r3, [r7, #11]
 8008ebe:	f083 0301 	eor.w	r3, r3, #1
 8008ec2:	b2db      	uxtb	r3, r3
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d009      	beq.n	8008edc <usbd_spin_unlock+0x44>
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	685b      	ldr	r3, [r3, #4]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d105      	bne.n	8008edc <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	2001      	movs	r0, #1
 8008ed6:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 8008ed8:	e000      	b.n	8008edc <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 8008eda:	bf00      	nop
 8008edc:	bf00      	nop
 8008ede:	3710      	adds	r7, #16
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}
 8008ee4:	20000018 	.word	0x20000018

08008ee8 <usbd_open_edpt_pair>:

// Parse consecutive endpoint descriptors (IN & OUT)
bool usbd_open_edpt_pair(uint8_t rhport, uint8_t const* p_desc, uint8_t ep_count, uint8_t xfer_type, uint8_t* ep_out, uint8_t* ep_in)
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b08a      	sub	sp, #40	@ 0x28
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6039      	str	r1, [r7, #0]
 8008ef0:	4611      	mov	r1, r2
 8008ef2:	461a      	mov	r2, r3
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	71fb      	strb	r3, [r7, #7]
 8008ef8:	460b      	mov	r3, r1
 8008efa:	71bb      	strb	r3, [r7, #6]
 8008efc:	4613      	mov	r3, r2
 8008efe:	717b      	strb	r3, [r7, #5]
  for(int i=0; i<ep_count; i++)
 8008f00:	2300      	movs	r3, #0
 8008f02:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f04:	e04d      	b.n	8008fa2 <usbd_open_edpt_pair+0xba>
  {
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	623b      	str	r3, [r7, #32]

    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 8008f0a:	6a3b      	ldr	r3, [r7, #32]
 8008f0c:	785b      	ldrb	r3, [r3, #1]
 8008f0e:	2b05      	cmp	r3, #5
 8008f10:	d108      	bne.n	8008f24 <usbd_open_edpt_pair+0x3c>
 8008f12:	6a3b      	ldr	r3, [r7, #32]
 8008f14:	78db      	ldrb	r3, [r3, #3]
 8008f16:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008f1a:	b2db      	uxtb	r3, r3
 8008f1c:	461a      	mov	r2, r3
 8008f1e:	797b      	ldrb	r3, [r7, #5]
 8008f20:	4293      	cmp	r3, r2
 8008f22:	d00a      	beq.n	8008f3a <usbd_open_edpt_pair+0x52>
 8008f24:	4b23      	ldr	r3, [pc, #140]	@ (8008fb4 <usbd_open_edpt_pair+0xcc>)
 8008f26:	61bb      	str	r3, [r7, #24]
 8008f28:	69bb      	ldr	r3, [r7, #24]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f003 0301 	and.w	r3, r3, #1
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d000      	beq.n	8008f36 <usbd_open_edpt_pair+0x4e>
 8008f34:	be00      	bkpt	0x0000
 8008f36:	2300      	movs	r3, #0
 8008f38:	e038      	b.n	8008fac <usbd_open_edpt_pair+0xc4>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 8008f3a:	79fb      	ldrb	r3, [r7, #7]
 8008f3c:	6a39      	ldr	r1, [r7, #32]
 8008f3e:	4618      	mov	r0, r3
 8008f40:	f000 f83a 	bl	8008fb8 <usbd_edpt_open>
 8008f44:	4603      	mov	r3, r0
 8008f46:	f083 0301 	eor.w	r3, r3, #1
 8008f4a:	b2db      	uxtb	r3, r3
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d00a      	beq.n	8008f66 <usbd_open_edpt_pair+0x7e>
 8008f50:	4b18      	ldr	r3, [pc, #96]	@ (8008fb4 <usbd_open_edpt_pair+0xcc>)
 8008f52:	61fb      	str	r3, [r7, #28]
 8008f54:	69fb      	ldr	r3, [r7, #28]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f003 0301 	and.w	r3, r3, #1
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d000      	beq.n	8008f62 <usbd_open_edpt_pair+0x7a>
 8008f60:	be00      	bkpt	0x0000
 8008f62:	2300      	movs	r3, #0
 8008f64:	e022      	b.n	8008fac <usbd_open_edpt_pair+0xc4>

    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 8008f66:	6a3b      	ldr	r3, [r7, #32]
 8008f68:	789b      	ldrb	r3, [r3, #2]
 8008f6a:	75fb      	strb	r3, [r7, #23]
 8008f6c:	7dfb      	ldrb	r3, [r7, #23]
 8008f6e:	09db      	lsrs	r3, r3, #7
 8008f70:	b2db      	uxtb	r3, r3
 8008f72:	2b01      	cmp	r3, #1
 8008f74:	d104      	bne.n	8008f80 <usbd_open_edpt_pair+0x98>
    {
      (*ep_in) = desc_ep->bEndpointAddress;
 8008f76:	6a3b      	ldr	r3, [r7, #32]
 8008f78:	789a      	ldrb	r2, [r3, #2]
 8008f7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f7c:	701a      	strb	r2, [r3, #0]
 8008f7e:	e003      	b.n	8008f88 <usbd_open_edpt_pair+0xa0>
    }else
    {
      (*ep_out) = desc_ep->bEndpointAddress;
 8008f80:	6a3b      	ldr	r3, [r7, #32]
 8008f82:	789a      	ldrb	r2, [r3, #2]
 8008f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f86:	701a      	strb	r2, [r3, #0]
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	781b      	ldrb	r3, [r3, #0]
 8008f94:	461a      	mov	r2, r3
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 8008f9a:	603b      	str	r3, [r7, #0]
  for(int i=0; i<ep_count; i++)
 8008f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f9e:	3301      	adds	r3, #1
 8008fa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008fa2:	79bb      	ldrb	r3, [r7, #6]
 8008fa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fa6:	429a      	cmp	r2, r3
 8008fa8:	dbad      	blt.n	8008f06 <usbd_open_edpt_pair+0x1e>
  }

  return true;
 8008faa:	2301      	movs	r3, #1
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	3728      	adds	r7, #40	@ 0x28
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	bd80      	pop	{r7, pc}
 8008fb4:	e000edf0 	.word	0xe000edf0

08008fb8 <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b086      	sub	sp, #24
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	6039      	str	r1, [r7, #0]
 8008fc2:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 8008fc4:	4b1c      	ldr	r3, [pc, #112]	@ (8009038 <usbd_edpt_open+0x80>)
 8008fc6:	781b      	ldrb	r3, [r3, #0]
 8008fc8:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	789b      	ldrb	r3, [r3, #2]
 8008fce:	73fb      	strb	r3, [r7, #15]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008fd0:	7bfb      	ldrb	r3, [r7, #15]
 8008fd2:	f003 030f 	and.w	r3, r3, #15
 8008fd6:	b2db      	uxtb	r3, r3
 8008fd8:	2b05      	cmp	r3, #5
 8008fda:	d90a      	bls.n	8008ff2 <usbd_edpt_open+0x3a>
 8008fdc:	4b17      	ldr	r3, [pc, #92]	@ (800903c <usbd_edpt_open+0x84>)
 8008fde:	613b      	str	r3, [r7, #16]
 8008fe0:	693b      	ldr	r3, [r7, #16]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f003 0301 	and.w	r3, r3, #1
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d000      	beq.n	8008fee <usbd_edpt_open+0x36>
 8008fec:	be00      	bkpt	0x0000
 8008fee:	2300      	movs	r3, #0
 8008ff0:	e01d      	b.n	800902e <usbd_edpt_open+0x76>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed, false));
 8008ff2:	4b13      	ldr	r3, [pc, #76]	@ (8009040 <usbd_edpt_open+0x88>)
 8008ff4:	789b      	ldrb	r3, [r3, #2]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	4619      	mov	r1, r3
 8008ffa:	6838      	ldr	r0, [r7, #0]
 8008ffc:	f002 fe3a 	bl	800bc74 <tu_edpt_validate>
 8009000:	4603      	mov	r3, r0
 8009002:	f083 0301 	eor.w	r3, r3, #1
 8009006:	b2db      	uxtb	r3, r3
 8009008:	2b00      	cmp	r3, #0
 800900a:	d00a      	beq.n	8009022 <usbd_edpt_open+0x6a>
 800900c:	4b0b      	ldr	r3, [pc, #44]	@ (800903c <usbd_edpt_open+0x84>)
 800900e:	617b      	str	r3, [r7, #20]
 8009010:	697b      	ldr	r3, [r7, #20]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f003 0301 	and.w	r3, r3, #1
 8009018:	2b00      	cmp	r3, #0
 800901a:	d000      	beq.n	800901e <usbd_edpt_open+0x66>
 800901c:	be00      	bkpt	0x0000
 800901e:	2300      	movs	r3, #0
 8009020:	e005      	b.n	800902e <usbd_edpt_open+0x76>

  return dcd_edpt_open(rhport, desc_ep);
 8009022:	79fb      	ldrb	r3, [r7, #7]
 8009024:	6839      	ldr	r1, [r7, #0]
 8009026:	4618      	mov	r0, r3
 8009028:	f001 faa0 	bl	800a56c <dcd_edpt_open>
 800902c:	4603      	mov	r3, r0
}
 800902e:	4618      	mov	r0, r3
 8009030:	3718      	adds	r7, #24
 8009032:	46bd      	mov	sp, r7
 8009034:	bd80      	pop	{r7, pc}
 8009036:	bf00      	nop
 8009038:	20000015 	.word	0x20000015
 800903c:	e000edf0 	.word	0xe000edf0
 8009040:	20010d24 	.word	0x20010d24

08009044 <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr) {
 8009044:	b580      	push	{r7, lr}
 8009046:	b086      	sub	sp, #24
 8009048:	af00      	add	r7, sp, #0
 800904a:	4603      	mov	r3, r0
 800904c:	460a      	mov	r2, r1
 800904e:	71fb      	strb	r3, [r7, #7]
 8009050:	4613      	mov	r3, r2
 8009052:	71bb      	strb	r3, [r7, #6]
 8009054:	79bb      	ldrb	r3, [r7, #6]
 8009056:	73bb      	strb	r3, [r7, #14]
 8009058:	7bbb      	ldrb	r3, [r7, #14]
 800905a:	f003 030f 	and.w	r3, r3, #15
 800905e:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8009060:	75fb      	strb	r3, [r7, #23]
 8009062:	79bb      	ldrb	r3, [r7, #6]
 8009064:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009066:	7bfb      	ldrb	r3, [r7, #15]
 8009068:	09db      	lsrs	r3, r3, #7
 800906a:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800906c:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800906e:	7dfa      	ldrb	r2, [r7, #23]
 8009070:	7dbb      	ldrb	r3, [r7, #22]
 8009072:	0052      	lsls	r2, r2, #1
 8009074:	4413      	add	r3, r2
 8009076:	3320      	adds	r3, #32
 8009078:	4a05      	ldr	r2, [pc, #20]	@ (8009090 <usbd_edpt_claim+0x4c>)
 800907a:	4413      	add	r3, r2
 800907c:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 800907e:	2100      	movs	r1, #0
 8009080:	6938      	ldr	r0, [r7, #16]
 8009082:	f002 fd91 	bl	800bba8 <tu_edpt_claim>
 8009086:	4603      	mov	r3, r0
}
 8009088:	4618      	mov	r0, r3
 800908a:	3718      	adds	r7, #24
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}
 8009090:	20010d24 	.word	0x20010d24

08009094 <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr) {
 8009094:	b580      	push	{r7, lr}
 8009096:	b086      	sub	sp, #24
 8009098:	af00      	add	r7, sp, #0
 800909a:	4603      	mov	r3, r0
 800909c:	460a      	mov	r2, r1
 800909e:	71fb      	strb	r3, [r7, #7]
 80090a0:	4613      	mov	r3, r2
 80090a2:	71bb      	strb	r3, [r7, #6]
 80090a4:	79bb      	ldrb	r3, [r7, #6]
 80090a6:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80090a8:	7bbb      	ldrb	r3, [r7, #14]
 80090aa:	f003 030f 	and.w	r3, r3, #15
 80090ae:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80090b0:	75fb      	strb	r3, [r7, #23]
 80090b2:	79bb      	ldrb	r3, [r7, #6]
 80090b4:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80090b6:	7bfb      	ldrb	r3, [r7, #15]
 80090b8:	09db      	lsrs	r3, r3, #7
 80090ba:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80090bc:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 80090be:	7dfa      	ldrb	r2, [r7, #23]
 80090c0:	7dbb      	ldrb	r3, [r7, #22]
 80090c2:	0052      	lsls	r2, r2, #1
 80090c4:	4413      	add	r3, r2
 80090c6:	3320      	adds	r3, #32
 80090c8:	4a05      	ldr	r2, [pc, #20]	@ (80090e0 <usbd_edpt_release+0x4c>)
 80090ca:	4413      	add	r3, r2
 80090cc:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 80090ce:	2100      	movs	r1, #0
 80090d0:	6938      	ldr	r0, [r7, #16]
 80090d2:	f002 fda5 	bl	800bc20 <tu_edpt_release>
 80090d6:	4603      	mov	r3, r0
}
 80090d8:	4618      	mov	r0, r3
 80090da:	3718      	adds	r7, #24
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd80      	pop	{r7, pc}
 80090e0:	20010d24 	.word	0x20010d24

080090e4 <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b088      	sub	sp, #32
 80090e8:	af02      	add	r7, sp, #8
 80090ea:	603a      	str	r2, [r7, #0]
 80090ec:	461a      	mov	r2, r3
 80090ee:	4603      	mov	r3, r0
 80090f0:	71fb      	strb	r3, [r7, #7]
 80090f2:	460b      	mov	r3, r1
 80090f4:	71bb      	strb	r3, [r7, #6]
 80090f6:	4613      	mov	r3, r2
 80090f8:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 80090fa:	4b34      	ldr	r3, [pc, #208]	@ (80091cc <usbd_edpt_xfer+0xe8>)
 80090fc:	781b      	ldrb	r3, [r3, #0]
 80090fe:	71fb      	strb	r3, [r7, #7]
 8009100:	79bb      	ldrb	r3, [r7, #6]
 8009102:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009104:	7abb      	ldrb	r3, [r7, #10]
 8009106:	f003 030f 	and.w	r3, r3, #15
 800910a:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800910c:	75fb      	strb	r3, [r7, #23]
 800910e:	79bb      	ldrb	r3, [r7, #6]
 8009110:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009112:	7afb      	ldrb	r3, [r7, #11]
 8009114:	09db      	lsrs	r3, r3, #7
 8009116:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8009118:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800911a:	7dfa      	ldrb	r2, [r7, #23]
 800911c:	7dbb      	ldrb	r3, [r7, #22]
 800911e:	492c      	ldr	r1, [pc, #176]	@ (80091d0 <usbd_edpt_xfer+0xec>)
 8009120:	0052      	lsls	r2, r2, #1
 8009122:	440a      	add	r2, r1
 8009124:	4413      	add	r3, r2
 8009126:	3320      	adds	r3, #32
 8009128:	781b      	ldrb	r3, [r3, #0]
 800912a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800912e:	b2db      	uxtb	r3, r3
 8009130:	2b00      	cmp	r3, #0
 8009132:	d00a      	beq.n	800914a <usbd_edpt_xfer+0x66>
 8009134:	4b27      	ldr	r3, [pc, #156]	@ (80091d4 <usbd_edpt_xfer+0xf0>)
 8009136:	60fb      	str	r3, [r7, #12]
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f003 0301 	and.w	r3, r3, #1
 8009140:	2b00      	cmp	r3, #0
 8009142:	d000      	beq.n	8009146 <usbd_edpt_xfer+0x62>
 8009144:	be00      	bkpt	0x0000
 8009146:	2300      	movs	r3, #0
 8009148:	e03c      	b.n	80091c4 <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800914a:	7dfa      	ldrb	r2, [r7, #23]
 800914c:	7dbb      	ldrb	r3, [r7, #22]
 800914e:	4920      	ldr	r1, [pc, #128]	@ (80091d0 <usbd_edpt_xfer+0xec>)
 8009150:	0052      	lsls	r2, r2, #1
 8009152:	440a      	add	r2, r1
 8009154:	4413      	add	r3, r2
 8009156:	f103 0220 	add.w	r2, r3, #32
 800915a:	7813      	ldrb	r3, [r2, #0]
 800915c:	f043 0301 	orr.w	r3, r3, #1
 8009160:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 8009162:	88ba      	ldrh	r2, [r7, #4]
 8009164:	79b9      	ldrb	r1, [r7, #6]
 8009166:	79f8      	ldrb	r0, [r7, #7]
 8009168:	f897 3020 	ldrb.w	r3, [r7, #32]
 800916c:	9300      	str	r3, [sp, #0]
 800916e:	4613      	mov	r3, r2
 8009170:	683a      	ldr	r2, [r7, #0]
 8009172:	f001 fac5 	bl	800a700 <dcd_edpt_xfer>
 8009176:	4603      	mov	r3, r0
 8009178:	2b00      	cmp	r3, #0
 800917a:	d001      	beq.n	8009180 <usbd_edpt_xfer+0x9c>
    return true;
 800917c:	2301      	movs	r3, #1
 800917e:	e021      	b.n	80091c4 <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8009180:	7dfa      	ldrb	r2, [r7, #23]
 8009182:	7dbb      	ldrb	r3, [r7, #22]
 8009184:	4912      	ldr	r1, [pc, #72]	@ (80091d0 <usbd_edpt_xfer+0xec>)
 8009186:	0052      	lsls	r2, r2, #1
 8009188:	440a      	add	r2, r1
 800918a:	4413      	add	r3, r2
 800918c:	f103 0220 	add.w	r2, r3, #32
 8009190:	7813      	ldrb	r3, [r2, #0]
 8009192:	f023 0301 	bic.w	r3, r3, #1
 8009196:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8009198:	7dfa      	ldrb	r2, [r7, #23]
 800919a:	7dbb      	ldrb	r3, [r7, #22]
 800919c:	490c      	ldr	r1, [pc, #48]	@ (80091d0 <usbd_edpt_xfer+0xec>)
 800919e:	0052      	lsls	r2, r2, #1
 80091a0:	440a      	add	r2, r1
 80091a2:	4413      	add	r3, r2
 80091a4:	f103 0220 	add.w	r2, r3, #32
 80091a8:	7813      	ldrb	r3, [r2, #0]
 80091aa:	f023 0304 	bic.w	r3, r3, #4
 80091ae:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 80091b0:	4b08      	ldr	r3, [pc, #32]	@ (80091d4 <usbd_edpt_xfer+0xf0>)
 80091b2:	613b      	str	r3, [r7, #16]
 80091b4:	693b      	ldr	r3, [r7, #16]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f003 0301 	and.w	r3, r3, #1
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d000      	beq.n	80091c2 <usbd_edpt_xfer+0xde>
 80091c0:	be00      	bkpt	0x0000
    return false;
 80091c2:	2300      	movs	r3, #0
  }
}
 80091c4:	4618      	mov	r0, r3
 80091c6:	3718      	adds	r7, #24
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}
 80091cc:	20000015 	.word	0x20000015
 80091d0:	20010d24 	.word	0x20010d24
 80091d4:	e000edf0 	.word	0xe000edf0

080091d8 <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 80091d8:	b580      	push	{r7, lr}
 80091da:	b088      	sub	sp, #32
 80091dc:	af02      	add	r7, sp, #8
 80091de:	603a      	str	r2, [r7, #0]
 80091e0:	461a      	mov	r2, r3
 80091e2:	4603      	mov	r3, r0
 80091e4:	71fb      	strb	r3, [r7, #7]
 80091e6:	460b      	mov	r3, r1
 80091e8:	71bb      	strb	r3, [r7, #6]
 80091ea:	4613      	mov	r3, r2
 80091ec:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 80091ee:	4b34      	ldr	r3, [pc, #208]	@ (80092c0 <usbd_edpt_xfer_fifo+0xe8>)
 80091f0:	781b      	ldrb	r3, [r3, #0]
 80091f2:	71fb      	strb	r3, [r7, #7]
 80091f4:	79bb      	ldrb	r3, [r7, #6]
 80091f6:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80091f8:	7abb      	ldrb	r3, [r7, #10]
 80091fa:	f003 030f 	and.w	r3, r3, #15
 80091fe:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8009200:	75fb      	strb	r3, [r7, #23]
 8009202:	79bb      	ldrb	r3, [r7, #6]
 8009204:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009206:	7afb      	ldrb	r3, [r7, #11]
 8009208:	09db      	lsrs	r3, r3, #7
 800920a:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800920c:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue ISO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800920e:	7dfa      	ldrb	r2, [r7, #23]
 8009210:	7dbb      	ldrb	r3, [r7, #22]
 8009212:	492c      	ldr	r1, [pc, #176]	@ (80092c4 <usbd_edpt_xfer_fifo+0xec>)
 8009214:	0052      	lsls	r2, r2, #1
 8009216:	440a      	add	r2, r1
 8009218:	4413      	add	r3, r2
 800921a:	3320      	adds	r3, #32
 800921c:	781b      	ldrb	r3, [r3, #0]
 800921e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009222:	b2db      	uxtb	r3, r3
 8009224:	2b00      	cmp	r3, #0
 8009226:	d00a      	beq.n	800923e <usbd_edpt_xfer_fifo+0x66>
 8009228:	4b27      	ldr	r3, [pc, #156]	@ (80092c8 <usbd_edpt_xfer_fifo+0xf0>)
 800922a:	60fb      	str	r3, [r7, #12]
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f003 0301 	and.w	r3, r3, #1
 8009234:	2b00      	cmp	r3, #0
 8009236:	d000      	beq.n	800923a <usbd_edpt_xfer_fifo+0x62>
 8009238:	be00      	bkpt	0x0000
 800923a:	2300      	movs	r3, #0
 800923c:	e03c      	b.n	80092b8 <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800923e:	7dfa      	ldrb	r2, [r7, #23]
 8009240:	7dbb      	ldrb	r3, [r7, #22]
 8009242:	4920      	ldr	r1, [pc, #128]	@ (80092c4 <usbd_edpt_xfer_fifo+0xec>)
 8009244:	0052      	lsls	r2, r2, #1
 8009246:	440a      	add	r2, r1
 8009248:	4413      	add	r3, r2
 800924a:	f103 0220 	add.w	r2, r3, #32
 800924e:	7813      	ldrb	r3, [r2, #0]
 8009250:	f043 0301 	orr.w	r3, r3, #1
 8009254:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 8009256:	88ba      	ldrh	r2, [r7, #4]
 8009258:	79b9      	ldrb	r1, [r7, #6]
 800925a:	79f8      	ldrb	r0, [r7, #7]
 800925c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009260:	9300      	str	r3, [sp, #0]
 8009262:	4613      	mov	r3, r2
 8009264:	683a      	ldr	r2, [r7, #0]
 8009266:	f001 faa3 	bl	800a7b0 <dcd_edpt_xfer_fifo>
 800926a:	4603      	mov	r3, r0
 800926c:	2b00      	cmp	r3, #0
 800926e:	d001      	beq.n	8009274 <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 8009270:	2301      	movs	r3, #1
 8009272:	e021      	b.n	80092b8 <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8009274:	7dfa      	ldrb	r2, [r7, #23]
 8009276:	7dbb      	ldrb	r3, [r7, #22]
 8009278:	4912      	ldr	r1, [pc, #72]	@ (80092c4 <usbd_edpt_xfer_fifo+0xec>)
 800927a:	0052      	lsls	r2, r2, #1
 800927c:	440a      	add	r2, r1
 800927e:	4413      	add	r3, r2
 8009280:	f103 0220 	add.w	r2, r3, #32
 8009284:	7813      	ldrb	r3, [r2, #0]
 8009286:	f023 0301 	bic.w	r3, r3, #1
 800928a:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800928c:	7dfa      	ldrb	r2, [r7, #23]
 800928e:	7dbb      	ldrb	r3, [r7, #22]
 8009290:	490c      	ldr	r1, [pc, #48]	@ (80092c4 <usbd_edpt_xfer_fifo+0xec>)
 8009292:	0052      	lsls	r2, r2, #1
 8009294:	440a      	add	r2, r1
 8009296:	4413      	add	r3, r2
 8009298:	f103 0220 	add.w	r2, r3, #32
 800929c:	7813      	ldrb	r3, [r2, #0]
 800929e:	f023 0304 	bic.w	r3, r3, #4
 80092a2:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 80092a4:	4b08      	ldr	r3, [pc, #32]	@ (80092c8 <usbd_edpt_xfer_fifo+0xf0>)
 80092a6:	613b      	str	r3, [r7, #16]
 80092a8:	693b      	ldr	r3, [r7, #16]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	f003 0301 	and.w	r3, r3, #1
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d000      	beq.n	80092b6 <usbd_edpt_xfer_fifo+0xde>
 80092b4:	be00      	bkpt	0x0000
    return false;
 80092b6:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	3718      	adds	r7, #24
 80092bc:	46bd      	mov	sp, r7
 80092be:	bd80      	pop	{r7, pc}
 80092c0:	20000015 	.word	0x20000015
 80092c4:	20010d24 	.word	0x20010d24
 80092c8:	e000edf0 	.word	0xe000edf0

080092cc <usbd_edpt_busy>:

bool usbd_edpt_busy(uint8_t rhport, uint8_t ep_addr) {
 80092cc:	b480      	push	{r7}
 80092ce:	b085      	sub	sp, #20
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	4603      	mov	r3, r0
 80092d4:	460a      	mov	r2, r1
 80092d6:	71fb      	strb	r3, [r7, #7]
 80092d8:	4613      	mov	r3, r2
 80092da:	71bb      	strb	r3, [r7, #6]
 80092dc:	79bb      	ldrb	r3, [r7, #6]
 80092de:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80092e0:	7b3b      	ldrb	r3, [r7, #12]
 80092e2:	f003 030f 	and.w	r3, r3, #15
 80092e6:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80092e8:	73fb      	strb	r3, [r7, #15]
 80092ea:	79bb      	ldrb	r3, [r7, #6]
 80092ec:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80092ee:	7b7b      	ldrb	r3, [r7, #13]
 80092f0:	09db      	lsrs	r3, r3, #7
 80092f2:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80092f4:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].busy;
 80092f6:	7bfa      	ldrb	r2, [r7, #15]
 80092f8:	7bbb      	ldrb	r3, [r7, #14]
 80092fa:	490a      	ldr	r1, [pc, #40]	@ (8009324 <usbd_edpt_busy+0x58>)
 80092fc:	0052      	lsls	r2, r2, #1
 80092fe:	440a      	add	r2, r1
 8009300:	4413      	add	r3, r2
 8009302:	3320      	adds	r3, #32
 8009304:	781b      	ldrb	r3, [r3, #0]
 8009306:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800930a:	b2db      	uxtb	r3, r3
 800930c:	2b00      	cmp	r3, #0
 800930e:	bf14      	ite	ne
 8009310:	2301      	movne	r3, #1
 8009312:	2300      	moveq	r3, #0
 8009314:	b2db      	uxtb	r3, r3
}
 8009316:	4618      	mov	r0, r3
 8009318:	3714      	adds	r7, #20
 800931a:	46bd      	mov	sp, r7
 800931c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009320:	4770      	bx	lr
 8009322:	bf00      	nop
 8009324:	20010d24 	.word	0x20010d24

08009328 <usbd_edpt_stall>:

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 8009328:	b580      	push	{r7, lr}
 800932a:	b084      	sub	sp, #16
 800932c:	af00      	add	r7, sp, #0
 800932e:	4603      	mov	r3, r0
 8009330:	460a      	mov	r2, r1
 8009332:	71fb      	strb	r3, [r7, #7]
 8009334:	4613      	mov	r3, r2
 8009336:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 8009338:	4b18      	ldr	r3, [pc, #96]	@ (800939c <usbd_edpt_stall+0x74>)
 800933a:	781b      	ldrb	r3, [r3, #0]
 800933c:	71fb      	strb	r3, [r7, #7]
 800933e:	79bb      	ldrb	r3, [r7, #6]
 8009340:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009342:	7b3b      	ldrb	r3, [r7, #12]
 8009344:	f003 030f 	and.w	r3, r3, #15
 8009348:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800934a:	73fb      	strb	r3, [r7, #15]
 800934c:	79bb      	ldrb	r3, [r7, #6]
 800934e:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009350:	7b7b      	ldrb	r3, [r7, #13]
 8009352:	09db      	lsrs	r3, r3, #7
 8009354:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8009356:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 8009358:	79ba      	ldrb	r2, [r7, #6]
 800935a:	79fb      	ldrb	r3, [r7, #7]
 800935c:	4611      	mov	r1, r2
 800935e:	4618      	mov	r0, r3
 8009360:	f001 fa88 	bl	800a874 <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 8009364:	7bfa      	ldrb	r2, [r7, #15]
 8009366:	7bbb      	ldrb	r3, [r7, #14]
 8009368:	490d      	ldr	r1, [pc, #52]	@ (80093a0 <usbd_edpt_stall+0x78>)
 800936a:	0052      	lsls	r2, r2, #1
 800936c:	440a      	add	r2, r1
 800936e:	4413      	add	r3, r2
 8009370:	f103 0220 	add.w	r2, r3, #32
 8009374:	7813      	ldrb	r3, [r2, #0]
 8009376:	f043 0302 	orr.w	r3, r3, #2
 800937a:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800937c:	7bfa      	ldrb	r2, [r7, #15]
 800937e:	7bbb      	ldrb	r3, [r7, #14]
 8009380:	4907      	ldr	r1, [pc, #28]	@ (80093a0 <usbd_edpt_stall+0x78>)
 8009382:	0052      	lsls	r2, r2, #1
 8009384:	440a      	add	r2, r1
 8009386:	4413      	add	r3, r2
 8009388:	f103 0220 	add.w	r2, r3, #32
 800938c:	7813      	ldrb	r3, [r2, #0]
 800938e:	f043 0301 	orr.w	r3, r3, #1
 8009392:	7013      	strb	r3, [r2, #0]
}
 8009394:	bf00      	nop
 8009396:	3710      	adds	r7, #16
 8009398:	46bd      	mov	sp, r7
 800939a:	bd80      	pop	{r7, pc}
 800939c:	20000015 	.word	0x20000015
 80093a0:	20010d24 	.word	0x20010d24

080093a4 <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b084      	sub	sp, #16
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	4603      	mov	r3, r0
 80093ac:	460a      	mov	r2, r1
 80093ae:	71fb      	strb	r3, [r7, #7]
 80093b0:	4613      	mov	r3, r2
 80093b2:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 80093b4:	4b18      	ldr	r3, [pc, #96]	@ (8009418 <usbd_edpt_clear_stall+0x74>)
 80093b6:	781b      	ldrb	r3, [r3, #0]
 80093b8:	71fb      	strb	r3, [r7, #7]
 80093ba:	79bb      	ldrb	r3, [r7, #6]
 80093bc:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80093be:	7b3b      	ldrb	r3, [r7, #12]
 80093c0:	f003 030f 	and.w	r3, r3, #15
 80093c4:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80093c6:	73fb      	strb	r3, [r7, #15]
 80093c8:	79bb      	ldrb	r3, [r7, #6]
 80093ca:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80093cc:	7b7b      	ldrb	r3, [r7, #13]
 80093ce:	09db      	lsrs	r3, r3, #7
 80093d0:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80093d2:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 80093d4:	79ba      	ldrb	r2, [r7, #6]
 80093d6:	79fb      	ldrb	r3, [r7, #7]
 80093d8:	4611      	mov	r1, r2
 80093da:	4618      	mov	r0, r3
 80093dc:	f001 fa80 	bl	800a8e0 <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 80093e0:	7bfa      	ldrb	r2, [r7, #15]
 80093e2:	7bbb      	ldrb	r3, [r7, #14]
 80093e4:	490d      	ldr	r1, [pc, #52]	@ (800941c <usbd_edpt_clear_stall+0x78>)
 80093e6:	0052      	lsls	r2, r2, #1
 80093e8:	440a      	add	r2, r1
 80093ea:	4413      	add	r3, r2
 80093ec:	f103 0220 	add.w	r2, r3, #32
 80093f0:	7813      	ldrb	r3, [r2, #0]
 80093f2:	f023 0302 	bic.w	r3, r3, #2
 80093f6:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 80093f8:	7bfa      	ldrb	r2, [r7, #15]
 80093fa:	7bbb      	ldrb	r3, [r7, #14]
 80093fc:	4907      	ldr	r1, [pc, #28]	@ (800941c <usbd_edpt_clear_stall+0x78>)
 80093fe:	0052      	lsls	r2, r2, #1
 8009400:	440a      	add	r2, r1
 8009402:	4413      	add	r3, r2
 8009404:	f103 0220 	add.w	r2, r3, #32
 8009408:	7813      	ldrb	r3, [r2, #0]
 800940a:	f023 0301 	bic.w	r3, r3, #1
 800940e:	7013      	strb	r3, [r2, #0]
}
 8009410:	bf00      	nop
 8009412:	3710      	adds	r7, #16
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}
 8009418:	20000015 	.word	0x20000015
 800941c:	20010d24 	.word	0x20010d24

08009420 <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 8009420:	b480      	push	{r7}
 8009422:	b085      	sub	sp, #20
 8009424:	af00      	add	r7, sp, #0
 8009426:	4603      	mov	r3, r0
 8009428:	460a      	mov	r2, r1
 800942a:	71fb      	strb	r3, [r7, #7]
 800942c:	4613      	mov	r3, r2
 800942e:	71bb      	strb	r3, [r7, #6]
 8009430:	79bb      	ldrb	r3, [r7, #6]
 8009432:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009434:	7b3b      	ldrb	r3, [r7, #12]
 8009436:	f003 030f 	and.w	r3, r3, #15
 800943a:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800943c:	73fb      	strb	r3, [r7, #15]
 800943e:	79bb      	ldrb	r3, [r7, #6]
 8009440:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009442:	7b7b      	ldrb	r3, [r7, #13]
 8009444:	09db      	lsrs	r3, r3, #7
 8009446:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8009448:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 800944a:	7bfa      	ldrb	r2, [r7, #15]
 800944c:	7bbb      	ldrb	r3, [r7, #14]
 800944e:	490a      	ldr	r1, [pc, #40]	@ (8009478 <usbd_edpt_stalled+0x58>)
 8009450:	0052      	lsls	r2, r2, #1
 8009452:	440a      	add	r2, r1
 8009454:	4413      	add	r3, r2
 8009456:	3320      	adds	r3, #32
 8009458:	781b      	ldrb	r3, [r3, #0]
 800945a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800945e:	b2db      	uxtb	r3, r3
 8009460:	2b00      	cmp	r3, #0
 8009462:	bf14      	ite	ne
 8009464:	2301      	movne	r3, #1
 8009466:	2300      	moveq	r3, #0
 8009468:	b2db      	uxtb	r3, r3
}
 800946a:	4618      	mov	r0, r3
 800946c:	3714      	adds	r7, #20
 800946e:	46bd      	mov	sp, r7
 8009470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009474:	4770      	bx	lr
 8009476:	bf00      	nop
 8009478:	20010d24 	.word	0x20010d24

0800947c <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 800947c:	b480      	push	{r7}
 800947e:	b083      	sub	sp, #12
 8009480:	af00      	add	r7, sp, #0
 8009482:	4603      	mov	r3, r0
 8009484:	6039      	str	r1, [r7, #0]
 8009486:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 8009488:	bf00      	nop
 800948a:	370c      	adds	r7, #12
 800948c:	46bd      	mov	sp, r7
 800948e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009492:	4770      	bx	lr

08009494 <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 8009494:	b580      	push	{r7, lr}
 8009496:	b086      	sub	sp, #24
 8009498:	af02      	add	r7, sp, #8
 800949a:	4603      	mov	r3, r0
 800949c:	6039      	str	r1, [r7, #0]
 800949e:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	781b      	ldrb	r3, [r3, #0]
 80094a4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80094a8:	b2db      	uxtb	r3, r3
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d001      	beq.n	80094b2 <status_stage_xact+0x1e>
 80094ae:	2300      	movs	r3, #0
 80094b0:	e000      	b.n	80094b4 <status_stage_xact+0x20>
 80094b2:	2380      	movs	r3, #128	@ 0x80
 80094b4:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 80094b6:	7bf9      	ldrb	r1, [r7, #15]
 80094b8:	79f8      	ldrb	r0, [r7, #7]
 80094ba:	2300      	movs	r3, #0
 80094bc:	9300      	str	r3, [sp, #0]
 80094be:	2300      	movs	r3, #0
 80094c0:	2200      	movs	r2, #0
 80094c2:	f7ff fe0f 	bl	80090e4 <usbd_edpt_xfer>
 80094c6:	4603      	mov	r3, r0
}
 80094c8:	4618      	mov	r0, r3
 80094ca:	3710      	adds	r7, #16
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}

080094d0 <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b082      	sub	sp, #8
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	4603      	mov	r3, r0
 80094d8:	6039      	str	r1, [r7, #0]
 80094da:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 80094dc:	4b0b      	ldr	r3, [pc, #44]	@ (800950c <tud_control_status+0x3c>)
 80094de:	683a      	ldr	r2, [r7, #0]
 80094e0:	6810      	ldr	r0, [r2, #0]
 80094e2:	6851      	ldr	r1, [r2, #4]
 80094e4:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 80094e6:	4b09      	ldr	r3, [pc, #36]	@ (800950c <tud_control_status+0x3c>)
 80094e8:	2200      	movs	r2, #0
 80094ea:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 80094ec:	4b07      	ldr	r3, [pc, #28]	@ (800950c <tud_control_status+0x3c>)
 80094ee:	2200      	movs	r2, #0
 80094f0:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 80094f2:	4b06      	ldr	r3, [pc, #24]	@ (800950c <tud_control_status+0x3c>)
 80094f4:	2200      	movs	r2, #0
 80094f6:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 80094f8:	79fb      	ldrb	r3, [r7, #7]
 80094fa:	6839      	ldr	r1, [r7, #0]
 80094fc:	4618      	mov	r0, r3
 80094fe:	f7ff ffc9 	bl	8009494 <status_stage_xact>
 8009502:	4603      	mov	r3, r0
}
 8009504:	4618      	mov	r0, r3
 8009506:	3708      	adds	r7, #8
 8009508:	46bd      	mov	sp, r7
 800950a:	bd80      	pop	{r7, pc}
 800950c:	20010e20 	.word	0x20010e20

08009510 <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 8009510:	b590      	push	{r4, r7, lr}
 8009512:	b08b      	sub	sp, #44	@ 0x2c
 8009514:	af02      	add	r7, sp, #8
 8009516:	4603      	mov	r3, r0
 8009518:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 800951a:	4b2d      	ldr	r3, [pc, #180]	@ (80095d0 <data_stage_xact+0xc0>)
 800951c:	899a      	ldrh	r2, [r3, #12]
 800951e:	4b2c      	ldr	r3, [pc, #176]	@ (80095d0 <data_stage_xact+0xc0>)
 8009520:	89db      	ldrh	r3, [r3, #14]
 8009522:	1ad3      	subs	r3, r2, r3
 8009524:	b29b      	uxth	r3, r3
 8009526:	837b      	strh	r3, [r7, #26]
 8009528:	2340      	movs	r3, #64	@ 0x40
 800952a:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800952c:	8b7a      	ldrh	r2, [r7, #26]
 800952e:	8b3b      	ldrh	r3, [r7, #24]
 8009530:	4293      	cmp	r3, r2
 8009532:	bf28      	it	cs
 8009534:	4613      	movcs	r3, r2
 8009536:	b29b      	uxth	r3, r3
 8009538:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 800953a:	2300      	movs	r3, #0
 800953c:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 800953e:	4b24      	ldr	r3, [pc, #144]	@ (80095d0 <data_stage_xact+0xc0>)
 8009540:	781b      	ldrb	r3, [r3, #0]
 8009542:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009546:	b2db      	uxtb	r3, r3
 8009548:	2b00      	cmp	r3, #0
 800954a:	d02f      	beq.n	80095ac <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 800954c:	2380      	movs	r3, #128	@ 0x80
 800954e:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 8009550:	8bbb      	ldrh	r3, [r7, #28]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d02a      	beq.n	80095ac <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 8009556:	4b1e      	ldr	r3, [pc, #120]	@ (80095d0 <data_stage_xact+0xc0>)
 8009558:	689a      	ldr	r2, [r3, #8]
 800955a:	8bbb      	ldrh	r3, [r7, #28]
 800955c:	491d      	ldr	r1, [pc, #116]	@ (80095d4 <data_stage_xact+0xc4>)
 800955e:	6179      	str	r1, [r7, #20]
 8009560:	2140      	movs	r1, #64	@ 0x40
 8009562:	6139      	str	r1, [r7, #16]
 8009564:	60fa      	str	r2, [r7, #12]
 8009566:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 8009568:	697b      	ldr	r3, [r7, #20]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d102      	bne.n	8009574 <data_stage_xact+0x64>
    return -1;
 800956e:	f04f 33ff 	mov.w	r3, #4294967295
 8009572:	e017      	b.n	80095a4 <data_stage_xact+0x94>
  if (count == 0u) {
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d101      	bne.n	800957e <data_stage_xact+0x6e>
    return 0;
 800957a:	2300      	movs	r3, #0
 800957c:	e012      	b.n	80095a4 <data_stage_xact+0x94>
  if (src == NULL) {
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d102      	bne.n	800958a <data_stage_xact+0x7a>
    return -1;
 8009584:	f04f 33ff 	mov.w	r3, #4294967295
 8009588:	e00c      	b.n	80095a4 <data_stage_xact+0x94>
  if (count > destsz) {
 800958a:	693a      	ldr	r2, [r7, #16]
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	429a      	cmp	r2, r3
 8009590:	d202      	bcs.n	8009598 <data_stage_xact+0x88>
    return -1;
 8009592:	f04f 33ff 	mov.w	r3, #4294967295
 8009596:	e005      	b.n	80095a4 <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 8009598:	68ba      	ldr	r2, [r7, #8]
 800959a:	68f9      	ldr	r1, [r7, #12]
 800959c:	6978      	ldr	r0, [r7, #20]
 800959e:	f003 f8e3 	bl	800c768 <memcpy>
  return 0;
 80095a2:	2300      	movs	r3, #0
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d001      	beq.n	80095ac <data_stage_xact+0x9c>
 80095a8:	2300      	movs	r3, #0
 80095aa:	e00d      	b.n	80095c8 <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 80095ac:	8bbb      	ldrh	r3, [r7, #28]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d001      	beq.n	80095b6 <data_stage_xact+0xa6>
 80095b2:	4a08      	ldr	r2, [pc, #32]	@ (80095d4 <data_stage_xact+0xc4>)
 80095b4:	e000      	b.n	80095b8 <data_stage_xact+0xa8>
 80095b6:	2200      	movs	r2, #0
 80095b8:	8bbb      	ldrh	r3, [r7, #28]
 80095ba:	7ff9      	ldrb	r1, [r7, #31]
 80095bc:	79f8      	ldrb	r0, [r7, #7]
 80095be:	2400      	movs	r4, #0
 80095c0:	9400      	str	r4, [sp, #0]
 80095c2:	f7ff fd8f 	bl	80090e4 <usbd_edpt_xfer>
 80095c6:	4603      	mov	r3, r0
}
 80095c8:	4618      	mov	r0, r3
 80095ca:	3724      	adds	r7, #36	@ 0x24
 80095cc:	46bd      	mov	sp, r7
 80095ce:	bd90      	pop	{r4, r7, pc}
 80095d0:	20010e20 	.word	0x20010e20
 80095d4:	20010e34 	.word	0x20010e34

080095d8 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 80095d8:	b580      	push	{r7, lr}
 80095da:	b088      	sub	sp, #32
 80095dc:	af00      	add	r7, sp, #0
 80095de:	60b9      	str	r1, [r7, #8]
 80095e0:	607a      	str	r2, [r7, #4]
 80095e2:	461a      	mov	r2, r3
 80095e4:	4603      	mov	r3, r0
 80095e6:	73fb      	strb	r3, [r7, #15]
 80095e8:	4613      	mov	r3, r2
 80095ea:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 80095ec:	4b30      	ldr	r3, [pc, #192]	@ (80096b0 <tud_control_xfer+0xd8>)
 80095ee:	68ba      	ldr	r2, [r7, #8]
 80095f0:	6810      	ldr	r0, [r2, #0]
 80095f2:	6851      	ldr	r1, [r2, #4]
 80095f4:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 80095f6:	4a2e      	ldr	r2, [pc, #184]	@ (80096b0 <tud_control_xfer+0xd8>)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 80095fc:	4b2c      	ldr	r3, [pc, #176]	@ (80096b0 <tud_control_xfer+0xd8>)
 80095fe:	2200      	movs	r2, #0
 8009600:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	88db      	ldrh	r3, [r3, #6]
 8009606:	b29a      	uxth	r2, r3
 8009608:	89bb      	ldrh	r3, [r7, #12]
 800960a:	827b      	strh	r3, [r7, #18]
 800960c:	4613      	mov	r3, r2
 800960e:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8009610:	8a7a      	ldrh	r2, [r7, #18]
 8009612:	8a3b      	ldrh	r3, [r7, #16]
 8009614:	4293      	cmp	r3, r2
 8009616:	bf28      	it	cs
 8009618:	4613      	movcs	r3, r2
 800961a:	b29a      	uxth	r2, r3
 800961c:	4b24      	ldr	r3, [pc, #144]	@ (80096b0 <tud_control_xfer+0xd8>)
 800961e:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 8009620:	68bb      	ldr	r3, [r7, #8]
 8009622:	88db      	ldrh	r3, [r3, #6]
 8009624:	b29b      	uxth	r3, r3
 8009626:	2b00      	cmp	r3, #0
 8009628:	d026      	beq.n	8009678 <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 800962a:	4b21      	ldr	r3, [pc, #132]	@ (80096b0 <tud_control_xfer+0xd8>)
 800962c:	899b      	ldrh	r3, [r3, #12]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d00d      	beq.n	800964e <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d10a      	bne.n	800964e <tud_control_xfer+0x76>
 8009638:	4b1e      	ldr	r3, [pc, #120]	@ (80096b4 <tud_control_xfer+0xdc>)
 800963a:	61bb      	str	r3, [r7, #24]
 800963c:	69bb      	ldr	r3, [r7, #24]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f003 0301 	and.w	r3, r3, #1
 8009644:	2b00      	cmp	r3, #0
 8009646:	d000      	beq.n	800964a <tud_control_xfer+0x72>
 8009648:	be00      	bkpt	0x0000
 800964a:	2300      	movs	r3, #0
 800964c:	e02b      	b.n	80096a6 <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 800964e:	7bfb      	ldrb	r3, [r7, #15]
 8009650:	4618      	mov	r0, r3
 8009652:	f7ff ff5d 	bl	8009510 <data_stage_xact>
 8009656:	4603      	mov	r3, r0
 8009658:	f083 0301 	eor.w	r3, r3, #1
 800965c:	b2db      	uxtb	r3, r3
 800965e:	2b00      	cmp	r3, #0
 8009660:	d020      	beq.n	80096a4 <tud_control_xfer+0xcc>
 8009662:	4b14      	ldr	r3, [pc, #80]	@ (80096b4 <tud_control_xfer+0xdc>)
 8009664:	617b      	str	r3, [r7, #20]
 8009666:	697b      	ldr	r3, [r7, #20]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f003 0301 	and.w	r3, r3, #1
 800966e:	2b00      	cmp	r3, #0
 8009670:	d000      	beq.n	8009674 <tud_control_xfer+0x9c>
 8009672:	be00      	bkpt	0x0000
 8009674:	2300      	movs	r3, #0
 8009676:	e016      	b.n	80096a6 <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 8009678:	7bfb      	ldrb	r3, [r7, #15]
 800967a:	68b9      	ldr	r1, [r7, #8]
 800967c:	4618      	mov	r0, r3
 800967e:	f7ff ff09 	bl	8009494 <status_stage_xact>
 8009682:	4603      	mov	r3, r0
 8009684:	f083 0301 	eor.w	r3, r3, #1
 8009688:	b2db      	uxtb	r3, r3
 800968a:	2b00      	cmp	r3, #0
 800968c:	d00a      	beq.n	80096a4 <tud_control_xfer+0xcc>
 800968e:	4b09      	ldr	r3, [pc, #36]	@ (80096b4 <tud_control_xfer+0xdc>)
 8009690:	61fb      	str	r3, [r7, #28]
 8009692:	69fb      	ldr	r3, [r7, #28]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f003 0301 	and.w	r3, r3, #1
 800969a:	2b00      	cmp	r3, #0
 800969c:	d000      	beq.n	80096a0 <tud_control_xfer+0xc8>
 800969e:	be00      	bkpt	0x0000
 80096a0:	2300      	movs	r3, #0
 80096a2:	e000      	b.n	80096a6 <tud_control_xfer+0xce>
  }

  return true;
 80096a4:	2301      	movs	r3, #1
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	3720      	adds	r7, #32
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}
 80096ae:	bf00      	nop
 80096b0:	20010e20 	.word	0x20010e20
 80096b4:	e000edf0 	.word	0xe000edf0

080096b8 <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 80096b8:	b580      	push	{r7, lr}
 80096ba:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 80096bc:	2214      	movs	r2, #20
 80096be:	2100      	movs	r1, #0
 80096c0:	4802      	ldr	r0, [pc, #8]	@ (80096cc <usbd_control_reset+0x14>)
 80096c2:	f003 f824 	bl	800c70e <memset>
}
 80096c6:	bf00      	nop
 80096c8:	bd80      	pop	{r7, pc}
 80096ca:	bf00      	nop
 80096cc:	20010e20 	.word	0x20010e20

080096d0 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 80096d0:	b480      	push	{r7}
 80096d2:	b083      	sub	sp, #12
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 80096d8:	4a04      	ldr	r2, [pc, #16]	@ (80096ec <usbd_control_set_complete_callback+0x1c>)
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	6113      	str	r3, [r2, #16]
}
 80096de:	bf00      	nop
 80096e0:	370c      	adds	r7, #12
 80096e2:	46bd      	mov	sp, r7
 80096e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e8:	4770      	bx	lr
 80096ea:	bf00      	nop
 80096ec:	20010e20 	.word	0x20010e20

080096f0 <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 80096f0:	b480      	push	{r7}
 80096f2:	b083      	sub	sp, #12
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 80096f8:	4b09      	ldr	r3, [pc, #36]	@ (8009720 <usbd_control_set_request+0x30>)
 80096fa:	687a      	ldr	r2, [r7, #4]
 80096fc:	6810      	ldr	r0, [r2, #0]
 80096fe:	6851      	ldr	r1, [r2, #4]
 8009700:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 8009702:	4b07      	ldr	r3, [pc, #28]	@ (8009720 <usbd_control_set_request+0x30>)
 8009704:	2200      	movs	r2, #0
 8009706:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 8009708:	4b05      	ldr	r3, [pc, #20]	@ (8009720 <usbd_control_set_request+0x30>)
 800970a:	2200      	movs	r2, #0
 800970c:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800970e:	4b04      	ldr	r3, [pc, #16]	@ (8009720 <usbd_control_set_request+0x30>)
 8009710:	2200      	movs	r2, #0
 8009712:	819a      	strh	r2, [r3, #12]
}
 8009714:	bf00      	nop
 8009716:	370c      	adds	r7, #12
 8009718:	46bd      	mov	sp, r7
 800971a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971e:	4770      	bx	lr
 8009720:	20010e20 	.word	0x20010e20

08009724 <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8009724:	b580      	push	{r7, lr}
 8009726:	b088      	sub	sp, #32
 8009728:	af00      	add	r7, sp, #0
 800972a:	603b      	str	r3, [r7, #0]
 800972c:	4603      	mov	r3, r0
 800972e:	71fb      	strb	r3, [r7, #7]
 8009730:	460b      	mov	r3, r1
 8009732:	71bb      	strb	r3, [r7, #6]
 8009734:	4613      	mov	r3, r2
 8009736:	717b      	strb	r3, [r7, #5]
 8009738:	79bb      	ldrb	r3, [r7, #6]
 800973a:	73fb      	strb	r3, [r7, #15]
 800973c:	7bfb      	ldrb	r3, [r7, #15]
 800973e:	09db      	lsrs	r3, r3, #7
 8009740:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 8009742:	4a4f      	ldr	r2, [pc, #316]	@ (8009880 <usbd_control_xfer_cb+0x15c>)
 8009744:	7812      	ldrb	r2, [r2, #0]
 8009746:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 800974a:	b2d2      	uxtb	r2, r2
 800974c:	4293      	cmp	r3, r2
 800974e:	d01e      	beq.n	800978e <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d00a      	beq.n	800976c <usbd_control_xfer_cb+0x48>
 8009756:	4b4b      	ldr	r3, [pc, #300]	@ (8009884 <usbd_control_xfer_cb+0x160>)
 8009758:	613b      	str	r3, [r7, #16]
 800975a:	693b      	ldr	r3, [r7, #16]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f003 0301 	and.w	r3, r3, #1
 8009762:	2b00      	cmp	r3, #0
 8009764:	d000      	beq.n	8009768 <usbd_control_xfer_cb+0x44>
 8009766:	be00      	bkpt	0x0000
 8009768:	2300      	movs	r3, #0
 800976a:	e084      	b.n	8009876 <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 800976c:	79fb      	ldrb	r3, [r7, #7]
 800976e:	4944      	ldr	r1, [pc, #272]	@ (8009880 <usbd_control_xfer_cb+0x15c>)
 8009770:	4618      	mov	r0, r3
 8009772:	f7ff fe83 	bl	800947c <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 8009776:	4b42      	ldr	r3, [pc, #264]	@ (8009880 <usbd_control_xfer_cb+0x15c>)
 8009778:	691b      	ldr	r3, [r3, #16]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d005      	beq.n	800978a <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 800977e:	4b40      	ldr	r3, [pc, #256]	@ (8009880 <usbd_control_xfer_cb+0x15c>)
 8009780:	691b      	ldr	r3, [r3, #16]
 8009782:	79f8      	ldrb	r0, [r7, #7]
 8009784:	4a3e      	ldr	r2, [pc, #248]	@ (8009880 <usbd_control_xfer_cb+0x15c>)
 8009786:	2103      	movs	r1, #3
 8009788:	4798      	blx	r3
    }

    return true;
 800978a:	2301      	movs	r3, #1
 800978c:	e073      	b.n	8009876 <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 800978e:	4b3c      	ldr	r3, [pc, #240]	@ (8009880 <usbd_control_xfer_cb+0x15c>)
 8009790:	781b      	ldrb	r3, [r3, #0]
 8009792:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009796:	b2db      	uxtb	r3, r3
 8009798:	2b00      	cmp	r3, #0
 800979a:	d10c      	bne.n	80097b6 <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 800979c:	4b38      	ldr	r3, [pc, #224]	@ (8009880 <usbd_control_xfer_cb+0x15c>)
 800979e:	689b      	ldr	r3, [r3, #8]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d101      	bne.n	80097a8 <usbd_control_xfer_cb+0x84>
 80097a4:	2300      	movs	r3, #0
 80097a6:	e066      	b.n	8009876 <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 80097a8:	4b35      	ldr	r3, [pc, #212]	@ (8009880 <usbd_control_xfer_cb+0x15c>)
 80097aa:	689b      	ldr	r3, [r3, #8]
 80097ac:	683a      	ldr	r2, [r7, #0]
 80097ae:	4936      	ldr	r1, [pc, #216]	@ (8009888 <usbd_control_xfer_cb+0x164>)
 80097b0:	4618      	mov	r0, r3
 80097b2:	f002 ffd9 	bl	800c768 <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 80097b6:	4b32      	ldr	r3, [pc, #200]	@ (8009880 <usbd_control_xfer_cb+0x15c>)
 80097b8:	89da      	ldrh	r2, [r3, #14]
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	b29b      	uxth	r3, r3
 80097be:	4413      	add	r3, r2
 80097c0:	b29a      	uxth	r2, r3
 80097c2:	4b2f      	ldr	r3, [pc, #188]	@ (8009880 <usbd_control_xfer_cb+0x15c>)
 80097c4:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 80097c6:	4b2e      	ldr	r3, [pc, #184]	@ (8009880 <usbd_control_xfer_cb+0x15c>)
 80097c8:	689a      	ldr	r2, [r3, #8]
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	4413      	add	r3, r2
 80097ce:	4a2c      	ldr	r2, [pc, #176]	@ (8009880 <usbd_control_xfer_cb+0x15c>)
 80097d0:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 80097d2:	4b2b      	ldr	r3, [pc, #172]	@ (8009880 <usbd_control_xfer_cb+0x15c>)
 80097d4:	88da      	ldrh	r2, [r3, #6]
 80097d6:	4b2a      	ldr	r3, [pc, #168]	@ (8009880 <usbd_control_xfer_cb+0x15c>)
 80097d8:	89db      	ldrh	r3, [r3, #14]
 80097da:	429a      	cmp	r2, r3
 80097dc:	d002      	beq.n	80097e4 <usbd_control_xfer_cb+0xc0>
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80097e2:	d831      	bhi.n	8009848 <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 80097e4:	2301      	movs	r3, #1
 80097e6:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 80097e8:	4b25      	ldr	r3, [pc, #148]	@ (8009880 <usbd_control_xfer_cb+0x15c>)
 80097ea:	691b      	ldr	r3, [r3, #16]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d007      	beq.n	8009800 <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 80097f0:	4b23      	ldr	r3, [pc, #140]	@ (8009880 <usbd_control_xfer_cb+0x15c>)
 80097f2:	691b      	ldr	r3, [r3, #16]
 80097f4:	79f8      	ldrb	r0, [r7, #7]
 80097f6:	4a22      	ldr	r2, [pc, #136]	@ (8009880 <usbd_control_xfer_cb+0x15c>)
 80097f8:	2102      	movs	r1, #2
 80097fa:	4798      	blx	r3
 80097fc:	4603      	mov	r3, r0
 80097fe:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 8009800:	7ffb      	ldrb	r3, [r7, #31]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d015      	beq.n	8009832 <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 8009806:	79fb      	ldrb	r3, [r7, #7]
 8009808:	491d      	ldr	r1, [pc, #116]	@ (8009880 <usbd_control_xfer_cb+0x15c>)
 800980a:	4618      	mov	r0, r3
 800980c:	f7ff fe42 	bl	8009494 <status_stage_xact>
 8009810:	4603      	mov	r3, r0
 8009812:	f083 0301 	eor.w	r3, r3, #1
 8009816:	b2db      	uxtb	r3, r3
 8009818:	2b00      	cmp	r3, #0
 800981a:	d02a      	beq.n	8009872 <usbd_control_xfer_cb+0x14e>
 800981c:	4b19      	ldr	r3, [pc, #100]	@ (8009884 <usbd_control_xfer_cb+0x160>)
 800981e:	617b      	str	r3, [r7, #20]
 8009820:	697b      	ldr	r3, [r7, #20]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	f003 0301 	and.w	r3, r3, #1
 8009828:	2b00      	cmp	r3, #0
 800982a:	d000      	beq.n	800982e <usbd_control_xfer_cb+0x10a>
 800982c:	be00      	bkpt	0x0000
 800982e:	2300      	movs	r3, #0
 8009830:	e021      	b.n	8009876 <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 8009832:	79fb      	ldrb	r3, [r7, #7]
 8009834:	2100      	movs	r1, #0
 8009836:	4618      	mov	r0, r3
 8009838:	f001 f81c 	bl	800a874 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 800983c:	79fb      	ldrb	r3, [r7, #7]
 800983e:	2180      	movs	r1, #128	@ 0x80
 8009840:	4618      	mov	r0, r3
 8009842:	f001 f817 	bl	800a874 <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 8009846:	e014      	b.n	8009872 <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 8009848:	79fb      	ldrb	r3, [r7, #7]
 800984a:	4618      	mov	r0, r3
 800984c:	f7ff fe60 	bl	8009510 <data_stage_xact>
 8009850:	4603      	mov	r3, r0
 8009852:	f083 0301 	eor.w	r3, r3, #1
 8009856:	b2db      	uxtb	r3, r3
 8009858:	2b00      	cmp	r3, #0
 800985a:	d00b      	beq.n	8009874 <usbd_control_xfer_cb+0x150>
 800985c:	4b09      	ldr	r3, [pc, #36]	@ (8009884 <usbd_control_xfer_cb+0x160>)
 800985e:	61bb      	str	r3, [r7, #24]
 8009860:	69bb      	ldr	r3, [r7, #24]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f003 0301 	and.w	r3, r3, #1
 8009868:	2b00      	cmp	r3, #0
 800986a:	d000      	beq.n	800986e <usbd_control_xfer_cb+0x14a>
 800986c:	be00      	bkpt	0x0000
 800986e:	2300      	movs	r3, #0
 8009870:	e001      	b.n	8009876 <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 8009872:	bf00      	nop
  }

  return true;
 8009874:	2301      	movs	r3, #1
}
 8009876:	4618      	mov	r0, r3
 8009878:	3720      	adds	r7, #32
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}
 800987e:	bf00      	nop
 8009880:	20010e20 	.word	0x20010e20
 8009884:	e000edf0 	.word	0xe000edf0
 8009888:	20010e34 	.word	0x20010e34

0800988c <__NVIC_EnableIRQ>:
{
 800988c:	b480      	push	{r7}
 800988e:	b083      	sub	sp, #12
 8009890:	af00      	add	r7, sp, #0
 8009892:	4603      	mov	r3, r0
 8009894:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800989a:	2b00      	cmp	r3, #0
 800989c:	db0b      	blt.n	80098b6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800989e:	79fb      	ldrb	r3, [r7, #7]
 80098a0:	f003 021f 	and.w	r2, r3, #31
 80098a4:	4907      	ldr	r1, [pc, #28]	@ (80098c4 <__NVIC_EnableIRQ+0x38>)
 80098a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098aa:	095b      	lsrs	r3, r3, #5
 80098ac:	2001      	movs	r0, #1
 80098ae:	fa00 f202 	lsl.w	r2, r0, r2
 80098b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80098b6:	bf00      	nop
 80098b8:	370c      	adds	r7, #12
 80098ba:	46bd      	mov	sp, r7
 80098bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c0:	4770      	bx	lr
 80098c2:	bf00      	nop
 80098c4:	e000e100 	.word	0xe000e100

080098c8 <__NVIC_DisableIRQ>:
{
 80098c8:	b480      	push	{r7}
 80098ca:	b083      	sub	sp, #12
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	4603      	mov	r3, r0
 80098d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80098d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	db12      	blt.n	8009900 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80098da:	79fb      	ldrb	r3, [r7, #7]
 80098dc:	f003 021f 	and.w	r2, r3, #31
 80098e0:	490a      	ldr	r1, [pc, #40]	@ (800990c <__NVIC_DisableIRQ+0x44>)
 80098e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098e6:	095b      	lsrs	r3, r3, #5
 80098e8:	2001      	movs	r0, #1
 80098ea:	fa00 f202 	lsl.w	r2, r0, r2
 80098ee:	3320      	adds	r3, #32
 80098f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80098f4:	f3bf 8f4f 	dsb	sy
}
 80098f8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80098fa:	f3bf 8f6f 	isb	sy
}
 80098fe:	bf00      	nop
}
 8009900:	bf00      	nop
 8009902:	370c      	adds	r7, #12
 8009904:	46bd      	mov	sp, r7
 8009906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990a:	4770      	bx	lr
 800990c:	e000e100 	.word	0xe000e100

08009910 <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 8009910:	b480      	push	{r7}
 8009912:	b087      	sub	sp, #28
 8009914:	af00      	add	r7, sp, #0
 8009916:	4603      	mov	r3, r0
 8009918:	71fb      	strb	r3, [r7, #7]
 800991a:	79fb      	ldrb	r3, [r7, #7]
 800991c:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800991e:	7cfb      	ldrb	r3, [r7, #19]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d001      	beq.n	8009928 <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 8009924:	2300      	movs	r3, #0
 8009926:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8009928:	7cfb      	ldrb	r3, [r7, #19]
 800992a:	4a15      	ldr	r2, [pc, #84]	@ (8009980 <dma_setup_prepare+0x70>)
 800992c:	011b      	lsls	r3, r3, #4
 800992e:	4413      	add	r3, r2
 8009930:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8009932:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 8009934:	697b      	ldr	r3, [r7, #20]
 8009936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009938:	4a12      	ldr	r2, [pc, #72]	@ (8009984 <dma_setup_prepare+0x74>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d909      	bls.n	8009952 <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800993e:	697b      	ldr	r3, [r7, #20]
 8009940:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009944:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	0fdb      	lsrs	r3, r3, #31
 800994c:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800994e:	2b00      	cmp	r3, #0
 8009950:	d110      	bne.n	8009974 <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 8009952:	697b      	ldr	r3, [r7, #20]
 8009954:	4a0c      	ldr	r2, [pc, #48]	@ (8009988 <dma_setup_prepare+0x78>)
 8009956:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 800995a:	4a0c      	ldr	r2, [pc, #48]	@ (800998c <dma_setup_prepare+0x7c>)
 800995c:	697b      	ldr	r3, [r7, #20]
 800995e:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 8009962:	697b      	ldr	r3, [r7, #20]
 8009964:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8009968:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 800996c:	697b      	ldr	r3, [r7, #20]
 800996e:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 8009972:	e000      	b.n	8009976 <dma_setup_prepare+0x66>
      return;
 8009974:	bf00      	nop
}
 8009976:	371c      	adds	r7, #28
 8009978:	46bd      	mov	sp, r7
 800997a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997e:	4770      	bx	lr
 8009980:	0800ca48 	.word	0x0800ca48
 8009984:	4f543009 	.word	0x4f543009
 8009988:	20080008 	.word	0x20080008
 800998c:	20010efc 	.word	0x20010efc

08009990 <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size) {
 8009990:	b480      	push	{r7}
 8009992:	b091      	sub	sp, #68	@ 0x44
 8009994:	af00      	add	r7, sp, #0
 8009996:	4603      	mov	r3, r0
 8009998:	71fb      	strb	r3, [r7, #7]
 800999a:	460b      	mov	r3, r1
 800999c:	71bb      	strb	r3, [r7, #6]
 800999e:	4613      	mov	r3, r2
 80099a0:	80bb      	strh	r3, [r7, #4]
 80099a2:	79fb      	ldrb	r3, [r7, #7]
 80099a4:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80099a6:	7e7b      	ldrb	r3, [r7, #25]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d001      	beq.n	80099b0 <dfifo_alloc+0x20>
    rhport = 0;
 80099ac:	2300      	movs	r3, #0
 80099ae:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80099b0:	7e7b      	ldrb	r3, [r7, #25]
 80099b2:	4a64      	ldr	r2, [pc, #400]	@ (8009b44 <dfifo_alloc+0x1b4>)
 80099b4:	011b      	lsls	r3, r3, #4
 80099b6:	4413      	add	r3, r2
 80099b8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80099ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 80099bc:	79fb      	ldrb	r3, [r7, #7]
 80099be:	011b      	lsls	r3, r3, #4
 80099c0:	4a60      	ldr	r2, [pc, #384]	@ (8009b44 <dfifo_alloc+0x1b4>)
 80099c2:	4413      	add	r3, r2
 80099c4:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 80099c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099c8:	7a1b      	ldrb	r3, [r3, #8]
 80099ca:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80099ce:	79bb      	ldrb	r3, [r7, #6]
 80099d0:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80099d2:	7ebb      	ldrb	r3, [r7, #26]
 80099d4:	f003 030f 	and.w	r3, r3, #15
 80099d8:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 80099da:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 80099de:	79bb      	ldrb	r3, [r7, #6]
 80099e0:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80099e2:	7efb      	ldrb	r3, [r7, #27]
 80099e4:	09db      	lsrs	r3, r3, #7
 80099e6:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 80099e8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 80099ec:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 80099f0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80099f4:	429a      	cmp	r2, r3
 80099f6:	d30a      	bcc.n	8009a0e <dfifo_alloc+0x7e>
 80099f8:	4b53      	ldr	r3, [pc, #332]	@ (8009b48 <dfifo_alloc+0x1b8>)
 80099fa:	61fb      	str	r3, [r7, #28]
 80099fc:	69fb      	ldr	r3, [r7, #28]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f003 0301 	and.w	r3, r3, #1
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d000      	beq.n	8009a0a <dfifo_alloc+0x7a>
 8009a08:	be00      	bkpt	0x0000
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	e094      	b.n	8009b38 <dfifo_alloc+0x1a8>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 8009a0e:	88bb      	ldrh	r3, [r7, #4]
 8009a10:	617b      	str	r3, [r7, #20]
 8009a12:	2304      	movs	r3, #4
 8009a14:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 8009a16:	697a      	ldr	r2, [r7, #20]
 8009a18:	693b      	ldr	r3, [r7, #16]
 8009a1a:	4413      	add	r3, r2
 8009a1c:	1e5a      	subs	r2, r3, #1
 8009a1e:	693b      	ldr	r3, [r7, #16]
 8009a20:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a24:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 8009a26:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d12a      	bne.n	8009a84 <dfifo_alloc+0xf4>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 8009a2e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009a30:	009b      	lsls	r3, r3, #2
 8009a32:	b29b      	uxth	r3, r3
 8009a34:	81fb      	strh	r3, [r7, #14]
 8009a36:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009a3a:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 8009a3c:	89fb      	ldrh	r3, [r7, #14]
 8009a3e:	089b      	lsrs	r3, r3, #2
 8009a40:	b29b      	uxth	r3, r3
 8009a42:	f103 0208 	add.w	r2, r3, #8
 8009a46:	7b7b      	ldrb	r3, [r7, #13]
 8009a48:	4413      	add	r3, r2
 8009a4a:	b29b      	uxth	r3, r3
 8009a4c:	005b      	lsls	r3, r3, #1
 8009a4e:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 8009a50:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 8009a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009a56:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009a58:	429a      	cmp	r2, r3
 8009a5a:	d26c      	bcs.n	8009b36 <dfifo_alloc+0x1a6>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 8009a5c:	4b3b      	ldr	r3, [pc, #236]	@ (8009b4c <dfifo_alloc+0x1bc>)
 8009a5e:	889b      	ldrh	r3, [r3, #4]
 8009a60:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8009a62:	429a      	cmp	r2, r3
 8009a64:	d90a      	bls.n	8009a7c <dfifo_alloc+0xec>
 8009a66:	4b38      	ldr	r3, [pc, #224]	@ (8009b48 <dfifo_alloc+0x1b8>)
 8009a68:	623b      	str	r3, [r7, #32]
 8009a6a:	6a3b      	ldr	r3, [r7, #32]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f003 0301 	and.w	r3, r3, #1
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d000      	beq.n	8009a78 <dfifo_alloc+0xe8>
 8009a76:	be00      	bkpt	0x0000
 8009a78:	2300      	movs	r3, #0
 8009a7a:	e05d      	b.n	8009b38 <dfifo_alloc+0x1a8>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 8009a7c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8009a7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a80:	625a      	str	r2, [r3, #36]	@ 0x24
 8009a82:	e058      	b.n	8009b36 <dfifo_alloc+0x1a6>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 8009a84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a86:	7a5b      	ldrb	r3, [r3, #9]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d016      	beq.n	8009aba <dfifo_alloc+0x12a>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 8009a8c:	4b2f      	ldr	r3, [pc, #188]	@ (8009b4c <dfifo_alloc+0x1bc>)
 8009a8e:	799a      	ldrb	r2, [r3, #6]
 8009a90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a92:	7a5b      	ldrb	r3, [r3, #9]
 8009a94:	429a      	cmp	r2, r3
 8009a96:	d30a      	bcc.n	8009aae <dfifo_alloc+0x11e>
 8009a98:	4b2b      	ldr	r3, [pc, #172]	@ (8009b48 <dfifo_alloc+0x1b8>)
 8009a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	f003 0301 	and.w	r3, r3, #1
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d000      	beq.n	8009aaa <dfifo_alloc+0x11a>
 8009aa8:	be00      	bkpt	0x0000
 8009aaa:	2300      	movs	r3, #0
 8009aac:	e044      	b.n	8009b38 <dfifo_alloc+0x1a8>
      _dcd_data.allocated_epin_count++;
 8009aae:	4b27      	ldr	r3, [pc, #156]	@ (8009b4c <dfifo_alloc+0x1bc>)
 8009ab0:	799b      	ldrb	r3, [r3, #6]
 8009ab2:	3301      	adds	r3, #1
 8009ab4:	b2da      	uxtb	r2, r3
 8009ab6:	4b25      	ldr	r3, [pc, #148]	@ (8009b4c <dfifo_alloc+0x1bc>)
 8009ab8:	719a      	strb	r2, [r3, #6]
    }

    // If The TXFELVL is configured as half empty, the fifo must be twice the max_size.
    if ((dwc2->gahbcfg & GAHBCFG_TX_FIFO_EPMTY_LVL) == 0) {
 8009aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009abc:	689b      	ldr	r3, [r3, #8]
 8009abe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d102      	bne.n	8009acc <dfifo_alloc+0x13c>
      fifo_size *= 2;
 8009ac6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009ac8:	005b      	lsls	r3, r3, #1
 8009aca:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 8009acc:	4b1f      	ldr	r3, [pc, #124]	@ (8009b4c <dfifo_alloc+0x1bc>)
 8009ace:	889b      	ldrh	r3, [r3, #4]
 8009ad0:	4619      	mov	r1, r3
 8009ad2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8009ad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ad8:	4413      	add	r3, r2
 8009ada:	4299      	cmp	r1, r3
 8009adc:	d20a      	bcs.n	8009af4 <dfifo_alloc+0x164>
 8009ade:	4b1a      	ldr	r3, [pc, #104]	@ (8009b48 <dfifo_alloc+0x1b8>)
 8009ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	f003 0301 	and.w	r3, r3, #1
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d000      	beq.n	8009af0 <dfifo_alloc+0x160>
 8009aee:	be00      	bkpt	0x0000
 8009af0:	2300      	movs	r3, #0
 8009af2:	e021      	b.n	8009b38 <dfifo_alloc+0x1a8>
    _dcd_data.dfifo_top -= fifo_size;
 8009af4:	4b15      	ldr	r3, [pc, #84]	@ (8009b4c <dfifo_alloc+0x1bc>)
 8009af6:	889a      	ldrh	r2, [r3, #4]
 8009af8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009afa:	1ad3      	subs	r3, r2, r3
 8009afc:	b29a      	uxth	r2, r3
 8009afe:	4b13      	ldr	r3, [pc, #76]	@ (8009b4c <dfifo_alloc+0x1bc>)
 8009b00:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 8009b02:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d107      	bne.n	8009b1a <dfifo_alloc+0x18a>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 8009b0a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009b0c:	041b      	lsls	r3, r3, #16
 8009b0e:	4a0f      	ldr	r2, [pc, #60]	@ (8009b4c <dfifo_alloc+0x1bc>)
 8009b10:	8892      	ldrh	r2, [r2, #4]
 8009b12:	431a      	orrs	r2, r3
 8009b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b16:	629a      	str	r2, [r3, #40]	@ 0x28
 8009b18:	e00d      	b.n	8009b36 <dfifo_alloc+0x1a6>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 8009b1a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009b1c:	041a      	lsls	r2, r3, #16
 8009b1e:	4b0b      	ldr	r3, [pc, #44]	@ (8009b4c <dfifo_alloc+0x1bc>)
 8009b20:	889b      	ldrh	r3, [r3, #4]
 8009b22:	4619      	mov	r1, r3
 8009b24:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8009b28:	3b01      	subs	r3, #1
 8009b2a:	430a      	orrs	r2, r1
 8009b2c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009b2e:	3340      	adds	r3, #64	@ 0x40
 8009b30:	009b      	lsls	r3, r3, #2
 8009b32:	440b      	add	r3, r1
 8009b34:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 8009b36:	2301      	movs	r3, #1
}
 8009b38:	4618      	mov	r0, r3
 8009b3a:	3744      	adds	r7, #68	@ 0x44
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b42:	4770      	bx	lr
 8009b44:	0800ca48 	.word	0x0800ca48
 8009b48:	e000edf0 	.word	0xe000edf0
 8009b4c:	20010ef4 	.word	0x20010ef4

08009b50 <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b088      	sub	sp, #32
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	4603      	mov	r3, r0
 8009b58:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 8009b5a:	79fb      	ldrb	r3, [r7, #7]
 8009b5c:	011b      	lsls	r3, r3, #4
 8009b5e:	4a27      	ldr	r2, [pc, #156]	@ (8009bfc <dfifo_device_init+0xac>)
 8009b60:	4413      	add	r3, r2
 8009b62:	61fb      	str	r3, [r7, #28]
 8009b64:	79fb      	ldrb	r3, [r7, #7]
 8009b66:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8009b68:	7b3b      	ldrb	r3, [r7, #12]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d001      	beq.n	8009b72 <dfifo_device_init+0x22>
    rhport = 0;
 8009b6e:	2300      	movs	r3, #0
 8009b70:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8009b72:	7b3b      	ldrb	r3, [r7, #12]
 8009b74:	4a21      	ldr	r2, [pc, #132]	@ (8009bfc <dfifo_device_init+0xac>)
 8009b76:	011b      	lsls	r3, r3, #4
 8009b78:	4413      	add	r3, r2
 8009b7a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8009b7c:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 8009b7e:	69fb      	ldr	r3, [r7, #28]
 8009b80:	7a1b      	ldrb	r3, [r3, #8]
 8009b82:	2240      	movs	r2, #64	@ 0x40
 8009b84:	81fa      	strh	r2, [r7, #14]
 8009b86:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 8009b88:	89fb      	ldrh	r3, [r7, #14]
 8009b8a:	089b      	lsrs	r3, r3, #2
 8009b8c:	b29b      	uxth	r3, r3
 8009b8e:	f103 0208 	add.w	r2, r3, #8
 8009b92:	7b7b      	ldrb	r3, [r7, #13]
 8009b94:	4413      	add	r3, r2
 8009b96:	b29b      	uxth	r3, r3
 8009b98:	005b      	lsls	r3, r3, #1
 8009b9a:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 8009b9c:	461a      	mov	r2, r3
 8009b9e:	69bb      	ldr	r3, [r7, #24]
 8009ba0:	625a      	str	r2, [r3, #36]	@ 0x24
 8009ba2:	69bb      	ldr	r3, [r7, #24]
 8009ba4:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8009ba6:	693b      	ldr	r3, [r7, #16]
 8009ba8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009baa:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8009bac:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 8009bae:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 8009bb0:	69fb      	ldr	r3, [r7, #28]
 8009bb2:	68db      	ldr	r3, [r3, #12]
 8009bb4:	089b      	lsrs	r3, r3, #2
 8009bb6:	b29a      	uxth	r2, r3
 8009bb8:	4b11      	ldr	r3, [pc, #68]	@ (8009c00 <dfifo_device_init+0xb0>)
 8009bba:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 8009bbc:	7dfb      	ldrb	r3, [r7, #23]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d009      	beq.n	8009bd6 <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 8009bc2:	4b0f      	ldr	r3, [pc, #60]	@ (8009c00 <dfifo_device_init+0xb0>)
 8009bc4:	889a      	ldrh	r2, [r3, #4]
 8009bc6:	69fb      	ldr	r3, [r7, #28]
 8009bc8:	7a1b      	ldrb	r3, [r3, #8]
 8009bca:	005b      	lsls	r3, r3, #1
 8009bcc:	b29b      	uxth	r3, r3
 8009bce:	1ad3      	subs	r3, r2, r3
 8009bd0:	b29a      	uxth	r2, r3
 8009bd2:	4b0b      	ldr	r3, [pc, #44]	@ (8009c00 <dfifo_device_init+0xb0>)
 8009bd4:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 8009bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8009c00 <dfifo_device_init+0xb0>)
 8009bd8:	889b      	ldrh	r3, [r3, #4]
 8009bda:	461a      	mov	r2, r3
 8009bdc:	4613      	mov	r3, r2
 8009bde:	041b      	lsls	r3, r3, #16
 8009be0:	441a      	add	r2, r3
 8009be2:	69bb      	ldr	r3, [r7, #24]
 8009be4:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE);
 8009be6:	79fb      	ldrb	r3, [r7, #7]
 8009be8:	2240      	movs	r2, #64	@ 0x40
 8009bea:	2180      	movs	r1, #128	@ 0x80
 8009bec:	4618      	mov	r0, r3
 8009bee:	f7ff fecf 	bl	8009990 <dfifo_alloc>
}
 8009bf2:	bf00      	nop
 8009bf4:	3720      	adds	r7, #32
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bd80      	pop	{r7, pc}
 8009bfa:	bf00      	nop
 8009bfc:	0800ca48 	.word	0x0800ca48
 8009c00:	20010ef4 	.word	0x20010ef4

08009c04 <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 8009c04:	b480      	push	{r7}
 8009c06:	b08b      	sub	sp, #44	@ 0x2c
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	6039      	str	r1, [r7, #0]
 8009c0e:	71fb      	strb	r3, [r7, #7]
 8009c10:	79fb      	ldrb	r3, [r7, #7]
 8009c12:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8009c14:	7c7b      	ldrb	r3, [r7, #17]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d001      	beq.n	8009c1e <edpt_activate+0x1a>
    rhport = 0;
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8009c1e:	7c7b      	ldrb	r3, [r7, #17]
 8009c20:	4a4f      	ldr	r2, [pc, #316]	@ (8009d60 <edpt_activate+0x15c>)
 8009c22:	011b      	lsls	r3, r3, #4
 8009c24:	4413      	add	r3, r2
 8009c26:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8009c28:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 8009c2a:	683b      	ldr	r3, [r7, #0]
 8009c2c:	789b      	ldrb	r3, [r3, #2]
 8009c2e:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009c30:	7cbb      	ldrb	r3, [r7, #18]
 8009c32:	f003 030f 	and.w	r3, r3, #15
 8009c36:	b2db      	uxtb	r3, r3
 8009c38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	789b      	ldrb	r3, [r3, #2]
 8009c40:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009c42:	7cfb      	ldrb	r3, [r7, #19]
 8009c44:	09db      	lsrs	r3, r3, #7
 8009c46:	b2db      	uxtb	r3, r3
 8009c48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 8009c4c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8009c50:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8009c54:	0052      	lsls	r2, r2, #1
 8009c56:	4413      	add	r3, r2
 8009c58:	011b      	lsls	r3, r3, #4
 8009c5a:	4a42      	ldr	r2, [pc, #264]	@ (8009d64 <edpt_activate+0x160>)
 8009c5c:	4413      	add	r3, r2
 8009c5e:	61fb      	str	r3, [r7, #28]
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	617b      	str	r3, [r7, #20]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8009c64:	697b      	ldr	r3, [r7, #20]
 8009c66:	889b      	ldrh	r3, [r3, #4]
 8009c68:	b29b      	uxth	r3, r3
 8009c6a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009c6e:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 8009c70:	69fb      	ldr	r3, [r7, #28]
 8009c72:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 8009c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c76:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8009c7a:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 8009c7c:	7b3b      	ldrb	r3, [r7, #12]
 8009c7e:	f003 0306 	and.w	r3, r3, #6
 8009c82:	b2db      	uxtb	r3, r3
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d109      	bne.n	8009c9c <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	799b      	ldrb	r3, [r3, #6]
 8009c8c:	3b01      	subs	r3, #1
 8009c8e:	2201      	movs	r2, #1
 8009c90:	fa02 f303 	lsl.w	r3, r2, r3
 8009c94:	b2da      	uxtb	r2, r3
 8009c96:	69fb      	ldr	r3, [r7, #28]
 8009c98:	731a      	strb	r2, [r3, #12]
 8009c9a:	e003      	b.n	8009ca4 <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	799a      	ldrb	r2, [r3, #6]
 8009ca0:	69fb      	ldr	r3, [r7, #28]
 8009ca2:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 8009ca8:	69fb      	ldr	r3, [r7, #28]
 8009caa:	895b      	ldrh	r3, [r3, #10]
 8009cac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009cb0:	b29a      	uxth	r2, r3
 8009cb2:	893b      	ldrh	r3, [r7, #8]
 8009cb4:	f362 030a 	bfi	r3, r2, #0, #11
 8009cb8:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 8009cba:	7a7b      	ldrb	r3, [r7, #9]
 8009cbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009cc0:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	78db      	ldrb	r3, [r3, #3]
 8009cc6:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8009cca:	b2da      	uxtb	r2, r3
 8009ccc:	7abb      	ldrb	r3, [r7, #10]
 8009cce:	f362 0383 	bfi	r3, r2, #2, #2
 8009cd2:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	78db      	ldrb	r3, [r3, #3]
 8009cd8:	f003 0303 	and.w	r3, r3, #3
 8009cdc:	b2db      	uxtb	r3, r3
 8009cde:	2b01      	cmp	r3, #1
 8009ce0:	d003      	beq.n	8009cea <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 8009ce2:	7afb      	ldrb	r3, [r7, #11]
 8009ce4:	f043 0310 	orr.w	r3, r3, #16
 8009ce8:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 8009cea:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8009cee:	2b01      	cmp	r3, #1
 8009cf0:	d108      	bne.n	8009d04 <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 8009cf2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009cf6:	f003 030f 	and.w	r3, r3, #15
 8009cfa:	b2da      	uxtb	r2, r3
 8009cfc:	897b      	ldrh	r3, [r7, #10]
 8009cfe:	f362 1389 	bfi	r3, r2, #6, #4
 8009d02:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8009d04:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8009d08:	2b01      	cmp	r3, #1
 8009d0a:	bf14      	ite	ne
 8009d0c:	2301      	movne	r3, #1
 8009d0e:	2300      	moveq	r3, #0
 8009d10:	b2db      	uxtb	r3, r3
 8009d12:	461a      	mov	r2, r3
 8009d14:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009d18:	0112      	lsls	r2, r2, #4
 8009d1a:	4413      	add	r3, r2
 8009d1c:	3348      	adds	r3, #72	@ 0x48
 8009d1e:	015b      	lsls	r3, r3, #5
 8009d20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d22:	4413      	add	r3, r2
 8009d24:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 8009d26:	68ba      	ldr	r2, [r7, #8]
 8009d28:	69bb      	ldr	r3, [r7, #24]
 8009d2a:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 8009d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d2e:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 8009d32:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009d36:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 8009d3a:	2901      	cmp	r1, #1
 8009d3c:	d101      	bne.n	8009d42 <edpt_activate+0x13e>
 8009d3e:	2100      	movs	r1, #0
 8009d40:	e000      	b.n	8009d44 <edpt_activate+0x140>
 8009d42:	2110      	movs	r1, #16
 8009d44:	440b      	add	r3, r1
 8009d46:	2101      	movs	r1, #1
 8009d48:	fa01 f303 	lsl.w	r3, r1, r3
 8009d4c:	431a      	orrs	r2, r3
 8009d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d50:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 8009d54:	bf00      	nop
 8009d56:	372c      	adds	r7, #44	@ 0x2c
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5e:	4770      	bx	lr
 8009d60:	0800ca48 	.word	0x0800ca48
 8009d64:	20010e74 	.word	0x20010e74

08009d68 <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 8009d68:	b480      	push	{r7}
 8009d6a:	b08d      	sub	sp, #52	@ 0x34
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	4603      	mov	r3, r0
 8009d70:	71fb      	strb	r3, [r7, #7]
 8009d72:	460b      	mov	r3, r1
 8009d74:	71bb      	strb	r3, [r7, #6]
 8009d76:	4613      	mov	r3, r2
 8009d78:	717b      	strb	r3, [r7, #5]
 8009d7a:	79fb      	ldrb	r3, [r7, #7]
 8009d7c:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8009d7e:	7f7b      	ldrb	r3, [r7, #29]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d001      	beq.n	8009d88 <edpt_disable+0x20>
    rhport = 0;
 8009d84:	2300      	movs	r3, #0
 8009d86:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8009d88:	7f7b      	ldrb	r3, [r7, #29]
 8009d8a:	4a5e      	ldr	r2, [pc, #376]	@ (8009f04 <edpt_disable+0x19c>)
 8009d8c:	011b      	lsls	r3, r3, #4
 8009d8e:	4413      	add	r3, r2
 8009d90:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8009d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009d94:	79bb      	ldrb	r3, [r7, #6]
 8009d96:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009d98:	7fbb      	ldrb	r3, [r7, #30]
 8009d9a:	f003 030f 	and.w	r3, r3, #15
 8009d9e:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 8009da0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009da4:	79bb      	ldrb	r3, [r7, #6]
 8009da6:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009da8:	7ffb      	ldrb	r3, [r7, #31]
 8009daa:	09db      	lsrs	r3, r3, #7
 8009dac:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 8009dae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8009db2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009db6:	2b01      	cmp	r3, #1
 8009db8:	bf14      	ite	ne
 8009dba:	2301      	movne	r3, #1
 8009dbc:	2300      	moveq	r3, #0
 8009dbe:	b2db      	uxtb	r3, r3
 8009dc0:	461a      	mov	r2, r3
 8009dc2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009dc6:	0112      	lsls	r2, r2, #4
 8009dc8:	4413      	add	r3, r2
 8009dca:	3348      	adds	r3, #72	@ 0x48
 8009dcc:	015b      	lsls	r3, r3, #5
 8009dce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009dd0:	4413      	add	r3, r2
 8009dd2:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 8009dd4:	797b      	ldrb	r3, [r7, #5]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d002      	beq.n	8009de0 <edpt_disable+0x78>
 8009dda:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8009dde:	e000      	b.n	8009de2 <edpt_disable+0x7a>
 8009de0:	2300      	movs	r3, #0
 8009de2:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 8009de4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009de8:	2b01      	cmp	r3, #1
 8009dea:	d145      	bne.n	8009e78 <edpt_disable+0x110>
 8009dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dee:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8009df0:	69bb      	ldr	r3, [r7, #24]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	0fdb      	lsrs	r3, r3, #31
 8009df6:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 8009df8:	f083 0301 	eor.w	r3, r3, #1
 8009dfc:	b2db      	uxtb	r3, r3
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d008      	beq.n	8009e14 <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 8009e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e04:	681a      	ldr	r2, [r3, #0]
 8009e06:	6a3b      	ldr	r3, [r7, #32]
 8009e08:	4313      	orrs	r3, r2
 8009e0a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e10:	601a      	str	r2, [r3, #0]
 8009e12:	e01e      	b.n	8009e52 <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 8009e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e1e:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 8009e20:	bf00      	nop
 8009e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e24:	689b      	ldr	r3, [r3, #8]
 8009e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d0f9      	beq.n	8009e22 <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 8009e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e30:	681a      	ldr	r2, [r3, #0]
 8009e32:	6a3b      	ldr	r3, [r7, #32]
 8009e34:	4313      	orrs	r3, r2
 8009e36:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e3c:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 8009e3e:	bf00      	nop
 8009e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e42:	689b      	ldr	r3, [r3, #8]
 8009e44:	f003 0302 	and.w	r3, r3, #2
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d0f9      	beq.n	8009e40 <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 8009e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e4e:	2202      	movs	r2, #2
 8009e50:	609a      	str	r2, [r3, #8]
 8009e52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e54:	617b      	str	r3, [r7, #20]
 8009e56:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009e5a:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8009e5c:	7cfb      	ldrb	r3, [r7, #19]
 8009e5e:	019b      	lsls	r3, r3, #6
 8009e60:	f043 0220 	orr.w	r2, r3, #32
 8009e64:	697b      	ldr	r3, [r7, #20]
 8009e66:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8009e68:	bf00      	nop
 8009e6a:	697b      	ldr	r3, [r7, #20]
 8009e6c:	691b      	ldr	r3, [r3, #16]
 8009e6e:	f003 0320 	and.w	r3, r3, #32
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d1f9      	bne.n	8009e6a <edpt_disable+0x102>
}
 8009e76:	e03f      	b.n	8009ef8 <edpt_disable+0x190>
 8009e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e7a:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	0fdb      	lsrs	r3, r3, #31
 8009e82:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 8009e84:	f083 0301 	eor.w	r3, r3, #1
 8009e88:	b2db      	uxtb	r3, r3
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d103      	bne.n	8009e96 <edpt_disable+0x12e>
 8009e8e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d106      	bne.n	8009ea4 <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 8009e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e98:	681a      	ldr	r2, [r3, #0]
 8009e9a:	6a3b      	ldr	r3, [r7, #32]
 8009e9c:	431a      	orrs	r2, r3
 8009e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ea0:	601a      	str	r2, [r3, #0]
 8009ea2:	e029      	b.n	8009ef8 <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 8009ea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ea6:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 8009eaa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8009eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eb0:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 8009eb4:	bf00      	nop
 8009eb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eb8:	695b      	ldr	r3, [r3, #20]
 8009eba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d0f9      	beq.n	8009eb6 <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 8009ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec4:	681a      	ldr	r2, [r3, #0]
 8009ec6:	6a3b      	ldr	r3, [r7, #32]
 8009ec8:	4313      	orrs	r3, r2
 8009eca:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ed0:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 8009ed2:	bf00      	nop
 8009ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ed6:	689b      	ldr	r3, [r3, #8]
 8009ed8:	f003 0302 	and.w	r3, r3, #2
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d0f9      	beq.n	8009ed4 <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 8009ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ee2:	2202      	movs	r2, #2
 8009ee4:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 8009ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ee8:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 8009eec:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8009ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ef2:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 8009ef6:	bf00      	nop
 8009ef8:	bf00      	nop
 8009efa:	3734      	adds	r7, #52	@ 0x34
 8009efc:	46bd      	mov	sp, r7
 8009efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f02:	4770      	bx	lr
 8009f04:	0800ca48 	.word	0x0800ca48

08009f08 <epin_write_tx_fifo>:

static uint16_t epin_write_tx_fifo(uint8_t rhport, uint8_t epnum) {
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b08c      	sub	sp, #48	@ 0x30
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	4603      	mov	r3, r0
 8009f10:	460a      	mov	r2, r1
 8009f12:	71fb      	strb	r3, [r7, #7]
 8009f14:	4613      	mov	r3, r2
 8009f16:	71bb      	strb	r3, [r7, #6]
 8009f18:	79fb      	ldrb	r3, [r7, #7]
 8009f1a:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8009f1c:	7cfb      	ldrb	r3, [r7, #19]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d001      	beq.n	8009f26 <epin_write_tx_fifo+0x1e>
    rhport = 0;
 8009f22:	2300      	movs	r3, #0
 8009f24:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8009f26:	7cfb      	ldrb	r3, [r7, #19]
 8009f28:	4a37      	ldr	r2, [pc, #220]	@ (800a008 <epin_write_tx_fifo+0x100>)
 8009f2a:	011b      	lsls	r3, r3, #4
 8009f2c:	4413      	add	r3, r2
 8009f2e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8009f30:	62bb      	str	r3, [r7, #40]	@ 0x28
  dwc2_dep_t* const epin = &dwc2->ep[0][epnum];
 8009f32:	79bb      	ldrb	r3, [r7, #6]
 8009f34:	3348      	adds	r3, #72	@ 0x48
 8009f36:	015b      	lsls	r3, r3, #5
 8009f38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009f3a:	4413      	add	r3, r2
 8009f3c:	627b      	str	r3, [r7, #36]	@ 0x24
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 8009f3e:	79bb      	ldrb	r3, [r7, #6]
 8009f40:	015b      	lsls	r3, r3, #5
 8009f42:	3310      	adds	r3, #16
 8009f44:	4a31      	ldr	r2, [pc, #196]	@ (800a00c <epin_write_tx_fifo+0x104>)
 8009f46:	4413      	add	r3, r2
 8009f48:	623b      	str	r3, [r7, #32]

  dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 8009f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f4c:	691b      	ldr	r3, [r3, #16]
 8009f4e:	60bb      	str	r3, [r7, #8]
  const uint16_t remain_packets = tsiz.packet_count;
 8009f50:	897b      	ldrh	r3, [r7, #10]
 8009f52:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 8009f56:	b29b      	uxth	r3, r3
 8009f58:	83fb      	strh	r3, [r7, #30]

  uint16_t total_bytes_written = 0;
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 8009f5e:	2300      	movs	r3, #0
 8009f60:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8009f62:	e045      	b.n	8009ff0 <epin_write_tx_fifo+0xe8>
    tsiz.value = epin->tsiz;
 8009f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f66:	691b      	ldr	r3, [r3, #16]
 8009f68:	60bb      	str	r3, [r7, #8]
    const uint16_t remain_bytes = (uint16_t) tsiz.xfer_size;
 8009f6a:	68bb      	ldr	r3, [r7, #8]
 8009f6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f70:	83bb      	strh	r3, [r7, #28]
    const uint16_t xact_bytes = tu_min16(remain_bytes, xfer->max_size);
 8009f72:	6a3b      	ldr	r3, [r7, #32]
 8009f74:	895a      	ldrh	r2, [r3, #10]
 8009f76:	8bbb      	ldrh	r3, [r7, #28]
 8009f78:	823b      	strh	r3, [r7, #16]
 8009f7a:	4613      	mov	r3, r2
 8009f7c:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8009f7e:	8a3a      	ldrh	r2, [r7, #16]
 8009f80:	89fb      	ldrh	r3, [r7, #14]
 8009f82:	4293      	cmp	r3, r2
 8009f84:	bf28      	it	cs
 8009f86:	4613      	movcs	r3, r2
 8009f88:	b29b      	uxth	r3, r3
 8009f8a:	837b      	strh	r3, [r7, #26]

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 8009f8c:	8b7a      	ldrh	r2, [r7, #26]
 8009f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f90:	699b      	ldr	r3, [r3, #24]
 8009f92:	0099      	lsls	r1, r3, #2
 8009f94:	4b1e      	ldr	r3, [pc, #120]	@ (800a010 <epin_write_tx_fifo+0x108>)
 8009f96:	400b      	ands	r3, r1
 8009f98:	429a      	cmp	r2, r3
 8009f9a:	d82e      	bhi.n	8009ffa <epin_write_tx_fifo+0xf2>
      break;
    }

    // Push packet to Tx-FIFO
    if (xfer->ff) {
 8009f9c:	6a3b      	ldr	r3, [r7, #32]
 8009f9e:	685b      	ldr	r3, [r3, #4]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d011      	beq.n	8009fc8 <epin_write_tx_fifo+0xc0>
      volatile uint32_t* tx_fifo = dwc2->fifo[epnum];
 8009fa4:	79bb      	ldrb	r3, [r7, #6]
 8009fa6:	3301      	adds	r3, #1
 8009fa8:	031b      	lsls	r3, r3, #12
 8009faa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009fac:	4413      	add	r3, r2
 8009fae:	617b      	str	r3, [r7, #20]
      tu_fifo_read_n_access_mode(xfer->ff, (void *)(uintptr_t)tx_fifo, xact_bytes, TU_FIFO_FIXED_ADDR_RW32);
 8009fb0:	6a3b      	ldr	r3, [r7, #32]
 8009fb2:	6858      	ldr	r0, [r3, #4]
 8009fb4:	8b7a      	ldrh	r2, [r7, #26]
 8009fb6:	2301      	movs	r3, #1
 8009fb8:	6979      	ldr	r1, [r7, #20]
 8009fba:	f7fd f861 	bl	8007080 <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 8009fbe:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009fc0:	8b7b      	ldrh	r3, [r7, #26]
 8009fc2:	4413      	add	r3, r2
 8009fc4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8009fc6:	e010      	b.n	8009fea <epin_write_tx_fifo+0xe2>
    } else {
      dfifo_write_packet(dwc2, epnum, xfer->buffer, xact_bytes);
 8009fc8:	6a3b      	ldr	r3, [r7, #32]
 8009fca:	681a      	ldr	r2, [r3, #0]
 8009fcc:	8b7b      	ldrh	r3, [r7, #26]
 8009fce:	79b9      	ldrb	r1, [r7, #6]
 8009fd0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009fd2:	f001 fd3a 	bl	800ba4a <dfifo_write_packet>
      xfer->buffer += xact_bytes;
 8009fd6:	6a3b      	ldr	r3, [r7, #32]
 8009fd8:	681a      	ldr	r2, [r3, #0]
 8009fda:	8b7b      	ldrh	r3, [r7, #26]
 8009fdc:	441a      	add	r2, r3
 8009fde:	6a3b      	ldr	r3, [r7, #32]
 8009fe0:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 8009fe2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009fe4:	8b7b      	ldrh	r3, [r7, #26]
 8009fe6:	4413      	add	r3, r2
 8009fe8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  for (uint16_t i = 0; i < remain_packets; i++) {
 8009fea:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8009fec:	3301      	adds	r3, #1
 8009fee:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8009ff0:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8009ff2:	8bfb      	ldrh	r3, [r7, #30]
 8009ff4:	429a      	cmp	r2, r3
 8009ff6:	d3b5      	bcc.n	8009f64 <epin_write_tx_fifo+0x5c>
 8009ff8:	e000      	b.n	8009ffc <epin_write_tx_fifo+0xf4>
      break;
 8009ffa:	bf00      	nop
    }
  }
  return total_bytes_written;
 8009ffc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 8009ffe:	4618      	mov	r0, r3
 800a000:	3730      	adds	r7, #48	@ 0x30
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}
 800a006:	bf00      	nop
 800a008:	0800ca48 	.word	0x0800ca48
 800a00c:	20010e74 	.word	0x20010e74
 800a010:	0003fffc 	.word	0x0003fffc

0800a014 <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 800a014:	b580      	push	{r7, lr}
 800a016:	b092      	sub	sp, #72	@ 0x48
 800a018:	af00      	add	r7, sp, #0
 800a01a:	4603      	mov	r3, r0
 800a01c:	71fb      	strb	r3, [r7, #7]
 800a01e:	460b      	mov	r3, r1
 800a020:	71bb      	strb	r3, [r7, #6]
 800a022:	4613      	mov	r3, r2
 800a024:	717b      	strb	r3, [r7, #5]
 800a026:	79fb      	ldrb	r3, [r7, #7]
 800a028:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a02c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a030:	2b00      	cmp	r3, #0
 800a032:	d002      	beq.n	800a03a <edpt_schedule_packets+0x26>
    rhport = 0;
 800a034:	2300      	movs	r3, #0
 800a036:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a03a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a03e:	4a77      	ldr	r2, [pc, #476]	@ (800a21c <edpt_schedule_packets+0x208>)
 800a040:	011b      	lsls	r3, r3, #4
 800a042:	4413      	add	r3, r2
 800a044:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800a046:	643b      	str	r3, [r7, #64]	@ 0x40
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 800a048:	79ba      	ldrb	r2, [r7, #6]
 800a04a:	797b      	ldrb	r3, [r7, #5]
 800a04c:	0052      	lsls	r2, r2, #1
 800a04e:	4413      	add	r3, r2
 800a050:	011b      	lsls	r3, r3, #4
 800a052:	4a73      	ldr	r2, [pc, #460]	@ (800a220 <edpt_schedule_packets+0x20c>)
 800a054:	4413      	add	r3, r2
 800a056:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800a058:	797b      	ldrb	r3, [r7, #5]
 800a05a:	2b01      	cmp	r3, #1
 800a05c:	bf14      	ite	ne
 800a05e:	2301      	movne	r3, #1
 800a060:	2300      	moveq	r3, #0
 800a062:	b2db      	uxtb	r3, r3
 800a064:	461a      	mov	r2, r3
 800a066:	79bb      	ldrb	r3, [r7, #6]
 800a068:	0112      	lsls	r2, r2, #4
 800a06a:	4413      	add	r3, r2
 800a06c:	3348      	adds	r3, #72	@ 0x48
 800a06e:	015b      	lsls	r3, r3, #5
 800a070:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a072:	4413      	add	r3, r2
 800a074:	63bb      	str	r3, [r7, #56]	@ 0x38

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 800a076:	79bb      	ldrb	r3, [r7, #6]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d11e      	bne.n	800a0ba <edpt_schedule_packets+0xa6>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 800a07c:	797b      	ldrb	r3, [r7, #5]
 800a07e:	4a69      	ldr	r2, [pc, #420]	@ (800a224 <edpt_schedule_packets+0x210>)
 800a080:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a084:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800a086:	2340      	movs	r3, #64	@ 0x40
 800a088:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800a08a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800a08c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a08e:	4293      	cmp	r3, r2
 800a090:	bf28      	it	cs
 800a092:	4613      	movcs	r3, r2
 800a094:	b29b      	uxth	r3, r3
 800a096:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    _dcd_data.ep0_pending[dir] -= total_bytes;
 800a09a:	797b      	ldrb	r3, [r7, #5]
 800a09c:	4a61      	ldr	r2, [pc, #388]	@ (800a224 <edpt_schedule_packets+0x210>)
 800a09e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800a0a2:	797b      	ldrb	r3, [r7, #5]
 800a0a4:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800a0a8:	1a8a      	subs	r2, r1, r2
 800a0aa:	b291      	uxth	r1, r2
 800a0ac:	4a5d      	ldr	r2, [pc, #372]	@ (800a224 <edpt_schedule_packets+0x210>)
 800a0ae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800a0b8:	e019      	b.n	800a0ee <edpt_schedule_packets+0xda>
  } else {
    total_bytes = xfer->total_len;
 800a0ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0bc:	891b      	ldrh	r3, [r3, #8]
 800a0be:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 800a0c2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800a0c6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a0c8:	8952      	ldrh	r2, [r2, #10]
 800a0ca:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0cc:	623a      	str	r2, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800a0ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0d0:	6a3b      	ldr	r3, [r7, #32]
 800a0d2:	4413      	add	r3, r2
 800a0d4:	1e5a      	subs	r2, r3, #1
 800a0d6:	6a3b      	ldr	r3, [r7, #32]
 800a0d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0dc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (num_packets == 0) {
 800a0e0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d102      	bne.n	800a0ee <edpt_schedule_packets+0xda>
      num_packets = 1; // zero length packet still count as 1
 800a0e8:	2301      	movs	r3, #1
 800a0ea:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	61bb      	str	r3, [r7, #24]
  deptsiz.xfer_size = total_bytes;
 800a0f2:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800a0f6:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800a0fa:	69bb      	ldr	r3, [r7, #24]
 800a0fc:	f362 0312 	bfi	r3, r2, #0, #19
 800a100:	61bb      	str	r3, [r7, #24]
  deptsiz.packet_count = num_packets;
 800a102:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a106:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a10a:	b29a      	uxth	r2, r3
 800a10c:	8b7b      	ldrh	r3, [r7, #26]
 800a10e:	f362 03cc 	bfi	r3, r2, #3, #10
 800a112:	837b      	strh	r3, [r7, #26]
  dep->tsiz = deptsiz.value;
 800a114:	69ba      	ldr	r2, [r7, #24]
 800a116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a118:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 800a11a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	617b      	str	r3, [r7, #20]
  depctl.clear_nak = 1;
 800a120:	7dfb      	ldrb	r3, [r7, #23]
 800a122:	f043 0304 	orr.w	r3, r3, #4
 800a126:	75fb      	strb	r3, [r7, #23]
  depctl.enable = 1;
 800a128:	7dfb      	ldrb	r3, [r7, #23]
 800a12a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a12e:	75fb      	strb	r3, [r7, #23]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 800a130:	7dbb      	ldrb	r3, [r7, #22]
 800a132:	f003 030c 	and.w	r3, r3, #12
 800a136:	b2db      	uxtb	r3, r3
 800a138:	2b04      	cmp	r3, #4
 800a13a:	d116      	bne.n	800a16a <edpt_schedule_packets+0x156>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800a13c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a13e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800a142:	60fb      	str	r3, [r7, #12]
    const uint32_t odd_now = dsts.frame_number & 1u;
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800a14a:	b29b      	uxth	r3, r3
 800a14c:	f003 0301 	and.w	r3, r3, #1
 800a150:	637b      	str	r3, [r7, #52]	@ 0x34
    if (odd_now != 0) {
 800a152:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a154:	2b00      	cmp	r3, #0
 800a156:	d004      	beq.n	800a162 <edpt_schedule_packets+0x14e>
      depctl.set_data0_iso_even = 1;
 800a158:	7dfb      	ldrb	r3, [r7, #23]
 800a15a:	f043 0310 	orr.w	r3, r3, #16
 800a15e:	75fb      	strb	r3, [r7, #23]
 800a160:	e003      	b.n	800a16a <edpt_schedule_packets+0x156>
    } else {
      depctl.set_data1_iso_odd = 1;
 800a162:	7dfb      	ldrb	r3, [r7, #23]
 800a164:	f043 0320 	orr.w	r3, r3, #32
 800a168:	75fb      	strb	r3, [r7, #23]
 800a16a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a16c:	61fb      	str	r3, [r7, #28]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800a16e:	69fb      	ldr	r3, [r7, #28]
 800a170:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a172:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800a174:	2300      	movs	r3, #0
    }
  }

  const bool is_dma = dma_device_enabled(dwc2);
 800a176:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if(is_dma) {
 800a17a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d021      	beq.n	800a1c6 <edpt_schedule_packets+0x1b2>
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800a182:	797b      	ldrb	r3, [r7, #5]
 800a184:	2b01      	cmp	r3, #1
 800a186:	d10b      	bne.n	800a1a0 <edpt_schedule_packets+0x18c>
 800a188:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d007      	beq.n	800a1a0 <edpt_schedule_packets+0x18c>
      dcd_dcache_clean(xfer->buffer, total_bytes);
 800a190:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800a198:	4611      	mov	r1, r2
 800a19a:	4618      	mov	r0, r3
 800a19c:	f7fd faff 	bl	800779e <dcd_dcache_clean>
    }
    dep->diepdma = (uintptr_t) xfer->buffer;
 800a1a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	461a      	mov	r2, r3
 800a1a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1a8:	615a      	str	r2, [r3, #20]
    dep->diepctl = depctl.value; // enable endpoint
 800a1aa:	697a      	ldr	r2, [r7, #20]
 800a1ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1ae:	601a      	str	r2, [r3, #0]
    // Advance buffer pointer for EP0
    if (epnum == 0) {
 800a1b0:	79bb      	ldrb	r3, [r7, #6]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d12e      	bne.n	800a214 <edpt_schedule_packets+0x200>
      xfer->buffer += total_bytes;
 800a1b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1b8:	681a      	ldr	r2, [r3, #0]
 800a1ba:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800a1be:	441a      	add	r2, r3
 800a1c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1c2:	601a      	str	r2, [r3, #0]
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
         dwc2->diepempmsk |= (1u << epnum);
      }
    }
  }
}
 800a1c4:	e026      	b.n	800a214 <edpt_schedule_packets+0x200>
    dep->diepctl = depctl.value; // enable endpoint
 800a1c6:	697a      	ldr	r2, [r7, #20]
 800a1c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1ca:	601a      	str	r2, [r3, #0]
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800a1cc:	797b      	ldrb	r3, [r7, #5]
 800a1ce:	2b01      	cmp	r3, #1
 800a1d0:	d120      	bne.n	800a214 <edpt_schedule_packets+0x200>
 800a1d2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d01c      	beq.n	800a214 <edpt_schedule_packets+0x200>
      const uint16_t xferred_bytes = epin_write_tx_fifo(rhport, epnum);
 800a1da:	79ba      	ldrb	r2, [r7, #6]
 800a1dc:	79fb      	ldrb	r3, [r7, #7]
 800a1de:	4611      	mov	r1, r2
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	f7ff fe91 	bl	8009f08 <epin_write_tx_fifo>
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	863b      	strh	r3, [r7, #48]	@ 0x30
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 800a1ea:	79bb      	ldrb	r3, [r7, #6]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d011      	beq.n	800a214 <edpt_schedule_packets+0x200>
 800a1f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1f2:	891b      	ldrh	r3, [r3, #8]
 800a1f4:	461a      	mov	r2, r3
 800a1f6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800a1f8:	1ad3      	subs	r3, r2, r3
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	dd0a      	ble.n	800a214 <edpt_schedule_packets+0x200>
         dwc2->diepempmsk |= (1u << epnum);
 800a1fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a200:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800a204:	79bb      	ldrb	r3, [r7, #6]
 800a206:	2101      	movs	r1, #1
 800a208:	fa01 f303 	lsl.w	r3, r1, r3
 800a20c:	431a      	orrs	r2, r3
 800a20e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a210:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
}
 800a214:	bf00      	nop
 800a216:	3748      	adds	r7, #72	@ 0x48
 800a218:	46bd      	mov	sp, r7
 800a21a:	bd80      	pop	{r7, pc}
 800a21c:	0800ca48 	.word	0x0800ca48
 800a220:	20010e74 	.word	0x20010e74
 800a224:	20010ef4 	.word	0x20010ef4

0800a228 <dcd_init>:

//--------------------------------------------------------------------
// Controller API
//--------------------------------------------------------------------
bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800a228:	b580      	push	{r7, lr}
 800a22a:	b08c      	sub	sp, #48	@ 0x30
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	4603      	mov	r3, r0
 800a230:	6039      	str	r1, [r7, #0]
 800a232:	71fb      	strb	r3, [r7, #7]
 800a234:	79fb      	ldrb	r3, [r7, #7]
 800a236:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a238:	7dfb      	ldrb	r3, [r7, #23]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d001      	beq.n	800a242 <dcd_init+0x1a>
    rhport = 0;
 800a23e:	2300      	movs	r3, #0
 800a240:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a242:	7dfb      	ldrb	r3, [r7, #23]
 800a244:	4a43      	ldr	r2, [pc, #268]	@ (800a354 <dcd_init+0x12c>)
 800a246:	011b      	lsls	r3, r3, #4
 800a248:	4413      	add	r3, r2
 800a24a:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800a24c:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 800a24e:	2208      	movs	r2, #8
 800a250:	2100      	movs	r1, #0
 800a252:	4841      	ldr	r0, [pc, #260]	@ (800a358 <dcd_init+0x130>)
 800a254:	f002 fa5b 	bl	800c70e <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 800a258:	2101      	movs	r1, #1
 800a25a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a25c:	f001 fafa 	bl	800b854 <dwc2_core_is_highspeed>
 800a260:	4603      	mov	r3, r0
 800a262:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a268:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800a26a:	69bb      	ldr	r3, [r7, #24]
 800a26c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a26e:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800a270:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800a272:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 800a276:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a27a:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 800a27e:	79fb      	ldrb	r3, [r7, #7]
 800a280:	4618      	mov	r0, r3
 800a282:	f001 fb05 	bl	800b890 <dwc2_core_init>
 800a286:	4603      	mov	r3, r0
 800a288:	f083 0301 	eor.w	r3, r3, #1
 800a28c:	b2db      	uxtb	r3, r3
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d00a      	beq.n	800a2a8 <dcd_init+0x80>
 800a292:	4b32      	ldr	r3, [pc, #200]	@ (800a35c <dcd_init+0x134>)
 800a294:	61fb      	str	r3, [r7, #28]
 800a296:	69fb      	ldr	r3, [r7, #28]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	f003 0301 	and.w	r3, r3, #1
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d000      	beq.n	800a2a4 <dcd_init+0x7c>
 800a2a2:	be00      	bkpt	0x0000
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	e050      	b.n	800a34a <dcd_init+0x122>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 800a2a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2aa:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800a2ae:	f023 0303 	bic.w	r3, r3, #3
 800a2b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 800a2b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d00d      	beq.n	800a2d8 <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800a2bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a2c0:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800a2c2:	7b3b      	ldrb	r3, [r7, #12]
 800a2c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a2c8:	b2db      	uxtb	r3, r3
 800a2ca:	2b80      	cmp	r3, #128	@ 0x80
 800a2cc:	d108      	bne.n	800a2e0 <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 800a2ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a2d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a2d6:	e003      	b.n	800a2e0 <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 800a2d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2da:	f043 0303 	orr.w	r3, r3, #3
 800a2de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 800a2e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2e2:	f043 0304 	orr.w	r3, r3, #4
 800a2e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 800a2e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a2ec:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 800a2f0:	79fb      	ldrb	r3, [r7, #7]
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	f000 f8e2 	bl	800a4bc <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 800a2f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2fa:	68db      	ldr	r3, [r3, #12]
 800a2fc:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800a300:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a306:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 800a308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 800a310:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 800a314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a316:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 800a318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a31a:	699a      	ldr	r2, [r3, #24]
 800a31c:	4b10      	ldr	r3, [pc, #64]	@ (800a360 <dcd_init+0x138>)
 800a31e:	4313      	orrs	r3, r2
 800a320:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a322:	6193      	str	r3, [r2, #24]

  // TX FIFO empty level for interrupt is complete empty
  uint32_t gahbcfg = dwc2->gahbcfg;
 800a324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a326:	689b      	ldr	r3, [r3, #8]
 800a328:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_TX_FIFO_EPMTY_LVL;
 800a32a:	6a3b      	ldr	r3, [r7, #32]
 800a32c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a330:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 800a332:	6a3b      	ldr	r3, [r7, #32]
 800a334:	f043 0301 	orr.w	r3, r3, #1
 800a338:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 800a33a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a33c:	6a3a      	ldr	r2, [r7, #32]
 800a33e:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 800a340:	79fb      	ldrb	r3, [r7, #7]
 800a342:	4618      	mov	r0, r3
 800a344:	f000 f898 	bl	800a478 <dcd_connect>
  return true;
 800a348:	2301      	movs	r3, #1
}
 800a34a:	4618      	mov	r0, r3
 800a34c:	3730      	adds	r7, #48	@ 0x30
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd80      	pop	{r7, pc}
 800a352:	bf00      	nop
 800a354:	0800ca48 	.word	0x0800ca48
 800a358:	20010ef4 	.word	0x20010ef4
 800a35c:	e000edf0 	.word	0xe000edf0
 800a360:	80003004 	.word	0x80003004

0800a364 <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 800a364:	b580      	push	{r7, lr}
 800a366:	b084      	sub	sp, #16
 800a368:	af00      	add	r7, sp, #0
 800a36a:	4603      	mov	r3, r0
 800a36c:	71fb      	strb	r3, [r7, #7]
 800a36e:	79fb      	ldrb	r3, [r7, #7]
 800a370:	73fb      	strb	r3, [r7, #15]
 800a372:	2301      	movs	r3, #1
 800a374:	73bb      	strb	r3, [r7, #14]
 800a376:	2301      	movs	r3, #1
 800a378:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800a37a:	7bfb      	ldrb	r3, [r7, #15]
 800a37c:	4a0c      	ldr	r2, [pc, #48]	@ (800a3b0 <dcd_int_enable+0x4c>)
 800a37e:	011b      	lsls	r3, r3, #4
 800a380:	4413      	add	r3, r2
 800a382:	3304      	adds	r3, #4
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800a388:	7b7b      	ldrb	r3, [r7, #13]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d005      	beq.n	800a39a <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 800a38e:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800a392:	4618      	mov	r0, r3
 800a394:	f7ff fa7a 	bl	800988c <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 800a398:	e004      	b.n	800a3a4 <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 800a39a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f7ff fa92 	bl	80098c8 <__NVIC_DisableIRQ>
}
 800a3a4:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 800a3a6:	bf00      	nop
 800a3a8:	3710      	adds	r7, #16
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bd80      	pop	{r7, pc}
 800a3ae:	bf00      	nop
 800a3b0:	0800ca48 	.word	0x0800ca48

0800a3b4 <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b084      	sub	sp, #16
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	71fb      	strb	r3, [r7, #7]
 800a3be:	79fb      	ldrb	r3, [r7, #7]
 800a3c0:	73fb      	strb	r3, [r7, #15]
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	73bb      	strb	r3, [r7, #14]
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800a3ca:	7bfb      	ldrb	r3, [r7, #15]
 800a3cc:	4a0c      	ldr	r2, [pc, #48]	@ (800a400 <dcd_int_disable+0x4c>)
 800a3ce:	011b      	lsls	r3, r3, #4
 800a3d0:	4413      	add	r3, r2
 800a3d2:	3304      	adds	r3, #4
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800a3d8:	7b7b      	ldrb	r3, [r7, #13]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d005      	beq.n	800a3ea <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 800a3de:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	f7ff fa52 	bl	800988c <__NVIC_EnableIRQ>
}
 800a3e8:	e004      	b.n	800a3f4 <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 800a3ea:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	f7ff fa6a 	bl	80098c8 <__NVIC_DisableIRQ>
}
 800a3f4:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 800a3f6:	bf00      	nop
 800a3f8:	3710      	adds	r7, #16
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bd80      	pop	{r7, pc}
 800a3fe:	bf00      	nop
 800a400:	0800ca48 	.word	0x0800ca48

0800a404 <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 800a404:	b580      	push	{r7, lr}
 800a406:	b086      	sub	sp, #24
 800a408:	af02      	add	r7, sp, #8
 800a40a:	4603      	mov	r3, r0
 800a40c:	460a      	mov	r2, r1
 800a40e:	71fb      	strb	r3, [r7, #7]
 800a410:	4613      	mov	r3, r2
 800a412:	71bb      	strb	r3, [r7, #6]
 800a414:	79fb      	ldrb	r3, [r7, #7]
 800a416:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a418:	7a7b      	ldrb	r3, [r7, #9]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d001      	beq.n	800a422 <dcd_set_address+0x1e>
    rhport = 0;
 800a41e:	2300      	movs	r3, #0
 800a420:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a422:	7a7b      	ldrb	r3, [r7, #9]
 800a424:	4a13      	ldr	r2, [pc, #76]	@ (800a474 <dcd_set_address+0x70>)
 800a426:	011b      	lsls	r3, r3, #4
 800a428:	4413      	add	r3, r2
 800a42a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800a42c:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800a434:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 800a438:	79bb      	ldrb	r3, [r7, #6]
 800a43a:	011b      	lsls	r3, r3, #4
 800a43c:	431a      	orrs	r2, r3
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 800a444:	2300      	movs	r3, #0
 800a446:	72fb      	strb	r3, [r7, #11]
 800a448:	2301      	movs	r3, #1
 800a44a:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
 800a44c:	7abb      	ldrb	r3, [r7, #10]
 800a44e:	2b01      	cmp	r3, #1
 800a450:	d101      	bne.n	800a456 <dcd_set_address+0x52>
 800a452:	2280      	movs	r2, #128	@ 0x80
 800a454:	e000      	b.n	800a458 <dcd_set_address+0x54>
 800a456:	2200      	movs	r2, #0
 800a458:	7afb      	ldrb	r3, [r7, #11]
 800a45a:	4313      	orrs	r3, r2
 800a45c:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 800a45e:	79f8      	ldrb	r0, [r7, #7]
 800a460:	2300      	movs	r3, #0
 800a462:	9300      	str	r3, [sp, #0]
 800a464:	2300      	movs	r3, #0
 800a466:	2200      	movs	r2, #0
 800a468:	f000 f94a 	bl	800a700 <dcd_edpt_xfer>
}
 800a46c:	bf00      	nop
 800a46e:	3710      	adds	r7, #16
 800a470:	46bd      	mov	sp, r7
 800a472:	bd80      	pop	{r7, pc}
 800a474:	0800ca48 	.word	0x0800ca48

0800a478 <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 800a478:	b480      	push	{r7}
 800a47a:	b085      	sub	sp, #20
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	4603      	mov	r3, r0
 800a480:	71fb      	strb	r3, [r7, #7]
 800a482:	79fb      	ldrb	r3, [r7, #7]
 800a484:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a486:	7afb      	ldrb	r3, [r7, #11]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d001      	beq.n	800a490 <dcd_connect+0x18>
    rhport = 0;
 800a48c:	2300      	movs	r3, #0
 800a48e:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a490:	7afb      	ldrb	r3, [r7, #11]
 800a492:	4a09      	ldr	r2, [pc, #36]	@ (800a4b8 <dcd_connect+0x40>)
 800a494:	011b      	lsls	r3, r3, #4
 800a496:	4413      	add	r3, r2
 800a498:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800a49a:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800a4a2:	f023 0202 	bic.w	r2, r3, #2
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800a4ac:	bf00      	nop
 800a4ae:	3714      	adds	r7, #20
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b6:	4770      	bx	lr
 800a4b8:	0800ca48 	.word	0x0800ca48

0800a4bc <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 800a4bc:	b480      	push	{r7}
 800a4be:	b085      	sub	sp, #20
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	71fb      	strb	r3, [r7, #7]
 800a4c6:	79fb      	ldrb	r3, [r7, #7]
 800a4c8:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a4ca:	7afb      	ldrb	r3, [r7, #11]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d001      	beq.n	800a4d4 <dcd_disconnect+0x18>
    rhport = 0;
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a4d4:	7afb      	ldrb	r3, [r7, #11]
 800a4d6:	4a09      	ldr	r2, [pc, #36]	@ (800a4fc <dcd_disconnect+0x40>)
 800a4d8:	011b      	lsls	r3, r3, #4
 800a4da:	4413      	add	r3, r2
 800a4dc:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800a4de:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800a4e6:	f043 0202 	orr.w	r2, r3, #2
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800a4f0:	bf00      	nop
 800a4f2:	3714      	adds	r7, #20
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fa:	4770      	bx	lr
 800a4fc:	0800ca48 	.word	0x0800ca48

0800a500 <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 800a500:	b480      	push	{r7}
 800a502:	b085      	sub	sp, #20
 800a504:	af00      	add	r7, sp, #0
 800a506:	4603      	mov	r3, r0
 800a508:	460a      	mov	r2, r1
 800a50a:	71fb      	strb	r3, [r7, #7]
 800a50c:	4613      	mov	r3, r2
 800a50e:	71bb      	strb	r3, [r7, #6]
 800a510:	79fb      	ldrb	r3, [r7, #7]
 800a512:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a514:	7afb      	ldrb	r3, [r7, #11]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d001      	beq.n	800a51e <dcd_sof_enable+0x1e>
    rhport = 0;
 800a51a:	2300      	movs	r3, #0
 800a51c:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a51e:	7afb      	ldrb	r3, [r7, #11]
 800a520:	4a10      	ldr	r2, [pc, #64]	@ (800a564 <dcd_sof_enable+0x64>)
 800a522:	011b      	lsls	r3, r3, #4
 800a524:	4413      	add	r3, r2
 800a526:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800a528:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 800a52a:	4a0f      	ldr	r2, [pc, #60]	@ (800a568 <dcd_sof_enable+0x68>)
 800a52c:	79bb      	ldrb	r3, [r7, #6]
 800a52e:	71d3      	strb	r3, [r2, #7]

  if (en) {
 800a530:	79bb      	ldrb	r3, [r7, #6]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d009      	beq.n	800a54a <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	2208      	movs	r2, #8
 800a53a:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	699b      	ldr	r3, [r3, #24]
 800a540:	f043 0208 	orr.w	r2, r3, #8
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 800a548:	e005      	b.n	800a556 <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	699b      	ldr	r3, [r3, #24]
 800a54e:	f023 0208 	bic.w	r2, r3, #8
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	619a      	str	r2, [r3, #24]
}
 800a556:	bf00      	nop
 800a558:	3714      	adds	r7, #20
 800a55a:	46bd      	mov	sp, r7
 800a55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a560:	4770      	bx	lr
 800a562:	bf00      	nop
 800a564:	0800ca48 	.word	0x0800ca48
 800a568:	20010ef4 	.word	0x20010ef4

0800a56c <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b084      	sub	sp, #16
 800a570:	af00      	add	r7, sp, #0
 800a572:	4603      	mov	r3, r0
 800a574:	6039      	str	r1, [r7, #0]
 800a576:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt)));
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	7899      	ldrb	r1, [r3, #2]
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800a580:	68bb      	ldr	r3, [r7, #8]
 800a582:	889b      	ldrh	r3, [r3, #4]
 800a584:	b29b      	uxth	r3, r3
 800a586:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a58a:	b29a      	uxth	r2, r3
 800a58c:	79fb      	ldrb	r3, [r7, #7]
 800a58e:	4618      	mov	r0, r3
 800a590:	f7ff f9fe 	bl	8009990 <dfifo_alloc>
 800a594:	4603      	mov	r3, r0
 800a596:	f083 0301 	eor.w	r3, r3, #1
 800a59a:	b2db      	uxtb	r3, r3
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d00a      	beq.n	800a5b6 <dcd_edpt_open+0x4a>
 800a5a0:	4b0a      	ldr	r3, [pc, #40]	@ (800a5cc <dcd_edpt_open+0x60>)
 800a5a2:	60fb      	str	r3, [r7, #12]
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f003 0301 	and.w	r3, r3, #1
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d000      	beq.n	800a5b2 <dcd_edpt_open+0x46>
 800a5b0:	be00      	bkpt	0x0000
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	e005      	b.n	800a5c2 <dcd_edpt_open+0x56>
  edpt_activate(rhport, desc_edpt);
 800a5b6:	79fb      	ldrb	r3, [r7, #7]
 800a5b8:	6839      	ldr	r1, [r7, #0]
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	f7ff fb22 	bl	8009c04 <edpt_activate>
  return true;
 800a5c0:	2301      	movs	r3, #1
}
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	3710      	adds	r7, #16
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	bd80      	pop	{r7, pc}
 800a5ca:	bf00      	nop
 800a5cc:	e000edf0 	.word	0xe000edf0

0800a5d0 <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b08c      	sub	sp, #48	@ 0x30
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	71fb      	strb	r3, [r7, #7]
 800a5da:	79fb      	ldrb	r3, [r7, #7]
 800a5dc:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a5de:	7ffb      	ldrb	r3, [r7, #31]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d001      	beq.n	800a5e8 <dcd_edpt_close_all+0x18>
    rhport = 0;
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a5e8:	7ffb      	ldrb	r3, [r7, #31]
 800a5ea:	4a42      	ldr	r2, [pc, #264]	@ (800a6f4 <dcd_edpt_close_all+0x124>)
 800a5ec:	011b      	lsls	r3, r3, #4
 800a5ee:	4413      	add	r3, r2
 800a5f0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800a5f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 800a5f4:	79fb      	ldrb	r3, [r7, #7]
 800a5f6:	4a3f      	ldr	r2, [pc, #252]	@ (800a6f4 <dcd_edpt_close_all+0x124>)
 800a5f8:	011b      	lsls	r3, r3, #4
 800a5fa:	4413      	add	r3, r2
 800a5fc:	3308      	adds	r3, #8
 800a5fe:	781b      	ldrb	r3, [r3, #0]
 800a600:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 800a604:	2000      	movs	r0, #0
 800a606:	f7fe fc23 	bl	8008e50 <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 800a60a:	4b3b      	ldr	r3, [pc, #236]	@ (800a6f8 <dcd_edpt_close_all+0x128>)
 800a60c:	2200      	movs	r2, #0
 800a60e:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 800a610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a612:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800a616:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 800a61a:	2301      	movs	r3, #1
 800a61c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800a620:	e038      	b.n	800a694 <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 800a622:	2300      	movs	r3, #0
 800a624:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800a628:	e02b      	b.n	800a682 <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 800a62a:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800a62e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a632:	0112      	lsls	r2, r2, #4
 800a634:	4413      	add	r3, r2
 800a636:	3348      	adds	r3, #72	@ 0x48
 800a638:	015b      	lsls	r3, r3, #5
 800a63a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a63c:	4413      	add	r3, r2
 800a63e:	623b      	str	r3, [r7, #32]
 800a640:	6a3b      	ldr	r3, [r7, #32]
 800a642:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800a644:	69bb      	ldr	r3, [r7, #24]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	0fdb      	lsrs	r3, r3, #31
 800a64a:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d005      	beq.n	800a65c <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 800a650:	6a3b      	ldr	r3, [r7, #32]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 800a658:	6a3b      	ldr	r3, [r7, #32]
 800a65a:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 800a65c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800a660:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a664:	f1c3 0301 	rsb	r3, r3, #1
 800a668:	4924      	ldr	r1, [pc, #144]	@ (800a6fc <dcd_edpt_close_all+0x12c>)
 800a66a:	0052      	lsls	r2, r2, #1
 800a66c:	4413      	add	r3, r2
 800a66e:	011b      	lsls	r3, r3, #4
 800a670:	440b      	add	r3, r1
 800a672:	330a      	adds	r3, #10
 800a674:	2200      	movs	r2, #0
 800a676:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 800a678:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a67c:	3301      	adds	r3, #1
 800a67e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800a682:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a686:	2b01      	cmp	r3, #1
 800a688:	d9cf      	bls.n	800a62a <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 800a68a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a68e:	3301      	adds	r3, #1
 800a690:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800a694:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800a698:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a69c:	429a      	cmp	r2, r3
 800a69e:	d3c0      	bcc.n	800a622 <dcd_edpt_close_all+0x52>
 800a6a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6a2:	613b      	str	r3, [r7, #16]
 800a6a4:	2310      	movs	r3, #16
 800a6a6:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800a6a8:	7bfb      	ldrb	r3, [r7, #15]
 800a6aa:	019b      	lsls	r3, r3, #6
 800a6ac:	f043 0220 	orr.w	r2, r3, #32
 800a6b0:	693b      	ldr	r3, [r7, #16]
 800a6b2:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800a6b4:	bf00      	nop
 800a6b6:	693b      	ldr	r3, [r7, #16]
 800a6b8:	691b      	ldr	r3, [r3, #16]
 800a6ba:	f003 0320 	and.w	r3, r3, #32
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d1f9      	bne.n	800a6b6 <dcd_edpt_close_all+0xe6>
}
 800a6c2:	bf00      	nop
 800a6c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6c6:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800a6c8:	697b      	ldr	r3, [r7, #20]
 800a6ca:	2210      	movs	r2, #16
 800a6cc:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800a6ce:	bf00      	nop
 800a6d0:	697b      	ldr	r3, [r7, #20]
 800a6d2:	691b      	ldr	r3, [r3, #16]
 800a6d4:	f003 0310 	and.w	r3, r3, #16
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d1f9      	bne.n	800a6d0 <dcd_edpt_close_all+0x100>
}
 800a6dc:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 800a6de:	79fb      	ldrb	r3, [r7, #7]
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	f7ff fa35 	bl	8009b50 <dfifo_device_init>

  usbd_spin_unlock(false);
 800a6e6:	2000      	movs	r0, #0
 800a6e8:	f7fe fbd6 	bl	8008e98 <usbd_spin_unlock>
}
 800a6ec:	bf00      	nop
 800a6ee:	3730      	adds	r7, #48	@ 0x30
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	bd80      	pop	{r7, pc}
 800a6f4:	0800ca48 	.word	0x0800ca48
 800a6f8:	20010ef4 	.word	0x20010ef4
 800a6fc:	20010e74 	.word	0x20010e74

0800a700 <dcd_edpt_xfer>:
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
  edpt_activate(rhport, p_endpoint_desc);
  return true;
}

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800a700:	b580      	push	{r7, lr}
 800a702:	b086      	sub	sp, #24
 800a704:	af00      	add	r7, sp, #0
 800a706:	603a      	str	r2, [r7, #0]
 800a708:	461a      	mov	r2, r3
 800a70a:	4603      	mov	r3, r0
 800a70c:	71fb      	strb	r3, [r7, #7]
 800a70e:	460b      	mov	r3, r1
 800a710:	71bb      	strb	r3, [r7, #6]
 800a712:	4613      	mov	r3, r2
 800a714:	80bb      	strh	r3, [r7, #4]
 800a716:	79bb      	ldrb	r3, [r7, #6]
 800a718:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800a71a:	7bbb      	ldrb	r3, [r7, #14]
 800a71c:	f003 030f 	and.w	r3, r3, #15
 800a720:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800a722:	75bb      	strb	r3, [r7, #22]
 800a724:	79bb      	ldrb	r3, [r7, #6]
 800a726:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a728:	7bfb      	ldrb	r3, [r7, #15]
 800a72a:	09db      	lsrs	r3, r3, #7
 800a72c:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800a72e:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800a730:	7dba      	ldrb	r2, [r7, #22]
 800a732:	7d7b      	ldrb	r3, [r7, #21]
 800a734:	0052      	lsls	r2, r2, #1
 800a736:	4413      	add	r3, r2
 800a738:	011b      	lsls	r3, r3, #4
 800a73a:	4a1b      	ldr	r2, [pc, #108]	@ (800a7a8 <dcd_edpt_xfer+0xa8>)
 800a73c:	4413      	add	r3, r2
 800a73e:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800a740:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a744:	4618      	mov	r0, r3
 800a746:	f7fe fb83 	bl	8008e50 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800a74a:	693b      	ldr	r3, [r7, #16]
 800a74c:	895b      	ldrh	r3, [r3, #10]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d102      	bne.n	800a758 <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 800a752:	2300      	movs	r3, #0
 800a754:	75fb      	strb	r3, [r7, #23]
 800a756:	e01c      	b.n	800a792 <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 800a758:	693b      	ldr	r3, [r7, #16]
 800a75a:	683a      	ldr	r2, [r7, #0]
 800a75c:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 800a75e:	693b      	ldr	r3, [r7, #16]
 800a760:	2200      	movs	r2, #0
 800a762:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800a764:	693b      	ldr	r3, [r7, #16]
 800a766:	88ba      	ldrh	r2, [r7, #4]
 800a768:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800a76a:	693b      	ldr	r3, [r7, #16]
 800a76c:	7b1a      	ldrb	r2, [r3, #12]
 800a76e:	693b      	ldr	r3, [r7, #16]
 800a770:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 800a772:	7dbb      	ldrb	r3, [r7, #22]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d104      	bne.n	800a782 <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 800a778:	7d7b      	ldrb	r3, [r7, #21]
 800a77a:	490c      	ldr	r1, [pc, #48]	@ (800a7ac <dcd_edpt_xfer+0xac>)
 800a77c:	88ba      	ldrh	r2, [r7, #4]
 800a77e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 800a782:	7d7a      	ldrb	r2, [r7, #21]
 800a784:	7db9      	ldrb	r1, [r7, #22]
 800a786:	79fb      	ldrb	r3, [r7, #7]
 800a788:	4618      	mov	r0, r3
 800a78a:	f7ff fc43 	bl	800a014 <edpt_schedule_packets>
    ret = true;
 800a78e:	2301      	movs	r3, #1
 800a790:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800a792:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a796:	4618      	mov	r0, r3
 800a798:	f7fe fb7e 	bl	8008e98 <usbd_spin_unlock>

  return ret;
 800a79c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	3718      	adds	r7, #24
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}
 800a7a6:	bf00      	nop
 800a7a8:	20010e74 	.word	0x20010e74
 800a7ac:	20010ef4 	.word	0x20010ef4

0800a7b0 <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	b086      	sub	sp, #24
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	603a      	str	r2, [r7, #0]
 800a7b8:	461a      	mov	r2, r3
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	71fb      	strb	r3, [r7, #7]
 800a7be:	460b      	mov	r3, r1
 800a7c0:	71bb      	strb	r3, [r7, #6]
 800a7c2:	4613      	mov	r3, r2
 800a7c4:	80bb      	strh	r3, [r7, #4]
  (void) is_isr;
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 800a7c6:	683b      	ldr	r3, [r7, #0]
 800a7c8:	88db      	ldrh	r3, [r3, #6]
 800a7ca:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800a7ce:	b29b      	uxth	r3, r3
 800a7d0:	2b01      	cmp	r3, #1
 800a7d2:	d00a      	beq.n	800a7ea <dcd_edpt_xfer_fifo+0x3a>
 800a7d4:	4b25      	ldr	r3, [pc, #148]	@ (800a86c <dcd_edpt_xfer_fifo+0xbc>)
 800a7d6:	60fb      	str	r3, [r7, #12]
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	f003 0301 	and.w	r3, r3, #1
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d000      	beq.n	800a7e6 <dcd_edpt_xfer_fifo+0x36>
 800a7e4:	be00      	bkpt	0x0000
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	e03b      	b.n	800a862 <dcd_edpt_xfer_fifo+0xb2>
 800a7ea:	79bb      	ldrb	r3, [r7, #6]
 800a7ec:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800a7ee:	7abb      	ldrb	r3, [r7, #10]
 800a7f0:	f003 030f 	and.w	r3, r3, #15
 800a7f4:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800a7f6:	75bb      	strb	r3, [r7, #22]
 800a7f8:	79bb      	ldrb	r3, [r7, #6]
 800a7fa:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a7fc:	7afb      	ldrb	r3, [r7, #11]
 800a7fe:	09db      	lsrs	r3, r3, #7
 800a800:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800a802:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800a804:	7dba      	ldrb	r2, [r7, #22]
 800a806:	7d7b      	ldrb	r3, [r7, #21]
 800a808:	0052      	lsls	r2, r2, #1
 800a80a:	4413      	add	r3, r2
 800a80c:	011b      	lsls	r3, r3, #4
 800a80e:	4a18      	ldr	r2, [pc, #96]	@ (800a870 <dcd_edpt_xfer_fifo+0xc0>)
 800a810:	4413      	add	r3, r2
 800a812:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800a814:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a818:	4618      	mov	r0, r3
 800a81a:	f7fe fb19 	bl	8008e50 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800a81e:	693b      	ldr	r3, [r7, #16]
 800a820:	895b      	ldrh	r3, [r3, #10]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d102      	bne.n	800a82c <dcd_edpt_xfer_fifo+0x7c>
    ret = false;  // Endpoint is closed
 800a826:	2300      	movs	r3, #0
 800a828:	75fb      	strb	r3, [r7, #23]
 800a82a:	e014      	b.n	800a856 <dcd_edpt_xfer_fifo+0xa6>
  } else {
    xfer->buffer = NULL;
 800a82c:	693b      	ldr	r3, [r7, #16]
 800a82e:	2200      	movs	r2, #0
 800a830:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 800a832:	693b      	ldr	r3, [r7, #16]
 800a834:	683a      	ldr	r2, [r7, #0]
 800a836:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800a838:	693b      	ldr	r3, [r7, #16]
 800a83a:	88ba      	ldrh	r2, [r7, #4]
 800a83c:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800a83e:	693b      	ldr	r3, [r7, #16]
 800a840:	7b1a      	ldrb	r2, [r3, #12]
 800a842:	693b      	ldr	r3, [r7, #16]
 800a844:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 800a846:	7d7a      	ldrb	r2, [r7, #21]
 800a848:	7db9      	ldrb	r1, [r7, #22]
 800a84a:	79fb      	ldrb	r3, [r7, #7]
 800a84c:	4618      	mov	r0, r3
 800a84e:	f7ff fbe1 	bl	800a014 <edpt_schedule_packets>
    ret = true;
 800a852:	2301      	movs	r3, #1
 800a854:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800a856:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a85a:	4618      	mov	r0, r3
 800a85c:	f7fe fb1c 	bl	8008e98 <usbd_spin_unlock>

  return ret;
 800a860:	7dfb      	ldrb	r3, [r7, #23]
}
 800a862:	4618      	mov	r0, r3
 800a864:	3718      	adds	r7, #24
 800a866:	46bd      	mov	sp, r7
 800a868:	bd80      	pop	{r7, pc}
 800a86a:	bf00      	nop
 800a86c:	e000edf0 	.word	0xe000edf0
 800a870:	20010e74 	.word	0x20010e74

0800a874 <dcd_edpt_stall>:

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800a874:	b580      	push	{r7, lr}
 800a876:	b086      	sub	sp, #24
 800a878:	af00      	add	r7, sp, #0
 800a87a:	4603      	mov	r3, r0
 800a87c:	460a      	mov	r2, r1
 800a87e:	71fb      	strb	r3, [r7, #7]
 800a880:	4613      	mov	r3, r2
 800a882:	71bb      	strb	r3, [r7, #6]
 800a884:	79fb      	ldrb	r3, [r7, #7]
 800a886:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a888:	7cbb      	ldrb	r3, [r7, #18]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d001      	beq.n	800a892 <dcd_edpt_stall+0x1e>
    rhport = 0;
 800a88e:	2300      	movs	r3, #0
 800a890:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a892:	7cbb      	ldrb	r3, [r7, #18]
 800a894:	4a11      	ldr	r2, [pc, #68]	@ (800a8dc <dcd_edpt_stall+0x68>)
 800a896:	011b      	lsls	r3, r3, #4
 800a898:	4413      	add	r3, r2
 800a89a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800a89c:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 800a89e:	79b9      	ldrb	r1, [r7, #6]
 800a8a0:	79fb      	ldrb	r3, [r7, #7]
 800a8a2:	2201      	movs	r2, #1
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	f7ff fa5f 	bl	8009d68 <edpt_disable>
 800a8aa:	79bb      	ldrb	r3, [r7, #6]
 800a8ac:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800a8ae:	7cfb      	ldrb	r3, [r7, #19]
 800a8b0:	f003 030f 	and.w	r3, r3, #15
 800a8b4:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d10b      	bne.n	800a8d2 <dcd_edpt_stall+0x5e>
 800a8ba:	697b      	ldr	r3, [r7, #20]
 800a8bc:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a8c2:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800a8c4:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d003      	beq.n	800a8d2 <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 800a8ca:	79fb      	ldrb	r3, [r7, #7]
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	f7ff f81f 	bl	8009910 <dma_setup_prepare>
    }
  }
}
 800a8d2:	bf00      	nop
 800a8d4:	3718      	adds	r7, #24
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	bd80      	pop	{r7, pc}
 800a8da:	bf00      	nop
 800a8dc:	0800ca48 	.word	0x0800ca48

0800a8e0 <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800a8e0:	b480      	push	{r7}
 800a8e2:	b087      	sub	sp, #28
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	460a      	mov	r2, r1
 800a8ea:	71fb      	strb	r3, [r7, #7]
 800a8ec:	4613      	mov	r3, r2
 800a8ee:	71bb      	strb	r3, [r7, #6]
 800a8f0:	79fb      	ldrb	r3, [r7, #7]
 800a8f2:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a8f4:	7a7b      	ldrb	r3, [r7, #9]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d001      	beq.n	800a8fe <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a8fe:	7a7b      	ldrb	r3, [r7, #9]
 800a900:	4a19      	ldr	r2, [pc, #100]	@ (800a968 <dcd_edpt_clear_stall+0x88>)
 800a902:	011b      	lsls	r3, r3, #4
 800a904:	4413      	add	r3, r2
 800a906:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800a908:	617b      	str	r3, [r7, #20]
 800a90a:	79bb      	ldrb	r3, [r7, #6]
 800a90c:	72bb      	strb	r3, [r7, #10]
 800a90e:	7abb      	ldrb	r3, [r7, #10]
 800a910:	f003 030f 	and.w	r3, r3, #15
 800a914:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800a916:	74fb      	strb	r3, [r7, #19]
 800a918:	79bb      	ldrb	r3, [r7, #6]
 800a91a:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a91c:	7afb      	ldrb	r3, [r7, #11]
 800a91e:	09db      	lsrs	r3, r3, #7
 800a920:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800a922:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800a924:	7cbb      	ldrb	r3, [r7, #18]
 800a926:	2b01      	cmp	r3, #1
 800a928:	bf14      	ite	ne
 800a92a:	2301      	movne	r3, #1
 800a92c:	2300      	moveq	r3, #0
 800a92e:	b2db      	uxtb	r3, r3
 800a930:	461a      	mov	r2, r3
 800a932:	7cfb      	ldrb	r3, [r7, #19]
 800a934:	0112      	lsls	r2, r2, #4
 800a936:	4413      	add	r3, r2
 800a938:	3348      	adds	r3, #72	@ 0x48
 800a93a:	015b      	lsls	r3, r3, #5
 800a93c:	697a      	ldr	r2, [r7, #20]
 800a93e:	4413      	add	r3, r2
 800a940:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	601a      	str	r2, [r3, #0]
}
 800a95a:	bf00      	nop
 800a95c:	371c      	adds	r7, #28
 800a95e:	46bd      	mov	sp, r7
 800a960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a964:	4770      	bx	lr
 800a966:	bf00      	nop
 800a968:	0800ca48 	.word	0x0800ca48

0800a96c <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b090      	sub	sp, #64	@ 0x40
 800a970:	af00      	add	r7, sp, #0
 800a972:	4603      	mov	r3, r0
 800a974:	71fb      	strb	r3, [r7, #7]
 800a976:	79fb      	ldrb	r3, [r7, #7]
 800a978:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a97c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a980:	2b00      	cmp	r3, #0
 800a982:	d002      	beq.n	800a98a <handle_bus_reset+0x1e>
    rhport = 0;
 800a984:	2300      	movs	r3, #0
 800a986:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a98a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a98e:	4a75      	ldr	r2, [pc, #468]	@ (800ab64 <handle_bus_reset+0x1f8>)
 800a990:	011b      	lsls	r3, r3, #4
 800a992:	4413      	add	r3, r2
 800a994:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800a996:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a99a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800a99c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a99e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9a0:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 800a9a2:	7a7b      	ldrb	r3, [r7, #9]
 800a9a4:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800a9a8:	b2db      	uxtb	r3, r3
 800a9aa:	3301      	adds	r3, #1
 800a9ac:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 800a9ae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 800a9b2:	2280      	movs	r2, #128	@ 0x80
 800a9b4:	2100      	movs	r1, #0
 800a9b6:	486c      	ldr	r0, [pc, #432]	@ (800ab68 <handle_bus_reset+0x1fc>)
 800a9b8:	f001 fea9 	bl	800c70e <memset>

  _dcd_data.sof_en = false;
 800a9bc:	4b6b      	ldr	r3, [pc, #428]	@ (800ab6c <handle_bus_reset+0x200>)
 800a9be:	2200      	movs	r2, #0
 800a9c0:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 800a9c2:	4b6a      	ldr	r3, [pc, #424]	@ (800ab6c <handle_bus_reset+0x200>)
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800a9ce:	e014      	b.n	800a9fa <handle_bus_reset+0x8e>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 800a9d0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a9d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a9d6:	3358      	adds	r3, #88	@ 0x58
 800a9d8:	015b      	lsls	r3, r3, #5
 800a9da:	4413      	add	r3, r2
 800a9dc:	681a      	ldr	r2, [r3, #0]
 800a9de:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a9e2:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800a9e6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a9e8:	3358      	adds	r3, #88	@ 0x58
 800a9ea:	015b      	lsls	r3, r3, #5
 800a9ec:	440b      	add	r3, r1
 800a9ee:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 800a9f0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a9f4:	3301      	adds	r3, #1
 800a9f6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800a9fa:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800a9fe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800aa02:	429a      	cmp	r2, r3
 800aa04:	d3e4      	bcc.n	800a9d0 <handle_bus_reset+0x64>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 800aa06:	2300      	movs	r3, #0
 800aa08:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800aa0c:	e019      	b.n	800aa42 <handle_bus_reset+0xd6>
    dwc2_dep_t* dep = &dwc2->epin[n];
 800aa0e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800aa12:	3348      	adds	r3, #72	@ 0x48
 800aa14:	015b      	lsls	r3, r3, #5
 800aa16:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800aa18:	4413      	add	r3, r2
 800aa1a:	633b      	str	r3, [r7, #48]	@ 0x30
 800aa1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa1e:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 800aa20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	0fdb      	lsrs	r3, r3, #31
 800aa26:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d005      	beq.n	800aa38 <handle_bus_reset+0xcc>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 800aa2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 800aa34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa36:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 800aa38:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800aa3c:	3301      	adds	r3, #1
 800aa3e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800aa42:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800aa46:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800aa4a:	429a      	cmp	r2, r3
 800aa4c:	d3df      	bcc.n	800aa0e <handle_bus_reset+0xa2>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 800aa4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa50:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800aa54:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 800aa58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa5a:	2209      	movs	r2, #9
 800aa5c:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 800aa60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa62:	2209      	movs	r2, #9
 800aa64:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 800aa68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa6a:	61fb      	str	r3, [r7, #28]
 800aa6c:	2310      	movs	r3, #16
 800aa6e:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800aa70:	7efb      	ldrb	r3, [r7, #27]
 800aa72:	019b      	lsls	r3, r3, #6
 800aa74:	f043 0220 	orr.w	r2, r3, #32
 800aa78:	69fb      	ldr	r3, [r7, #28]
 800aa7a:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800aa7c:	bf00      	nop
 800aa7e:	69fb      	ldr	r3, [r7, #28]
 800aa80:	691b      	ldr	r3, [r3, #16]
 800aa82:	f003 0320 	and.w	r3, r3, #32
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d1f9      	bne.n	800aa7e <handle_bus_reset+0x112>
}
 800aa8a:	bf00      	nop
 800aa8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa8e:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800aa90:	6a3b      	ldr	r3, [r7, #32]
 800aa92:	2210      	movs	r2, #16
 800aa94:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800aa96:	bf00      	nop
 800aa98:	6a3b      	ldr	r3, [r7, #32]
 800aa9a:	691b      	ldr	r3, [r3, #16]
 800aa9c:	f003 0310 	and.w	r3, r3, #16
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d1f9      	bne.n	800aa98 <handle_bus_reset+0x12c>
}
 800aaa4:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 800aaa6:	79fb      	ldrb	r3, [r7, #7]
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	f7ff f851 	bl	8009b50 <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 800aaae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aab0:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800aab4:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 800aab6:	8a3b      	ldrh	r3, [r7, #16]
 800aab8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800aabc:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 800aabe:	693a      	ldr	r2, [r7, #16]
 800aac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aac2:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 800aac6:	2300      	movs	r3, #0
 800aac8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 800aacc:	2300      	movs	r3, #0
 800aace:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800aad2:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 800aad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aad6:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 800aada:	f023 0203 	bic.w	r2, r3, #3
 800aade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aae0:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 800aae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aae6:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800aaea:	f023 0203 	bic.w	r2, r3, #3
 800aaee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaf0:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 800aaf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaf6:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 800aafa:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800aafe:	431a      	orrs	r2, r3
 800ab00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab02:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 800ab06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab08:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 800ab0c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800ab10:	431a      	orrs	r2, r3
 800ab12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab14:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800ab18:	4b13      	ldr	r3, [pc, #76]	@ (800ab68 <handle_bus_reset+0x1fc>)
 800ab1a:	2240      	movs	r2, #64	@ 0x40
 800ab1c:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800ab1e:	4b12      	ldr	r3, [pc, #72]	@ (800ab68 <handle_bus_reset+0x1fc>)
 800ab20:	2240      	movs	r2, #64	@ 0x40
 800ab22:	835a      	strh	r2, [r3, #26]
 800ab24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab26:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab2c:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800ab2e:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d004      	beq.n	800ab3e <handle_bus_reset+0x1d2>
    dma_setup_prepare(rhport);
 800ab34:	79fb      	ldrb	r3, [r7, #7]
 800ab36:	4618      	mov	r0, r3
 800ab38:	f7fe feea 	bl	8009910 <dma_setup_prepare>
 800ab3c:	e007      	b.n	800ab4e <handle_bus_reset+0x1e2>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800ab3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab40:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 800ab44:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800ab48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab4a:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 800ab4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab50:	699b      	ldr	r3, [r3, #24]
 800ab52:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 800ab56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab58:	619a      	str	r2, [r3, #24]
}
 800ab5a:	bf00      	nop
 800ab5c:	3740      	adds	r7, #64	@ 0x40
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	bd80      	pop	{r7, pc}
 800ab62:	bf00      	nop
 800ab64:	0800ca48 	.word	0x0800ca48
 800ab68:	20010e74 	.word	0x20010e74
 800ab6c:	20010ef4 	.word	0x20010ef4

0800ab70 <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b08a      	sub	sp, #40	@ 0x28
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	4603      	mov	r3, r0
 800ab78:	71fb      	strb	r3, [r7, #7]
 800ab7a:	79fb      	ldrb	r3, [r7, #7]
 800ab7c:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ab7e:	7ffb      	ldrb	r3, [r7, #31]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d001      	beq.n	800ab88 <handle_enum_done+0x18>
    rhport = 0;
 800ab84:	2300      	movs	r3, #0
 800ab86:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ab88:	7ffb      	ldrb	r3, [r7, #31]
 800ab8a:	4a1b      	ldr	r2, [pc, #108]	@ (800abf8 <handle_enum_done+0x88>)
 800ab8c:	011b      	lsls	r3, r3, #4
 800ab8e:	4413      	add	r3, r2
 800ab90:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800ab92:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800ab94:	6a3b      	ldr	r3, [r7, #32]
 800ab96:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800ab9a:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 800ab9c:	7e3b      	ldrb	r3, [r7, #24]
 800ab9e:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800aba2:	b2db      	uxtb	r3, r3
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d002      	beq.n	800abae <handle_enum_done+0x3e>
 800aba8:	2b02      	cmp	r3, #2
 800abaa:	d004      	beq.n	800abb6 <handle_enum_done+0x46>
 800abac:	e007      	b.n	800abbe <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 800abae:	2302      	movs	r3, #2
 800abb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800abb4:	e007      	b.n	800abc6 <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 800abb6:	2301      	movs	r3, #1
 800abb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800abbc:	e003      	b.n	800abc6 <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 800abbe:	2300      	movs	r3, #0
 800abc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800abc4:	bf00      	nop
 800abc6:	79fb      	ldrb	r3, [r7, #7]
 800abc8:	77bb      	strb	r3, [r7, #30]
 800abca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800abce:	777b      	strb	r3, [r7, #29]
 800abd0:	2301      	movs	r3, #1
 800abd2:	773b      	strb	r3, [r7, #28]
  event.rhport = rhport;
 800abd4:	7fbb      	ldrb	r3, [r7, #30]
 800abd6:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 800abd8:	2301      	movs	r3, #1
 800abda:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 800abdc:	7f7b      	ldrb	r3, [r7, #29]
 800abde:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 800abe0:	7f3a      	ldrb	r2, [r7, #28]
 800abe2:	f107 030c 	add.w	r3, r7, #12
 800abe6:	4611      	mov	r1, r2
 800abe8:	4618      	mov	r0, r3
 800abea:	f7fd fe61 	bl	80088b0 <dcd_event_handler>
}
 800abee:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 800abf0:	bf00      	nop
 800abf2:	3728      	adds	r7, #40	@ 0x28
 800abf4:	46bd      	mov	sp, r7
 800abf6:	bd80      	pop	{r7, pc}
 800abf8:	0800ca48 	.word	0x0800ca48

0800abfc <handle_rxflvl_irq>:
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b08c      	sub	sp, #48	@ 0x30
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	4603      	mov	r3, r0
 800ac04:	71fb      	strb	r3, [r7, #7]
 800ac06:	79fb      	ldrb	r3, [r7, #7]
 800ac08:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ac0a:	7cfb      	ldrb	r3, [r7, #19]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d001      	beq.n	800ac14 <handle_rxflvl_irq+0x18>
    rhport = 0;
 800ac10:	2300      	movs	r3, #0
 800ac12:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ac14:	7cfb      	ldrb	r3, [r7, #19]
 800ac16:	4a45      	ldr	r2, [pc, #276]	@ (800ad2c <handle_rxflvl_irq+0x130>)
 800ac18:	011b      	lsls	r3, r3, #4
 800ac1a:	4413      	add	r3, r2
 800ac1c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ac1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 800ac20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ac26:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 800ac28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac2a:	6a1b      	ldr	r3, [r3, #32]
 800ac2c:	60fb      	str	r3, [r7, #12]
  const uint8_t epnum = grxstsp.ep_ch_num;
 800ac2e:	7b3b      	ldrb	r3, [r7, #12]
 800ac30:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ac34:	b2db      	uxtb	r3, r3
 800ac36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 800ac3a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ac3e:	3358      	adds	r3, #88	@ 0x58
 800ac40:	015b      	lsls	r3, r3, #5
 800ac42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac44:	4413      	add	r3, r2
 800ac46:	623b      	str	r3, [r7, #32]

  switch (grxstsp.packet_status) {
 800ac48:	7bbb      	ldrb	r3, [r7, #14]
 800ac4a:	f3c3 0343 	ubfx	r3, r3, #1, #4
 800ac4e:	b2db      	uxtb	r3, r3
 800ac50:	3b01      	subs	r3, #1
 800ac52:	2b05      	cmp	r3, #5
 800ac54:	d862      	bhi.n	800ad1c <handle_rxflvl_irq+0x120>
 800ac56:	a201      	add	r2, pc, #4	@ (adr r2, 800ac5c <handle_rxflvl_irq+0x60>)
 800ac58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac5c:	0800ad1d 	.word	0x0800ad1d
 800ac60:	0800ac9b 	.word	0x0800ac9b
 800ac64:	0800ad1d 	.word	0x0800ad1d
 800ac68:	0800ac8d 	.word	0x0800ac8d
 800ac6c:	0800ad1d 	.word	0x0800ad1d
 800ac70:	0800ac75 	.word	0x0800ac75
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 800ac74:	4b2e      	ldr	r3, [pc, #184]	@ (800ad30 <handle_rxflvl_irq+0x134>)
 800ac76:	61fb      	str	r3, [r7, #28]
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 800ac78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac7a:	681a      	ldr	r2, [r3, #0]
 800ac7c:	69fb      	ldr	r3, [r7, #28]
 800ac7e:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 800ac80:	69fb      	ldr	r3, [r7, #28]
 800ac82:	3304      	adds	r3, #4
 800ac84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ac86:	6812      	ldr	r2, [r2, #0]
 800ac88:	601a      	str	r2, [r3, #0]
      break;
 800ac8a:	e04a      	b.n	800ad22 <handle_rxflvl_irq+0x126>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800ac8c:	6a3b      	ldr	r3, [r7, #32]
 800ac8e:	691b      	ldr	r3, [r3, #16]
 800ac90:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800ac94:	6a3b      	ldr	r3, [r7, #32]
 800ac96:	611a      	str	r2, [r3, #16]
      break;
 800ac98:	e043      	b.n	800ad22 <handle_rxflvl_irq+0x126>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 800ac9a:	89bb      	ldrh	r3, [r7, #12]
 800ac9c:	f3c3 130a 	ubfx	r3, r3, #4, #11
 800aca0:	b29b      	uxth	r3, r3
 800aca2:	837b      	strh	r3, [r7, #26]
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800aca4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aca8:	015b      	lsls	r3, r3, #5
 800acaa:	4a22      	ldr	r2, [pc, #136]	@ (800ad34 <handle_rxflvl_irq+0x138>)
 800acac:	4413      	add	r3, r2
 800acae:	617b      	str	r3, [r7, #20]

      if (byte_count != 0) {
 800acb0:	8b7b      	ldrh	r3, [r7, #26]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d018      	beq.n	800ace8 <handle_rxflvl_irq+0xec>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 800acb6:	697b      	ldr	r3, [r7, #20]
 800acb8:	685b      	ldr	r3, [r3, #4]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d007      	beq.n	800acce <handle_rxflvl_irq+0xd2>
          tu_fifo_write_n_access_mode(xfer->ff, (const void *)(uintptr_t)rx_fifo, byte_count, TU_FIFO_FIXED_ADDR_RW32);
 800acbe:	697b      	ldr	r3, [r7, #20]
 800acc0:	6858      	ldr	r0, [r3, #4]
 800acc2:	8b7a      	ldrh	r2, [r7, #26]
 800acc4:	2301      	movs	r3, #1
 800acc6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800acc8:	f7fc fa1e 	bl	8007108 <tu_fifo_write_n_access_mode>
 800accc:	e00c      	b.n	800ace8 <handle_rxflvl_irq+0xec>
        } else {
          dfifo_read_packet(dwc2, xfer->buffer, byte_count);
 800acce:	697b      	ldr	r3, [r7, #20]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	8b7a      	ldrh	r2, [r7, #26]
 800acd4:	4619      	mov	r1, r3
 800acd6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800acd8:	f000 fe66 	bl	800b9a8 <dfifo_read_packet>
          xfer->buffer += byte_count;
 800acdc:	697b      	ldr	r3, [r7, #20]
 800acde:	681a      	ldr	r2, [r3, #0]
 800ace0:	8b7b      	ldrh	r3, [r7, #26]
 800ace2:	441a      	add	r2, r3
 800ace4:	697b      	ldr	r3, [r7, #20]
 800ace6:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 800ace8:	697b      	ldr	r3, [r7, #20]
 800acea:	895b      	ldrh	r3, [r3, #10]
 800acec:	8b7a      	ldrh	r2, [r7, #26]
 800acee:	429a      	cmp	r2, r3
 800acf0:	d216      	bcs.n	800ad20 <handle_rxflvl_irq+0x124>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 800acf2:	6a3b      	ldr	r3, [r7, #32]
 800acf4:	691b      	ldr	r3, [r3, #16]
 800acf6:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 800acf8:	697b      	ldr	r3, [r7, #20]
 800acfa:	891a      	ldrh	r2, [r3, #8]
 800acfc:	68bb      	ldr	r3, [r7, #8]
 800acfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ad02:	b29b      	uxth	r3, r3
 800ad04:	1ad3      	subs	r3, r2, r3
 800ad06:	b29a      	uxth	r2, r3
 800ad08:	697b      	ldr	r3, [r7, #20]
 800ad0a:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 800ad0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d105      	bne.n	800ad20 <handle_rxflvl_irq+0x124>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 800ad14:	4b08      	ldr	r3, [pc, #32]	@ (800ad38 <handle_rxflvl_irq+0x13c>)
 800ad16:	2200      	movs	r2, #0
 800ad18:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 800ad1a:	e001      	b.n	800ad20 <handle_rxflvl_irq+0x124>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 800ad1c:	bf00      	nop
 800ad1e:	e000      	b.n	800ad22 <handle_rxflvl_irq+0x126>
      break;
 800ad20:	bf00      	nop
  }
}
 800ad22:	bf00      	nop
 800ad24:	3730      	adds	r7, #48	@ 0x30
 800ad26:	46bd      	mov	sp, r7
 800ad28:	bd80      	pop	{r7, pc}
 800ad2a:	bf00      	nop
 800ad2c:	0800ca48 	.word	0x0800ca48
 800ad30:	20010efc 	.word	0x20010efc
 800ad34:	20010e74 	.word	0x20010e74
 800ad38:	20010ef4 	.word	0x20010ef4

0800ad3c <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b090      	sub	sp, #64	@ 0x40
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	4603      	mov	r3, r0
 800ad44:	603a      	str	r2, [r7, #0]
 800ad46:	71fb      	strb	r3, [r7, #7]
 800ad48:	460b      	mov	r3, r1
 800ad4a:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 800ad4c:	783b      	ldrb	r3, [r7, #0]
 800ad4e:	f003 0308 	and.w	r3, r3, #8
 800ad52:	b2db      	uxtb	r3, r3
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d03d      	beq.n	800add4 <handle_epout_slave+0x98>
 800ad58:	79fb      	ldrb	r3, [r7, #7]
 800ad5a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ad5e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d002      	beq.n	800ad6c <handle_epout_slave+0x30>
    rhport = 0;
 800ad66:	2300      	movs	r3, #0
 800ad68:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ad6c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ad70:	4a3f      	ldr	r2, [pc, #252]	@ (800ae70 <handle_epout_slave+0x134>)
 800ad72:	011b      	lsls	r3, r3, #4
 800ad74:	4413      	add	r3, r2
 800ad76:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 800ad78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad7c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ad7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad80:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 800ad82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	0fdb      	lsrs	r3, r3, #31
 800ad88:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d005      	beq.n	800ad9a <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 800ad8e:	79fb      	ldrb	r3, [r7, #7]
 800ad90:	2200      	movs	r2, #0
 800ad92:	2180      	movs	r1, #128	@ 0x80
 800ad94:	4618      	mov	r0, r3
 800ad96:	f7fe ffe7 	bl	8009d68 <edpt_disable>
 800ad9a:	79fb      	ldrb	r3, [r7, #7]
 800ad9c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800ada0:	4b34      	ldr	r3, [pc, #208]	@ (800ae74 <handle_epout_slave+0x138>)
 800ada2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ada4:	2301      	movs	r3, #1
 800ada6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  event.rhport = rhport;
 800adaa:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800adae:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 800adb0:	2306      	movs	r3, #6
 800adb2:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 800adb4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800adb6:	f107 0318 	add.w	r3, r7, #24
 800adba:	6810      	ldr	r0, [r2, #0]
 800adbc:	6851      	ldr	r1, [r2, #4]
 800adbe:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 800adc0:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800adc4:	f107 0314 	add.w	r3, r7, #20
 800adc8:	4611      	mov	r1, r2
 800adca:	4618      	mov	r0, r3
 800adcc:	f7fd fd70 	bl	80088b0 <dcd_event_handler>
}
 800add0:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 800add2:	e04a      	b.n	800ae6a <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 800add4:	783b      	ldrb	r3, [r7, #0]
 800add6:	f003 0301 	and.w	r3, r3, #1
 800adda:	b2db      	uxtb	r3, r3
 800addc:	2b00      	cmp	r3, #0
 800adde:	d044      	beq.n	800ae6a <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 800ade0:	783b      	ldrb	r3, [r7, #0]
 800ade2:	f003 0320 	and.w	r3, r3, #32
 800ade6:	b2db      	uxtb	r3, r3
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d13e      	bne.n	800ae6a <handle_epout_slave+0x12e>
 800adec:	787b      	ldrb	r3, [r7, #1]
 800adee:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800adf2:	b2db      	uxtb	r3, r3
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d138      	bne.n	800ae6a <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800adf8:	79bb      	ldrb	r3, [r7, #6]
 800adfa:	015b      	lsls	r3, r3, #5
 800adfc:	4a1e      	ldr	r2, [pc, #120]	@ (800ae78 <handle_epout_slave+0x13c>)
 800adfe:	4413      	add	r3, r2
 800ae00:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 800ae02:	79bb      	ldrb	r3, [r7, #6]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d10a      	bne.n	800ae1e <handle_epout_slave+0xe2>
 800ae08:	4b1c      	ldr	r3, [pc, #112]	@ (800ae7c <handle_epout_slave+0x140>)
 800ae0a:	881b      	ldrh	r3, [r3, #0]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d006      	beq.n	800ae1e <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 800ae10:	79b9      	ldrb	r1, [r7, #6]
 800ae12:	79fb      	ldrb	r3, [r7, #7]
 800ae14:	2200      	movs	r2, #0
 800ae16:	4618      	mov	r0, r3
 800ae18:	f7ff f8fc 	bl	800a014 <edpt_schedule_packets>
 800ae1c:	e025      	b.n	800ae6a <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800ae1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae20:	891b      	ldrh	r3, [r3, #8]
 800ae22:	461a      	mov	r2, r3
 800ae24:	79fb      	ldrb	r3, [r7, #7]
 800ae26:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ae2a:	79bb      	ldrb	r3, [r7, #6]
 800ae2c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800ae30:	627a      	str	r2, [r7, #36]	@ 0x24
 800ae32:	2300      	movs	r3, #0
 800ae34:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ae38:	2301      	movs	r3, #1
 800ae3a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800ae3e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ae42:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800ae44:	2307      	movs	r3, #7
 800ae46:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 800ae48:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800ae4c:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800ae4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae50:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800ae52:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ae56:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 800ae58:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800ae5c:	f107 0308 	add.w	r3, r7, #8
 800ae60:	4611      	mov	r1, r2
 800ae62:	4618      	mov	r0, r3
 800ae64:	f7fd fd24 	bl	80088b0 <dcd_event_handler>
}
 800ae68:	bf00      	nop
      }
    }
  }
}
 800ae6a:	3740      	adds	r7, #64	@ 0x40
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	bd80      	pop	{r7, pc}
 800ae70:	0800ca48 	.word	0x0800ca48
 800ae74:	20010efc 	.word	0x20010efc
 800ae78:	20010e74 	.word	0x20010e74
 800ae7c:	20010ef4 	.word	0x20010ef4

0800ae80 <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 800ae80:	b580      	push	{r7, lr}
 800ae82:	b08e      	sub	sp, #56	@ 0x38
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	4603      	mov	r3, r0
 800ae88:	603a      	str	r2, [r7, #0]
 800ae8a:	71fb      	strb	r3, [r7, #7]
 800ae8c:	460b      	mov	r3, r1
 800ae8e:	71bb      	strb	r3, [r7, #6]
 800ae90:	79fb      	ldrb	r3, [r7, #7]
 800ae92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ae96:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d002      	beq.n	800aea4 <handle_epin_slave+0x24>
    rhport = 0;
 800ae9e:	2300      	movs	r3, #0
 800aea0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800aea4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800aea8:	4a42      	ldr	r2, [pc, #264]	@ (800afb4 <handle_epin_slave+0x134>)
 800aeaa:	011b      	lsls	r3, r3, #4
 800aeac:	4413      	add	r3, r2
 800aeae:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800aeb0:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 800aeb2:	79bb      	ldrb	r3, [r7, #6]
 800aeb4:	3348      	adds	r3, #72	@ 0x48
 800aeb6:	015b      	lsls	r3, r3, #5
 800aeb8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aeba:	4413      	add	r3, r2
 800aebc:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800aebe:	79bb      	ldrb	r3, [r7, #6]
 800aec0:	015b      	lsls	r3, r3, #5
 800aec2:	3310      	adds	r3, #16
 800aec4:	4a3c      	ldr	r2, [pc, #240]	@ (800afb8 <handle_epin_slave+0x138>)
 800aec6:	4413      	add	r3, r2
 800aec8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 800aeca:	783b      	ldrb	r3, [r7, #0]
 800aecc:	f003 0301 	and.w	r3, r3, #1
 800aed0:	b2db      	uxtb	r3, r3
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d037      	beq.n	800af46 <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 800aed6:	79bb      	ldrb	r3, [r7, #6]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d10a      	bne.n	800aef2 <handle_epin_slave+0x72>
 800aedc:	4b37      	ldr	r3, [pc, #220]	@ (800afbc <handle_epin_slave+0x13c>)
 800aede:	885b      	ldrh	r3, [r3, #2]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d006      	beq.n	800aef2 <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 800aee4:	79b9      	ldrb	r1, [r7, #6]
 800aee6:	79fb      	ldrb	r3, [r7, #7]
 800aee8:	2201      	movs	r2, #1
 800aeea:	4618      	mov	r0, r3
 800aeec:	f7ff f892 	bl	800a014 <edpt_schedule_packets>
 800aef0:	e029      	b.n	800af46 <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800aef2:	79bb      	ldrb	r3, [r7, #6]
 800aef4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aef8:	b2d9      	uxtb	r1, r3
 800aefa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aefc:	891b      	ldrh	r3, [r3, #8]
 800aefe:	461a      	mov	r2, r3
 800af00:	79fb      	ldrb	r3, [r7, #7]
 800af02:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800af06:	460b      	mov	r3, r1
 800af08:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800af0c:	627a      	str	r2, [r7, #36]	@ 0x24
 800af0e:	2300      	movs	r3, #0
 800af10:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800af14:	2301      	movs	r3, #1
 800af16:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800af1a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800af1e:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800af20:	2307      	movs	r3, #7
 800af22:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800af24:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800af28:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800af2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af2c:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800af2e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800af32:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800af34:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800af38:	f107 030c 	add.w	r3, r7, #12
 800af3c:	4611      	mov	r1, r2
 800af3e:	4618      	mov	r0, r3
 800af40:	f7fd fcb6 	bl	80088b0 <dcd_event_handler>
}
 800af44:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 800af46:	783b      	ldrb	r3, [r7, #0]
 800af48:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800af4c:	b2db      	uxtb	r3, r3
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d02c      	beq.n	800afac <handle_epin_slave+0x12c>
 800af52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af54:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 800af58:	61fb      	str	r3, [r7, #28]
 800af5a:	79bb      	ldrb	r3, [r7, #6]
 800af5c:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800af5e:	7efb      	ldrb	r3, [r7, #27]
 800af60:	69fa      	ldr	r2, [r7, #28]
 800af62:	fa22 f303 	lsr.w	r3, r2, r3
 800af66:	f003 0301 	and.w	r3, r3, #1
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	bf14      	ite	ne
 800af6e:	2301      	movne	r3, #1
 800af70:	2300      	moveq	r3, #0
 800af72:	b2db      	uxtb	r3, r3
 800af74:	2b00      	cmp	r3, #0
 800af76:	d019      	beq.n	800afac <handle_epin_slave+0x12c>
    epin_write_tx_fifo(rhport, epnum);
 800af78:	79ba      	ldrb	r2, [r7, #6]
 800af7a:	79fb      	ldrb	r3, [r7, #7]
 800af7c:	4611      	mov	r1, r2
 800af7e:	4618      	mov	r0, r3
 800af80:	f7fe ffc2 	bl	8009f08 <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800af84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af86:	691b      	ldr	r3, [r3, #16]
 800af88:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 800af8a:	68bb      	ldr	r3, [r7, #8]
 800af8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800af90:	2b00      	cmp	r3, #0
 800af92:	d10b      	bne.n	800afac <handle_epin_slave+0x12c>
      dwc2->diepempmsk &= ~(1u << epnum);
 800af94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af96:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800af9a:	79bb      	ldrb	r3, [r7, #6]
 800af9c:	2101      	movs	r1, #1
 800af9e:	fa01 f303 	lsl.w	r3, r1, r3
 800afa2:	43db      	mvns	r3, r3
 800afa4:	401a      	ands	r2, r3
 800afa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afa8:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 800afac:	bf00      	nop
 800afae:	3738      	adds	r7, #56	@ 0x38
 800afb0:	46bd      	mov	sp, r7
 800afb2:	bd80      	pop	{r7, pc}
 800afb4:	0800ca48 	.word	0x0800ca48
 800afb8:	20010e74 	.word	0x20010e74
 800afbc:	20010ef4 	.word	0x20010ef4

0800afc0 <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 800afc0:	b580      	push	{r7, lr}
 800afc2:	b090      	sub	sp, #64	@ 0x40
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	4603      	mov	r3, r0
 800afc8:	460a      	mov	r2, r1
 800afca:	71fb      	strb	r3, [r7, #7]
 800afcc:	4613      	mov	r3, r2
 800afce:	71bb      	strb	r3, [r7, #6]
 800afd0:	79fb      	ldrb	r3, [r7, #7]
 800afd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800afd6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d002      	beq.n	800afe4 <handle_ep_irq+0x24>
    rhport = 0;
 800afde:	2300      	movs	r3, #0
 800afe0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800afe4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800afe8:	4a3e      	ldr	r2, [pc, #248]	@ (800b0e4 <handle_ep_irq+0x124>)
 800afea:	011b      	lsls	r3, r3, #4
 800afec:	4413      	add	r3, r2
 800afee:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800aff0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800aff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aff4:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800aff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aff8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800affa:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800affc:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800affe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800b002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b004:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800b006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b008:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b00a:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 800b00c:	7c7b      	ldrb	r3, [r7, #17]
 800b00e:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800b012:	b2db      	uxtb	r3, r3
 800b014:	3301      	adds	r3, #1
 800b016:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 800b018:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 800b01c:	79bb      	ldrb	r3, [r7, #6]
 800b01e:	2b01      	cmp	r3, #1
 800b020:	d101      	bne.n	800b026 <handle_ep_irq+0x66>
 800b022:	2300      	movs	r3, #0
 800b024:	e000      	b.n	800b028 <handle_ep_irq+0x68>
 800b026:	2310      	movs	r3, #16
 800b028:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 800b02c:	79bb      	ldrb	r3, [r7, #6]
 800b02e:	2b01      	cmp	r3, #1
 800b030:	bf14      	ite	ne
 800b032:	2301      	movne	r3, #1
 800b034:	2300      	moveq	r3, #0
 800b036:	b2db      	uxtb	r3, r3
 800b038:	025b      	lsls	r3, r3, #9
 800b03a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b03e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b040:	4413      	add	r3, r2
 800b042:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800b044:	2300      	movs	r3, #0
 800b046:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b04a:	e03f      	b.n	800b0cc <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 800b04c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b04e:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 800b052:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800b056:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800b05a:	440a      	add	r2, r1
 800b05c:	b2d2      	uxtb	r2, r2
 800b05e:	61fb      	str	r3, [r7, #28]
 800b060:	4613      	mov	r3, r2
 800b062:	76fb      	strb	r3, [r7, #27]
 800b064:	7efb      	ldrb	r3, [r7, #27]
 800b066:	69fa      	ldr	r2, [r7, #28]
 800b068:	fa22 f303 	lsr.w	r3, r2, r3
 800b06c:	f003 0301 	and.w	r3, r3, #1
 800b070:	2b00      	cmp	r3, #0
 800b072:	bf14      	ite	ne
 800b074:	2301      	movne	r3, #1
 800b076:	2300      	moveq	r3, #0
 800b078:	b2db      	uxtb	r3, r3
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d021      	beq.n	800b0c2 <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 800b07e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b082:	015b      	lsls	r3, r3, #5
 800b084:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b086:	4413      	add	r3, r2
 800b088:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 800b08a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b08c:	689b      	ldr	r3, [r3, #8]
 800b08e:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 800b090:	68fa      	ldr	r2, [r7, #12]
 800b092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b094:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 800b096:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d111      	bne.n	800b0c2 <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 800b09e:	79bb      	ldrb	r3, [r7, #6]
 800b0a0:	2b01      	cmp	r3, #1
 800b0a2:	d107      	bne.n	800b0b4 <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 800b0a4:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800b0a8:	79fb      	ldrb	r3, [r7, #7]
 800b0aa:	68fa      	ldr	r2, [r7, #12]
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	f7ff fee7 	bl	800ae80 <handle_epin_slave>
 800b0b2:	e006      	b.n	800b0c2 <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 800b0b4:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800b0b8:	79fb      	ldrb	r3, [r7, #7]
 800b0ba:	68fa      	ldr	r2, [r7, #12]
 800b0bc:	4618      	mov	r0, r3
 800b0be:	f7ff fe3d 	bl	800ad3c <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800b0c2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b0c6:	3301      	adds	r3, #1
 800b0c8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b0cc:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800b0d0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800b0d4:	429a      	cmp	r2, r3
 800b0d6:	d3b9      	bcc.n	800b04c <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 800b0d8:	bf00      	nop
 800b0da:	bf00      	nop
 800b0dc:	3740      	adds	r7, #64	@ 0x40
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	bd80      	pop	{r7, pc}
 800b0e2:	bf00      	nop
 800b0e4:	0800ca48 	.word	0x0800ca48

0800b0e8 <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b096      	sub	sp, #88	@ 0x58
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	4603      	mov	r3, r0
 800b0f0:	71fb      	strb	r3, [r7, #7]
 800b0f2:	79fb      	ldrb	r3, [r7, #7]
 800b0f4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b0f8:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d002      	beq.n	800b106 <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 800b100:	2300      	movs	r3, #0
 800b102:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b106:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b10a:	4a64      	ldr	r2, [pc, #400]	@ (800b29c <handle_incomplete_iso_in+0x1b4>)
 800b10c:	011b      	lsls	r3, r3, #4
 800b10e:	4413      	add	r3, r2
 800b110:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 800b112:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 800b114:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b116:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800b11a:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 800b11c:	6a3b      	ldr	r3, [r7, #32]
 800b11e:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800b122:	b29b      	uxth	r3, r3
 800b124:	f003 0301 	and.w	r3, r3, #1
 800b128:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b12a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b12c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800b12e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b130:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b132:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 800b134:	7f7b      	ldrb	r3, [r7, #29]
 800b136:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800b13a:	b2db      	uxtb	r3, r3
 800b13c:	3301      	adds	r3, #1
 800b13e:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 800b140:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800b144:	2300      	movs	r3, #0
 800b146:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800b14a:	e09a      	b.n	800b282 <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 800b14c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b150:	3348      	adds	r3, #72	@ 0x48
 800b152:	015b      	lsls	r3, r3, #5
 800b154:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b156:	4413      	add	r3, r2
 800b158:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 800b15a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 800b160:	7efb      	ldrb	r3, [r7, #27]
 800b162:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b166:	b2db      	uxtb	r3, r3
 800b168:	2b00      	cmp	r3, #0
 800b16a:	f000 8085 	beq.w	800b278 <handle_incomplete_iso_in+0x190>
 800b16e:	7ebb      	ldrb	r3, [r7, #26]
 800b170:	f003 030c 	and.w	r3, r3, #12
 800b174:	b2db      	uxtb	r3, r3
 800b176:	2b04      	cmp	r3, #4
 800b178:	d17e      	bne.n	800b278 <handle_incomplete_iso_in+0x190>
 800b17a:	7ebb      	ldrb	r3, [r7, #26]
 800b17c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800b180:	b2db      	uxtb	r3, r3
 800b182:	461a      	mov	r2, r3
 800b184:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b186:	4293      	cmp	r3, r2
 800b188:	d176      	bne.n	800b278 <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800b18a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b18e:	015b      	lsls	r3, r3, #5
 800b190:	3310      	adds	r3, #16
 800b192:	4a43      	ldr	r2, [pc, #268]	@ (800b2a0 <handle_incomplete_iso_in+0x1b8>)
 800b194:	4413      	add	r3, r2
 800b196:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 800b198:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b19a:	7b5b      	ldrb	r3, [r3, #13]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d038      	beq.n	800b212 <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 800b1a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1a2:	7b5b      	ldrb	r3, [r3, #13]
 800b1a4:	3b01      	subs	r3, #1
 800b1a6:	b2da      	uxtb	r2, r3
 800b1a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1aa:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 800b1b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1b2:	891b      	ldrh	r3, [r3, #8]
 800b1b4:	461a      	mov	r2, r3
 800b1b6:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800b1ba:	68bb      	ldr	r3, [r7, #8]
 800b1bc:	f362 0312 	bfi	r3, r2, #0, #19
 800b1c0:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 800b1c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1c4:	891b      	ldrh	r3, [r3, #8]
 800b1c6:	461a      	mov	r2, r3
 800b1c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1ca:	895b      	ldrh	r3, [r3, #10]
 800b1cc:	637a      	str	r2, [r7, #52]	@ 0x34
 800b1ce:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800b1d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b1d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1d4:	4413      	add	r3, r2
 800b1d6:	1e5a      	subs	r2, r3, #1
 800b1d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1da:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b1e2:	b29a      	uxth	r2, r3
 800b1e4:	897b      	ldrh	r3, [r7, #10]
 800b1e6:	f362 03cc 	bfi	r3, r2, #3, #10
 800b1ea:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 800b1ec:	68ba      	ldr	r2, [r7, #8]
 800b1ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b1f0:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 800b1f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d004      	beq.n	800b202 <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 800b1f8:	7efb      	ldrb	r3, [r7, #27]
 800b1fa:	f043 0310 	orr.w	r3, r3, #16
 800b1fe:	76fb      	strb	r3, [r7, #27]
 800b200:	e003      	b.n	800b20a <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 800b202:	7efb      	ldrb	r3, [r7, #27]
 800b204:	f043 0320 	orr.w	r3, r3, #32
 800b208:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 800b20a:	69ba      	ldr	r2, [r7, #24]
 800b20c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b20e:	601a      	str	r2, [r3, #0]
 800b210:	e032      	b.n	800b278 <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 800b212:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b216:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b21a:	b2d9      	uxtb	r1, r3
 800b21c:	79fb      	ldrb	r3, [r7, #7]
 800b21e:	2200      	movs	r2, #0
 800b220:	4618      	mov	r0, r3
 800b222:	f7fe fda1 	bl	8009d68 <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 800b226:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b22a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b22e:	b2da      	uxtb	r2, r3
 800b230:	79fb      	ldrb	r3, [r7, #7]
 800b232:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800b236:	4613      	mov	r3, r2
 800b238:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800b23c:	2300      	movs	r3, #0
 800b23e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b240:	2301      	movs	r3, #1
 800b242:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b246:	2301      	movs	r3, #1
 800b248:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 800b24c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b250:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800b252:	2307      	movs	r3, #7
 800b254:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800b256:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b25a:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800b25c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b25e:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800b260:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b264:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800b266:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800b26a:	f107 030c 	add.w	r3, r7, #12
 800b26e:	4611      	mov	r1, r2
 800b270:	4618      	mov	r0, r3
 800b272:	f7fd fb1d 	bl	80088b0 <dcd_event_handler>
}
 800b276:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800b278:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b27c:	3301      	adds	r3, #1
 800b27e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800b282:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800b286:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800b28a:	429a      	cmp	r2, r3
 800b28c:	f4ff af5e 	bcc.w	800b14c <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 800b290:	bf00      	nop
 800b292:	bf00      	nop
 800b294:	3758      	adds	r7, #88	@ 0x58
 800b296:	46bd      	mov	sp, r7
 800b298:	bd80      	pop	{r7, pc}
 800b29a:	bf00      	nop
 800b29c:	0800ca48 	.word	0x0800ca48
 800b2a0:	20010e74 	.word	0x20010e74

0800b2a4 <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	b098      	sub	sp, #96	@ 0x60
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	71fb      	strb	r3, [r7, #7]
 800b2ae:	79fb      	ldrb	r3, [r7, #7]
 800b2b0:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b2b4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d002      	beq.n	800b2c2 <dcd_int_handler+0x1e>
    rhport = 0;
 800b2bc:	2300      	movs	r3, #0
 800b2be:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b2c2:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800b2c6:	4a94      	ldr	r2, [pc, #592]	@ (800b518 <dcd_int_handler+0x274>)
 800b2c8:	011b      	lsls	r3, r3, #4
 800b2ca:	4413      	add	r3, r2
 800b2cc:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b2ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 800b2d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2d2:	699b      	ldr	r3, [r3, #24]
 800b2d4:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 800b2d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2d8:	695b      	ldr	r3, [r3, #20]
 800b2da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b2dc:	4013      	ands	r3, r2
 800b2de:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 800b2e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b2e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d00d      	beq.n	800b306 <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 800b2ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2ec:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800b2f0:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 800b2f2:	2001      	movs	r0, #1
 800b2f4:	f7fd fdac 	bl	8008e50 <usbd_spin_lock>
    handle_bus_reset(rhport);
 800b2f8:	79fb      	ldrb	r3, [r7, #7]
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	f7ff fb36 	bl	800a96c <handle_bus_reset>
    usbd_spin_unlock(true);
 800b300:	2001      	movs	r0, #1
 800b302:	f7fd fdc9 	bl	8008e98 <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 800b306:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b308:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d011      	beq.n	800b334 <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 800b310:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b312:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800b316:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 800b318:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b31a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b31e:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800b320:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b322:	699b      	ldr	r3, [r3, #24]
 800b324:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800b328:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b32a:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 800b32c:	79fb      	ldrb	r3, [r7, #7]
 800b32e:	4618      	mov	r0, r3
 800b330:	f7ff fc1e 	bl	800ab70 <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 800b334:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b336:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d023      	beq.n	800b386 <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 800b33e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b340:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b344:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 800b346:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b348:	699b      	ldr	r3, [r3, #24]
 800b34a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b34e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b350:	619a      	str	r2, [r3, #24]
 800b352:	79fb      	ldrb	r3, [r7, #7]
 800b354:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 800b358:	2304      	movs	r3, #4
 800b35a:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 800b35e:	2301      	movs	r3, #1
 800b360:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 800b364:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800b368:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 800b36c:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800b370:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 800b374:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 800b378:	f107 0320 	add.w	r3, r7, #32
 800b37c:	4611      	mov	r1, r2
 800b37e:	4618      	mov	r0, r3
 800b380:	f7fd fa96 	bl	80088b0 <dcd_event_handler>
}
 800b384:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 800b386:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b388:	2b00      	cmp	r3, #0
 800b38a:	da23      	bge.n	800b3d4 <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 800b38c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b38e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b392:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800b394:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b396:	699b      	ldr	r3, [r3, #24]
 800b398:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800b39c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b39e:	619a      	str	r2, [r3, #24]
 800b3a0:	79fb      	ldrb	r3, [r7, #7]
 800b3a2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b3a6:	2305      	movs	r3, #5
 800b3a8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800b3ac:	2301      	movs	r3, #1
 800b3ae:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 800b3b2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b3b6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 800b3ba:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800b3be:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 800b3c2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800b3c6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800b3ca:	4611      	mov	r1, r2
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	f7fd fa6f 	bl	80088b0 <dcd_event_handler>
}
 800b3d2:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 800b3d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b3d6:	f003 0304 	and.w	r3, r3, #4
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d022      	beq.n	800b424 <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 800b3de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b3e0:	685b      	ldr	r3, [r3, #4]
 800b3e2:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 800b3e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b3e6:	f003 0304 	and.w	r3, r3, #4
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d017      	beq.n	800b41e <dcd_int_handler+0x17a>
 800b3ee:	79fb      	ldrb	r3, [r7, #7]
 800b3f0:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 800b3f4:	2302      	movs	r3, #2
 800b3f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3fa:	2301      	movs	r3, #1
 800b3fc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 800b400:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800b404:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 800b406:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b40a:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 800b40c:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 800b410:	f107 0314 	add.w	r3, r7, #20
 800b414:	4611      	mov	r1, r2
 800b416:	4618      	mov	r0, r3
 800b418:	f7fd fa4a 	bl	80088b0 <dcd_event_handler>
}
 800b41c:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 800b41e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b420:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b422:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 800b424:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b426:	f003 0308 	and.w	r3, r3, #8
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d034      	beq.n	800b498 <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 800b42e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b430:	2208      	movs	r2, #8
 800b432:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800b434:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b436:	699b      	ldr	r3, [r3, #24]
 800b438:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800b43c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b43e:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 800b440:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b442:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800b446:	0a1b      	lsrs	r3, r3, #8
 800b448:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800b44c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 800b44e:	4b33      	ldr	r3, [pc, #204]	@ (800b51c <dcd_int_handler+0x278>)
 800b450:	79db      	ldrb	r3, [r3, #7]
 800b452:	f083 0301 	eor.w	r3, r3, #1
 800b456:	b2db      	uxtb	r3, r3
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d005      	beq.n	800b468 <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 800b45c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b45e:	699b      	ldr	r3, [r3, #24]
 800b460:	f023 0208 	bic.w	r2, r3, #8
 800b464:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b466:	619a      	str	r2, [r3, #24]
 800b468:	79fb      	ldrb	r3, [r7, #7]
 800b46a:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 800b46e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b470:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b472:	2301      	movs	r3, #1
 800b474:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800b478:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800b47c:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 800b47e:	2303      	movs	r3, #3
 800b480:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 800b482:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b484:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 800b486:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800b48a:	f107 0308 	add.w	r3, r7, #8
 800b48e:	4611      	mov	r1, r2
 800b490:	4618      	mov	r0, r3
 800b492:	f7fd fa0d 	bl	80088b0 <dcd_event_handler>
}
 800b496:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 800b498:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b49a:	f003 0310 	and.w	r3, r3, #16
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d015      	beq.n	800b4ce <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 800b4a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4a4:	699b      	ldr	r3, [r3, #24]
 800b4a6:	f023 0210 	bic.w	r2, r3, #16
 800b4aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4ac:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 800b4ae:	79fb      	ldrb	r3, [r7, #7]
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	f7ff fba3 	bl	800abfc <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 800b4b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4b8:	695b      	ldr	r3, [r3, #20]
 800b4ba:	f003 0310 	and.w	r3, r3, #16
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d1f5      	bne.n	800b4ae <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 800b4c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4c4:	699b      	ldr	r3, [r3, #24]
 800b4c6:	f043 0210 	orr.w	r2, r3, #16
 800b4ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4cc:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 800b4ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b4d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d004      	beq.n	800b4e2 <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 800b4d8:	79fb      	ldrb	r3, [r7, #7]
 800b4da:	2100      	movs	r1, #0
 800b4dc:	4618      	mov	r0, r3
 800b4de:	f7ff fd6f 	bl	800afc0 <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 800b4e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b4e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d004      	beq.n	800b4f6 <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 800b4ec:	79fb      	ldrb	r3, [r7, #7]
 800b4ee:	2101      	movs	r1, #1
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	f7ff fd65 	bl	800afc0 <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 800b4f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b4f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d007      	beq.n	800b510 <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 800b500:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b502:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b506:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 800b508:	79fb      	ldrb	r3, [r7, #7]
 800b50a:	4618      	mov	r0, r3
 800b50c:	f7ff fdec 	bl	800b0e8 <handle_incomplete_iso_in>
  }
}
 800b510:	bf00      	nop
 800b512:	3760      	adds	r7, #96	@ 0x60
 800b514:	46bd      	mov	sp, r7
 800b516:	bd80      	pop	{r7, pc}
 800b518:	0800ca48 	.word	0x0800ca48
 800b51c:	20010ef4 	.word	0x20010ef4

0800b520 <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 800b520:	b480      	push	{r7}
 800b522:	b083      	sub	sp, #12
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
 800b528:	460b      	mov	r3, r1
 800b52a:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 800b52c:	78fb      	ldrb	r3, [r7, #3]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d106      	bne.n	800b540 <dwc2_phy_init+0x20>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b536:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	639a      	str	r2, [r3, #56]	@ 0x38
      #else

      #endif
    }
  }
}
 800b53e:	e005      	b.n	800b54c <dwc2_phy_init+0x2c>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b544:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800b54c:	bf00      	nop
 800b54e:	370c      	adds	r7, #12
 800b550:	46bd      	mov	sp, r7
 800b552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b556:	4770      	bx	lr

0800b558 <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 800b558:	b480      	push	{r7}
 800b55a:	b085      	sub	sp, #20
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
 800b560:	460b      	mov	r3, r1
 800b562:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 800b564:	78fb      	ldrb	r3, [r7, #3]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d152      	bne.n	800b610 <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 800b56a:	4b2c      	ldr	r3, [pc, #176]	@ (800b61c <dwc2_phy_update+0xc4>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	4a2c      	ldr	r2, [pc, #176]	@ (800b620 <dwc2_phy_update+0xc8>)
 800b570:	4293      	cmp	r3, r2
 800b572:	d302      	bcc.n	800b57a <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 800b574:	2306      	movs	r3, #6
 800b576:	60fb      	str	r3, [r7, #12]
 800b578:	e041      	b.n	800b5fe <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 800b57a:	4b28      	ldr	r3, [pc, #160]	@ (800b61c <dwc2_phy_update+0xc4>)
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	4a29      	ldr	r2, [pc, #164]	@ (800b624 <dwc2_phy_update+0xcc>)
 800b580:	4293      	cmp	r3, r2
 800b582:	d902      	bls.n	800b58a <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 800b584:	2307      	movs	r3, #7
 800b586:	60fb      	str	r3, [r7, #12]
 800b588:	e039      	b.n	800b5fe <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 800b58a:	4b24      	ldr	r3, [pc, #144]	@ (800b61c <dwc2_phy_update+0xc4>)
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	4a26      	ldr	r2, [pc, #152]	@ (800b628 <dwc2_phy_update+0xd0>)
 800b590:	4293      	cmp	r3, r2
 800b592:	d302      	bcc.n	800b59a <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 800b594:	2308      	movs	r3, #8
 800b596:	60fb      	str	r3, [r7, #12]
 800b598:	e031      	b.n	800b5fe <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 800b59a:	4b20      	ldr	r3, [pc, #128]	@ (800b61c <dwc2_phy_update+0xc4>)
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	4a23      	ldr	r2, [pc, #140]	@ (800b62c <dwc2_phy_update+0xd4>)
 800b5a0:	4293      	cmp	r3, r2
 800b5a2:	d902      	bls.n	800b5aa <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 800b5a4:	2309      	movs	r3, #9
 800b5a6:	60fb      	str	r3, [r7, #12]
 800b5a8:	e029      	b.n	800b5fe <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 800b5aa:	4b1c      	ldr	r3, [pc, #112]	@ (800b61c <dwc2_phy_update+0xc4>)
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	4a20      	ldr	r2, [pc, #128]	@ (800b630 <dwc2_phy_update+0xd8>)
 800b5b0:	4293      	cmp	r3, r2
 800b5b2:	d902      	bls.n	800b5ba <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 800b5b4:	230a      	movs	r3, #10
 800b5b6:	60fb      	str	r3, [r7, #12]
 800b5b8:	e021      	b.n	800b5fe <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 800b5ba:	4b18      	ldr	r3, [pc, #96]	@ (800b61c <dwc2_phy_update+0xc4>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	4a1d      	ldr	r2, [pc, #116]	@ (800b634 <dwc2_phy_update+0xdc>)
 800b5c0:	4293      	cmp	r3, r2
 800b5c2:	d902      	bls.n	800b5ca <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 800b5c4:	230b      	movs	r3, #11
 800b5c6:	60fb      	str	r3, [r7, #12]
 800b5c8:	e019      	b.n	800b5fe <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 800b5ca:	4b14      	ldr	r3, [pc, #80]	@ (800b61c <dwc2_phy_update+0xc4>)
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	4a1a      	ldr	r2, [pc, #104]	@ (800b638 <dwc2_phy_update+0xe0>)
 800b5d0:	4293      	cmp	r3, r2
 800b5d2:	d302      	bcc.n	800b5da <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 800b5d4:	230c      	movs	r3, #12
 800b5d6:	60fb      	str	r3, [r7, #12]
 800b5d8:	e011      	b.n	800b5fe <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 800b5da:	4b10      	ldr	r3, [pc, #64]	@ (800b61c <dwc2_phy_update+0xc4>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	4a17      	ldr	r2, [pc, #92]	@ (800b63c <dwc2_phy_update+0xe4>)
 800b5e0:	4293      	cmp	r3, r2
 800b5e2:	d302      	bcc.n	800b5ea <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 800b5e4:	230d      	movs	r3, #13
 800b5e6:	60fb      	str	r3, [r7, #12]
 800b5e8:	e009      	b.n	800b5fe <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 800b5ea:	4b0c      	ldr	r3, [pc, #48]	@ (800b61c <dwc2_phy_update+0xc4>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	4a14      	ldr	r2, [pc, #80]	@ (800b640 <dwc2_phy_update+0xe8>)
 800b5f0:	4293      	cmp	r3, r2
 800b5f2:	d302      	bcc.n	800b5fa <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 800b5f4:	230e      	movs	r3, #14
 800b5f6:	60fb      	str	r3, [r7, #12]
 800b5f8:	e001      	b.n	800b5fe <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 800b5fa:	230f      	movs	r3, #15
 800b5fc:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	68db      	ldr	r3, [r3, #12]
 800b602:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	029b      	lsls	r3, r3, #10
 800b60a:	431a      	orrs	r2, r3
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	60da      	str	r2, [r3, #12]
  }
}
 800b610:	bf00      	nop
 800b612:	3714      	adds	r7, #20
 800b614:	46bd      	mov	sp, r7
 800b616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61a:	4770      	bx	lr
 800b61c:	20000008 	.word	0x20000008
 800b620:	01e84800 	.word	0x01e84800
 800b624:	01a39ddf 	.word	0x01a39ddf
 800b628:	016e3600 	.word	0x016e3600
 800b62c:	014ca43f 	.word	0x014ca43f
 800b630:	01312cff 	.word	0x01312cff
 800b634:	011a499f 	.word	0x011a499f
 800b638:	01067380 	.word	0x01067380
 800b63c:	00f42400 	.word	0x00f42400
 800b640:	00e4e1c0 	.word	0x00e4e1c0

0800b644 <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 800b644:	b480      	push	{r7}
 800b646:	b085      	sub	sp, #20
 800b648:	af00      	add	r7, sp, #0
 800b64a:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 800b64c:	bf00      	nop
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	691b      	ldr	r3, [r3, #16]
 800b652:	2b00      	cmp	r3, #0
 800b654:	dafb      	bge.n	800b64e <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b65a:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	691b      	ldr	r3, [r3, #16]
 800b660:	f043 0201 	orr.w	r2, r3, #1
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	b29b      	uxth	r3, r3
 800b66c:	f244 2209 	movw	r2, #16905	@ 0x4209
 800b670:	4293      	cmp	r3, r2
 800b672:	d807      	bhi.n	800b684 <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 800b674:	bf00      	nop
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	691b      	ldr	r3, [r3, #16]
 800b67a:	f003 0301 	and.w	r3, r3, #1
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d1f9      	bne.n	800b676 <reset_core+0x32>
 800b682:	e010      	b.n	800b6a6 <reset_core+0x62>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 800b684:	bf00      	nop
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	691b      	ldr	r3, [r3, #16]
 800b68a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d0f9      	beq.n	800b686 <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	691b      	ldr	r3, [r3, #16]
 800b696:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b69a:	f023 0301 	bic.w	r3, r3, #1
 800b69e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 800b6a6:	bf00      	nop
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	691b      	ldr	r3, [r3, #16]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	dafb      	bge.n	800b6a8 <reset_core+0x64>
}
 800b6b0:	bf00      	nop
 800b6b2:	bf00      	nop
 800b6b4:	3714      	adds	r7, #20
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6bc:	4770      	bx	lr

0800b6be <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 800b6be:	b580      	push	{r7, lr}
 800b6c0:	b084      	sub	sp, #16
 800b6c2:	af00      	add	r7, sp, #0
 800b6c4:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	68db      	ldr	r3, [r3, #12]
 800b6ca:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6d2:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	68fa      	ldr	r2, [r7, #12]
 800b6d8:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 800b6da:	2100      	movs	r1, #0
 800b6dc:	6878      	ldr	r0, [r7, #4]
 800b6de:	f7ff ff1f 	bl	800b520 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 800b6e2:	6878      	ldr	r0, [r7, #4]
 800b6e4:	f7ff ffae 	bl	800b644 <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 800b6ee:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 800b6f6:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	68fa      	ldr	r2, [r7, #12]
 800b6fc:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 800b6fe:	2100      	movs	r1, #0
 800b700:	6878      	ldr	r0, [r7, #4]
 800b702:	f7ff ff29 	bl	800b558 <dwc2_phy_update>
}
 800b706:	bf00      	nop
 800b708:	3710      	adds	r7, #16
 800b70a:	46bd      	mov	sp, r7
 800b70c:	bd80      	pop	{r7, pc}

0800b70e <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 800b70e:	b580      	push	{r7, lr}
 800b710:	b086      	sub	sp, #24
 800b712:	af00      	add	r7, sp, #0
 800b714:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	68db      	ldr	r3, [r3, #12]
 800b71a:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b720:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b726:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 800b728:	7a7b      	ldrb	r3, [r7, #9]
 800b72a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b72e:	b2db      	uxtb	r3, r3
 800b730:	2b00      	cmp	r3, #0
 800b732:	d002      	beq.n	800b73a <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 800b734:	2310      	movs	r3, #16
 800b736:	74fb      	strb	r3, [r7, #19]
 800b738:	e001      	b.n	800b73e <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 800b73a:	2308      	movs	r3, #8
 800b73c:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 800b73e:	697b      	ldr	r3, [r7, #20]
 800b740:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b744:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800b746:	7b3b      	ldrb	r3, [r7, #12]
 800b748:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b74c:	b2db      	uxtb	r3, r3
 800b74e:	2b80      	cmp	r3, #128	@ 0x80
 800b750:	d114      	bne.n	800b77c <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 800b752:	697b      	ldr	r3, [r7, #20]
 800b754:	f043 0310 	orr.w	r3, r3, #16
 800b758:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 800b75a:	697b      	ldr	r3, [r7, #20]
 800b75c:	f023 0308 	bic.w	r3, r3, #8
 800b760:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 800b762:	697b      	ldr	r3, [r7, #20]
 800b764:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b768:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 800b76a:	697b      	ldr	r3, [r7, #20]
 800b76c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b770:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 800b772:	697b      	ldr	r3, [r7, #20]
 800b774:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 800b778:	617b      	str	r3, [r7, #20]
 800b77a:	e00f      	b.n	800b79c <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 800b77c:	697b      	ldr	r3, [r7, #20]
 800b77e:	f023 0310 	bic.w	r3, r3, #16
 800b782:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 800b784:	7cfb      	ldrb	r3, [r7, #19]
 800b786:	2b10      	cmp	r3, #16
 800b788:	d104      	bne.n	800b794 <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	f043 0308 	orr.w	r3, r3, #8
 800b790:	617b      	str	r3, [r7, #20]
 800b792:	e003      	b.n	800b79c <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 800b794:	697b      	ldr	r3, [r7, #20]
 800b796:	f023 0308 	bic.w	r3, r3, #8
 800b79a:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	697a      	ldr	r2, [r7, #20]
 800b7a0:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 800b7a2:	7b3b      	ldrb	r3, [r7, #12]
 800b7a4:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800b7a8:	b2db      	uxtb	r3, r3
 800b7aa:	4619      	mov	r1, r3
 800b7ac:	6878      	ldr	r0, [r7, #4]
 800b7ae:	f7ff feb7 	bl	800b520 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 800b7b2:	6878      	ldr	r0, [r7, #4]
 800b7b4:	f7ff ff46 	bl	800b644 <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 800b7b8:	697b      	ldr	r3, [r7, #20]
 800b7ba:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 800b7be:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 800b7c0:	7cfb      	ldrb	r3, [r7, #19]
 800b7c2:	2b10      	cmp	r3, #16
 800b7c4:	d102      	bne.n	800b7cc <phy_hs_init+0xbe>
 800b7c6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800b7ca:	e001      	b.n	800b7d0 <phy_hs_init+0xc2>
 800b7cc:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 800b7d0:	697a      	ldr	r2, [r7, #20]
 800b7d2:	4313      	orrs	r3, r2
 800b7d4:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	697a      	ldr	r2, [r7, #20]
 800b7da:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 800b7dc:	7b3b      	ldrb	r3, [r7, #12]
 800b7de:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800b7e2:	b2db      	uxtb	r3, r3
 800b7e4:	4619      	mov	r1, r3
 800b7e6:	6878      	ldr	r0, [r7, #4]
 800b7e8:	f7ff feb6 	bl	800b558 <dwc2_phy_update>
}
 800b7ec:	bf00      	nop
 800b7ee:	3718      	adds	r7, #24
 800b7f0:	46bd      	mov	sp, r7
 800b7f2:	bd80      	pop	{r7, pc}

0800b7f4 <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 800b7f4:	b480      	push	{r7}
 800b7f6:	b085      	sub	sp, #20
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b800:	0c1b      	lsrs	r3, r3, #16
 800b802:	041b      	lsls	r3, r3, #16
 800b804:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	4a0e      	ldr	r2, [pc, #56]	@ (800b844 <check_dwc2+0x50>)
 800b80a:	4293      	cmp	r3, r2
 800b80c:	d012      	beq.n	800b834 <check_dwc2+0x40>
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	4a0d      	ldr	r2, [pc, #52]	@ (800b848 <check_dwc2+0x54>)
 800b812:	4293      	cmp	r3, r2
 800b814:	d00e      	beq.n	800b834 <check_dwc2+0x40>
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	4a0c      	ldr	r2, [pc, #48]	@ (800b84c <check_dwc2+0x58>)
 800b81a:	4293      	cmp	r3, r2
 800b81c:	d00a      	beq.n	800b834 <check_dwc2+0x40>
 800b81e:	4b0c      	ldr	r3, [pc, #48]	@ (800b850 <check_dwc2+0x5c>)
 800b820:	60bb      	str	r3, [r7, #8]
 800b822:	68bb      	ldr	r3, [r7, #8]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	f003 0301 	and.w	r3, r3, #1
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d000      	beq.n	800b830 <check_dwc2+0x3c>
 800b82e:	be00      	bkpt	0x0000
 800b830:	2300      	movs	r3, #0
 800b832:	e000      	b.n	800b836 <check_dwc2+0x42>
#endif

  return true;
 800b834:	2301      	movs	r3, #1
}
 800b836:	4618      	mov	r0, r3
 800b838:	3714      	adds	r7, #20
 800b83a:	46bd      	mov	sp, r7
 800b83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b840:	4770      	bx	lr
 800b842:	bf00      	nop
 800b844:	4f540000 	.word	0x4f540000
 800b848:	55310000 	.word	0x55310000
 800b84c:	55320000 	.word	0x55320000
 800b850:	e000edf0 	.word	0xe000edf0

0800b854 <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 800b854:	b480      	push	{r7}
 800b856:	b085      	sub	sp, #20
 800b858:	af00      	add	r7, sp, #0
 800b85a:	6078      	str	r0, [r7, #4]
 800b85c:	460b      	mov	r3, r1
 800b85e:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 800b860:	78fb      	ldrb	r3, [r7, #3]
 800b862:	2b01      	cmp	r3, #1
 800b864:	d101      	bne.n	800b86a <dwc2_core_is_highspeed+0x16>
    return false;
 800b866:	2300      	movs	r3, #0
 800b868:	e00b      	b.n	800b882 <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b86e:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 800b870:	7b3b      	ldrb	r3, [r7, #12]
 800b872:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b876:	b2db      	uxtb	r3, r3
 800b878:	2b00      	cmp	r3, #0
 800b87a:	bf14      	ite	ne
 800b87c:	2301      	movne	r3, #1
 800b87e:	2300      	moveq	r3, #0
 800b880:	b2db      	uxtb	r3, r3
}
 800b882:	4618      	mov	r0, r3
 800b884:	3714      	adds	r7, #20
 800b886:	46bd      	mov	sp, r7
 800b888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88c:	4770      	bx	lr
	...

0800b890 <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 800b890:	b580      	push	{r7, lr}
 800b892:	b088      	sub	sp, #32
 800b894:	af00      	add	r7, sp, #0
 800b896:	4603      	mov	r3, r0
 800b898:	71fb      	strb	r3, [r7, #7]
 800b89a:	460b      	mov	r3, r1
 800b89c:	71bb      	strb	r3, [r7, #6]
 800b89e:	4613      	mov	r3, r2
 800b8a0:	717b      	strb	r3, [r7, #5]
 800b8a2:	79fb      	ldrb	r3, [r7, #7]
 800b8a4:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b8a6:	7dfb      	ldrb	r3, [r7, #23]
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d001      	beq.n	800b8b0 <dwc2_core_init+0x20>
    rhport = 0;
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b8b0:	7dfb      	ldrb	r3, [r7, #23]
 800b8b2:	4a3b      	ldr	r2, [pc, #236]	@ (800b9a0 <dwc2_core_init+0x110>)
 800b8b4:	011b      	lsls	r3, r3, #4
 800b8b6:	4413      	add	r3, r2
 800b8b8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b8ba:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 800b8bc:	69f8      	ldr	r0, [r7, #28]
 800b8be:	f7ff ff99 	bl	800b7f4 <check_dwc2>
 800b8c2:	4603      	mov	r3, r0
 800b8c4:	f083 0301 	eor.w	r3, r3, #1
 800b8c8:	b2db      	uxtb	r3, r3
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d00a      	beq.n	800b8e4 <dwc2_core_init+0x54>
 800b8ce:	4b35      	ldr	r3, [pc, #212]	@ (800b9a4 <dwc2_core_init+0x114>)
 800b8d0:	61bb      	str	r3, [r7, #24]
 800b8d2:	69bb      	ldr	r3, [r7, #24]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	f003 0301 	and.w	r3, r3, #1
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d000      	beq.n	800b8e0 <dwc2_core_init+0x50>
 800b8de:	be00      	bkpt	0x0000
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	e058      	b.n	800b996 <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 800b8e4:	69fb      	ldr	r3, [r7, #28]
 800b8e6:	689b      	ldr	r3, [r3, #8]
 800b8e8:	f023 0201 	bic.w	r2, r3, #1
 800b8ec:	69fb      	ldr	r3, [r7, #28]
 800b8ee:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 800b8f0:	79bb      	ldrb	r3, [r7, #6]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d003      	beq.n	800b8fe <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 800b8f6:	69f8      	ldr	r0, [r7, #28]
 800b8f8:	f7ff ff09 	bl	800b70e <phy_hs_init>
 800b8fc:	e002      	b.n	800b904 <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 800b8fe:	69f8      	ldr	r0, [r7, #28]
 800b900:	f7ff fedd 	bl	800b6be <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 800b904:	69fb      	ldr	r3, [r7, #28]
 800b906:	68db      	ldr	r3, [r3, #12]
 800b908:	f043 0207 	orr.w	r2, r3, #7
 800b90c:	69fb      	ldr	r3, [r7, #28]
 800b90e:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 800b910:	69fb      	ldr	r3, [r7, #28]
 800b912:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800b916:	f023 020f 	bic.w	r2, r3, #15
 800b91a:	69fb      	ldr	r3, [r7, #28]
 800b91c:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 800b920:	69fb      	ldr	r3, [r7, #28]
 800b922:	60fb      	str	r3, [r7, #12]
 800b924:	2310      	movs	r3, #16
 800b926:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800b928:	7afb      	ldrb	r3, [r7, #11]
 800b92a:	019b      	lsls	r3, r3, #6
 800b92c:	f043 0220 	orr.w	r2, r3, #32
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800b934:	bf00      	nop
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	691b      	ldr	r3, [r3, #16]
 800b93a:	f003 0320 	and.w	r3, r3, #32
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d1f9      	bne.n	800b936 <dwc2_core_init+0xa6>
}
 800b942:	bf00      	nop
 800b944:	69fb      	ldr	r3, [r7, #28]
 800b946:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800b948:	693b      	ldr	r3, [r7, #16]
 800b94a:	2210      	movs	r2, #16
 800b94c:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800b94e:	bf00      	nop
 800b950:	693b      	ldr	r3, [r7, #16]
 800b952:	691b      	ldr	r3, [r3, #16]
 800b954:	f003 0310 	and.w	r3, r3, #16
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d1f9      	bne.n	800b950 <dwc2_core_init+0xc0>
}
 800b95c:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 800b95e:	69fb      	ldr	r3, [r7, #28]
 800b960:	f04f 32ff 	mov.w	r2, #4294967295
 800b964:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 800b966:	69fb      	ldr	r3, [r7, #28]
 800b968:	f04f 32ff 	mov.w	r2, #4294967295
 800b96c:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 800b96e:	69fb      	ldr	r3, [r7, #28]
 800b970:	2200      	movs	r2, #0
 800b972:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 800b974:	797b      	ldrb	r3, [r7, #5]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d006      	beq.n	800b988 <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 800b97a:	69fb      	ldr	r3, [r7, #28]
 800b97c:	689b      	ldr	r3, [r3, #8]
 800b97e:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 800b982:	69fb      	ldr	r3, [r7, #28]
 800b984:	609a      	str	r2, [r3, #8]
 800b986:	e005      	b.n	800b994 <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 800b988:	69fb      	ldr	r3, [r7, #28]
 800b98a:	699b      	ldr	r3, [r3, #24]
 800b98c:	f043 0210 	orr.w	r2, r3, #16
 800b990:	69fb      	ldr	r3, [r7, #28]
 800b992:	619a      	str	r2, [r3, #24]
  }

  return true;
 800b994:	2301      	movs	r3, #1
}
 800b996:	4618      	mov	r0, r3
 800b998:	3720      	adds	r7, #32
 800b99a:	46bd      	mov	sp, r7
 800b99c:	bd80      	pop	{r7, pc}
 800b99e:	bf00      	nop
 800b9a0:	0800ca58 	.word	0x0800ca58
 800b9a4:	e000edf0 	.word	0xe000edf0

0800b9a8 <dfifo_read_packet>:

//--------------------------------------------------------------------
// DFIFO
//--------------------------------------------------------------------
// Read a single data packet from receive DFIFO
void dfifo_read_packet(dwc2_regs_t* dwc2, uint8_t* dst, uint16_t len) {
 800b9a8:	b480      	push	{r7}
 800b9aa:	b08f      	sub	sp, #60	@ 0x3c
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	60f8      	str	r0, [r7, #12]
 800b9b0:	60b9      	str	r1, [r7, #8]
 800b9b2:	4613      	mov	r3, r2
 800b9b4:	80fb      	strh	r3, [r7, #6]
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b9bc:	633b      	str	r3, [r7, #48]	@ 0x30

  // Reading full available 32 bit words from fifo
  uint16_t word_count = len >> 2;
 800b9be:	88fb      	ldrh	r3, [r7, #6]
 800b9c0:	089b      	lsrs	r3, r3, #2
 800b9c2:	86fb      	strh	r3, [r7, #54]	@ 0x36
  while (word_count--) {
 800b9c4:	e00b      	b.n	800b9de <dfifo_read_packet+0x36>
    tu_unaligned_write32(dst, *rx_fifo);
 800b9c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	68ba      	ldr	r2, [r7, #8]
 800b9cc:	627a      	str	r2, [r7, #36]	@ 0x24
 800b9ce:	623b      	str	r3, [r7, #32]
  *((uint32_t *) mem) = value;
 800b9d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9d2:	6a3a      	ldr	r2, [r7, #32]
 800b9d4:	601a      	str	r2, [r3, #0]
}
 800b9d6:	bf00      	nop
    dst += 4;
 800b9d8:	68bb      	ldr	r3, [r7, #8]
 800b9da:	3304      	adds	r3, #4
 800b9dc:	60bb      	str	r3, [r7, #8]
  while (word_count--) {
 800b9de:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b9e0:	1e5a      	subs	r2, r3, #1
 800b9e2:	86fa      	strh	r2, [r7, #54]	@ 0x36
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d1ee      	bne.n	800b9c6 <dfifo_read_packet+0x1e>
  }

  // Read the remaining 1-3 bytes from fifo
  const uint8_t bytes_rem = len & 0x03;
 800b9e8:	88fb      	ldrh	r3, [r7, #6]
 800b9ea:	b2db      	uxtb	r3, r3
 800b9ec:	f003 0303 	and.w	r3, r3, #3
 800b9f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (bytes_rem != 0) {
 800b9f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d020      	beq.n	800ba3e <dfifo_read_packet+0x96>
    const uint32_t tmp = *rx_fifo;
 800b9fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ba02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba04:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 800ba06:	69fb      	ldr	r3, [r7, #28]
 800ba08:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 800ba0a:	68bb      	ldr	r3, [r7, #8]
 800ba0c:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 1) {
 800ba0e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ba12:	2b01      	cmp	r3, #1
 800ba14:	d907      	bls.n	800ba26 <dfifo_read_packet+0x7e>
      dst[1] = tu_u32_byte1(tmp);
 800ba16:	68bb      	ldr	r3, [r7, #8]
 800ba18:	3301      	adds	r3, #1
 800ba1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba1c:	61ba      	str	r2, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 800ba1e:	69ba      	ldr	r2, [r7, #24]
 800ba20:	0a12      	lsrs	r2, r2, #8
 800ba22:	b2d2      	uxtb	r2, r2
 800ba24:	701a      	strb	r2, [r3, #0]
    }
    if (bytes_rem > 2) {
 800ba26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ba2a:	2b02      	cmp	r3, #2
 800ba2c:	d907      	bls.n	800ba3e <dfifo_read_packet+0x96>
      dst[2] = tu_u32_byte2(tmp);
 800ba2e:	68bb      	ldr	r3, [r7, #8]
 800ba30:	3302      	adds	r3, #2
 800ba32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba34:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 800ba36:	697a      	ldr	r2, [r7, #20]
 800ba38:	0c12      	lsrs	r2, r2, #16
 800ba3a:	b2d2      	uxtb	r2, r2
 800ba3c:	701a      	strb	r2, [r3, #0]
    }
  }
}
 800ba3e:	bf00      	nop
 800ba40:	373c      	adds	r7, #60	@ 0x3c
 800ba42:	46bd      	mov	sp, r7
 800ba44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba48:	4770      	bx	lr

0800ba4a <dfifo_write_packet>:

// Write a single data packet to DFIFO
void dfifo_write_packet(dwc2_regs_t* dwc2, uint8_t fifo_num, const uint8_t* src, uint16_t len) {
 800ba4a:	b480      	push	{r7}
 800ba4c:	b08b      	sub	sp, #44	@ 0x2c
 800ba4e:	af00      	add	r7, sp, #0
 800ba50:	60f8      	str	r0, [r7, #12]
 800ba52:	607a      	str	r2, [r7, #4]
 800ba54:	461a      	mov	r2, r3
 800ba56:	460b      	mov	r3, r1
 800ba58:	72fb      	strb	r3, [r7, #11]
 800ba5a:	4613      	mov	r3, r2
 800ba5c:	813b      	strh	r3, [r7, #8]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 800ba5e:	7afb      	ldrb	r3, [r7, #11]
 800ba60:	3301      	adds	r3, #1
 800ba62:	031b      	lsls	r3, r3, #12
 800ba64:	68fa      	ldr	r2, [r7, #12]
 800ba66:	4413      	add	r3, r2
 800ba68:	61fb      	str	r3, [r7, #28]

  // Pushing full available 32 bit words to fifo
  uint16_t word_count = len >> 2;
 800ba6a:	893b      	ldrh	r3, [r7, #8]
 800ba6c:	089b      	lsrs	r3, r3, #2
 800ba6e:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (word_count--) {
 800ba70:	e008      	b.n	800ba84 <dfifo_write_packet+0x3a>
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	617b      	str	r3, [r7, #20]
  return *((uint32_t const *) mem);
 800ba76:	697b      	ldr	r3, [r7, #20]
 800ba78:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 800ba7a:	69fb      	ldr	r3, [r7, #28]
 800ba7c:	601a      	str	r2, [r3, #0]
    src += 4;
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	3304      	adds	r3, #4
 800ba82:	607b      	str	r3, [r7, #4]
  while (word_count--) {
 800ba84:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ba86:	1e5a      	subs	r2, r3, #1
 800ba88:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d1f1      	bne.n	800ba72 <dfifo_write_packet+0x28>
  }

  // Write the remaining 1-3 bytes into fifo
  const uint8_t bytes_rem = len & 0x03;
 800ba8e:	893b      	ldrh	r3, [r7, #8]
 800ba90:	b2db      	uxtb	r3, r3
 800ba92:	f003 0303 	and.w	r3, r3, #3
 800ba96:	76fb      	strb	r3, [r7, #27]
  if (bytes_rem) {
 800ba98:	7efb      	ldrb	r3, [r7, #27]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d019      	beq.n	800bad2 <dfifo_write_packet+0x88>
    uint32_t tmp_word = src[0];
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	781b      	ldrb	r3, [r3, #0]
 800baa2:	623b      	str	r3, [r7, #32]
    if (bytes_rem > 1) {
 800baa4:	7efb      	ldrb	r3, [r7, #27]
 800baa6:	2b01      	cmp	r3, #1
 800baa8:	d906      	bls.n	800bab8 <dfifo_write_packet+0x6e>
      tmp_word |= (src[1] << 8);
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	3301      	adds	r3, #1
 800baae:	781b      	ldrb	r3, [r3, #0]
 800bab0:	021b      	lsls	r3, r3, #8
 800bab2:	6a3a      	ldr	r2, [r7, #32]
 800bab4:	4313      	orrs	r3, r2
 800bab6:	623b      	str	r3, [r7, #32]
    }
    if (bytes_rem > 2) {
 800bab8:	7efb      	ldrb	r3, [r7, #27]
 800baba:	2b02      	cmp	r3, #2
 800babc:	d906      	bls.n	800bacc <dfifo_write_packet+0x82>
      tmp_word |= (src[2] << 16);
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	3302      	adds	r3, #2
 800bac2:	781b      	ldrb	r3, [r3, #0]
 800bac4:	041b      	lsls	r3, r3, #16
 800bac6:	6a3a      	ldr	r2, [r7, #32]
 800bac8:	4313      	orrs	r3, r2
 800baca:	623b      	str	r3, [r7, #32]
    }

    *tx_fifo = tmp_word;
 800bacc:	69fb      	ldr	r3, [r7, #28]
 800bace:	6a3a      	ldr	r2, [r7, #32]
 800bad0:	601a      	str	r2, [r3, #0]
  }
}
 800bad2:	bf00      	nop
 800bad4:	372c      	adds	r7, #44	@ 0x2c
 800bad6:	46bd      	mov	sp, r7
 800bad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800badc:	4770      	bx	lr
	...

0800bae0 <tusb_rhport_init>:
}

//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+
bool tusb_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b086      	sub	sp, #24
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	4603      	mov	r3, r0
 800bae8:	6039      	str	r1, [r7, #0]
 800baea:	71fb      	strb	r3, [r7, #7]
  //  backward compatible called with tusb_init(void)
  #if defined(TUD_OPT_RHPORT) || defined(TUH_OPT_RHPORT)
  if (rh_init == NULL) {
 800baec:	683b      	ldr	r3, [r7, #0]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d11f      	bne.n	800bb32 <tusb_rhport_init+0x52>
    #if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
    // init device stack CFG_TUSB_RHPORTx_MODE must be defined
    const tusb_rhport_init_t dev_init = {
 800baf2:	2301      	movs	r3, #1
 800baf4:	723b      	strb	r3, [r7, #8]
 800baf6:	2300      	movs	r3, #0
 800baf8:	727b      	strb	r3, [r7, #9]
      .role = TUSB_ROLE_DEVICE,
      .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
    };
    TU_ASSERT ( tud_rhport_init(TUD_OPT_RHPORT, &dev_init) );
 800bafa:	f107 0308 	add.w	r3, r7, #8
 800bafe:	4619      	mov	r1, r3
 800bb00:	2000      	movs	r0, #0
 800bb02:	f7fb feb5 	bl	8007870 <tud_rhport_init>
 800bb06:	4603      	mov	r3, r0
 800bb08:	f083 0301 	eor.w	r3, r3, #1
 800bb0c:	b2db      	uxtb	r3, r3
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d00a      	beq.n	800bb28 <tusb_rhport_init+0x48>
 800bb12:	4b23      	ldr	r3, [pc, #140]	@ (800bba0 <tusb_rhport_init+0xc0>)
 800bb14:	60fb      	str	r3, [r7, #12]
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	f003 0301 	and.w	r3, r3, #1
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d000      	beq.n	800bb24 <tusb_rhport_init+0x44>
 800bb22:	be00      	bkpt	0x0000
 800bb24:	2300      	movs	r3, #0
 800bb26:	e036      	b.n	800bb96 <tusb_rhport_init+0xb6>
    _tusb_rhport_role[TUD_OPT_RHPORT] = TUSB_ROLE_DEVICE;
 800bb28:	4b1e      	ldr	r3, [pc, #120]	@ (800bba4 <tusb_rhport_init+0xc4>)
 800bb2a:	2201      	movs	r2, #1
 800bb2c:	701a      	strb	r2, [r3, #0]
    };
    TU_ASSERT( tuh_rhport_init(TUH_OPT_RHPORT, &host_init) );
    _tusb_rhport_role[TUH_OPT_RHPORT] = TUSB_ROLE_HOST;
    #endif

    return true;
 800bb2e:	2301      	movs	r3, #1
 800bb30:	e031      	b.n	800bb96 <tusb_rhport_init+0xb6>
  }
  #endif

  // new API with explicit rhport and role
  TU_ASSERT(rhport < TUP_USBIP_CONTROLLER_NUM && rh_init->role != TUSB_ROLE_INVALID);
 800bb32:	79fb      	ldrb	r3, [r7, #7]
 800bb34:	2b01      	cmp	r3, #1
 800bb36:	d803      	bhi.n	800bb40 <tusb_rhport_init+0x60>
 800bb38:	683b      	ldr	r3, [r7, #0]
 800bb3a:	781b      	ldrb	r3, [r3, #0]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d10a      	bne.n	800bb56 <tusb_rhport_init+0x76>
 800bb40:	4b17      	ldr	r3, [pc, #92]	@ (800bba0 <tusb_rhport_init+0xc0>)
 800bb42:	613b      	str	r3, [r7, #16]
 800bb44:	693b      	ldr	r3, [r7, #16]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	f003 0301 	and.w	r3, r3, #1
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d000      	beq.n	800bb52 <tusb_rhport_init+0x72>
 800bb50:	be00      	bkpt	0x0000
 800bb52:	2300      	movs	r3, #0
 800bb54:	e01f      	b.n	800bb96 <tusb_rhport_init+0xb6>
  _tusb_rhport_role[rhport] = rh_init->role;
 800bb56:	79fb      	ldrb	r3, [r7, #7]
 800bb58:	683a      	ldr	r2, [r7, #0]
 800bb5a:	7811      	ldrb	r1, [r2, #0]
 800bb5c:	4a11      	ldr	r2, [pc, #68]	@ (800bba4 <tusb_rhport_init+0xc4>)
 800bb5e:	54d1      	strb	r1, [r2, r3]

  #if CFG_TUD_ENABLED
  if (rh_init->role == TUSB_ROLE_DEVICE) {
 800bb60:	683b      	ldr	r3, [r7, #0]
 800bb62:	781b      	ldrb	r3, [r3, #0]
 800bb64:	2b01      	cmp	r3, #1
 800bb66:	d115      	bne.n	800bb94 <tusb_rhport_init+0xb4>
    TU_ASSERT(tud_rhport_init(rhport, rh_init));
 800bb68:	79fb      	ldrb	r3, [r7, #7]
 800bb6a:	6839      	ldr	r1, [r7, #0]
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	f7fb fe7f 	bl	8007870 <tud_rhport_init>
 800bb72:	4603      	mov	r3, r0
 800bb74:	f083 0301 	eor.w	r3, r3, #1
 800bb78:	b2db      	uxtb	r3, r3
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d00a      	beq.n	800bb94 <tusb_rhport_init+0xb4>
 800bb7e:	4b08      	ldr	r3, [pc, #32]	@ (800bba0 <tusb_rhport_init+0xc0>)
 800bb80:	617b      	str	r3, [r7, #20]
 800bb82:	697b      	ldr	r3, [r7, #20]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	f003 0301 	and.w	r3, r3, #1
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d000      	beq.n	800bb90 <tusb_rhport_init+0xb0>
 800bb8e:	be00      	bkpt	0x0000
 800bb90:	2300      	movs	r3, #0
 800bb92:	e000      	b.n	800bb96 <tusb_rhport_init+0xb6>
  if (rh_init->role == TUSB_ROLE_HOST) {
    TU_ASSERT(tuh_rhport_init(rhport, rh_init));
  }
  #endif

  return true;
 800bb94:	2301      	movs	r3, #1
}
 800bb96:	4618      	mov	r0, r3
 800bb98:	3718      	adds	r7, #24
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	bd80      	pop	{r7, pc}
 800bb9e:	bf00      	nop
 800bba0:	e000edf0 	.word	0xe000edf0
 800bba4:	20010f04 	.word	0x20010f04

0800bba8 <tu_edpt_claim>:

//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800bba8:	b480      	push	{r7}
 800bbaa:	b085      	sub	sp, #20
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
 800bbb0:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY(ep_state->busy == 0);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	781b      	ldrb	r3, [r3, #0]
 800bbb6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800bbba:	b2db      	uxtb	r3, r3
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d001      	beq.n	800bbc4 <tu_edpt_claim+0x1c>
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	e027      	b.n	800bc14 <tu_edpt_claim+0x6c>
  TU_VERIFY(ep_state->claimed == 0);
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	781b      	ldrb	r3, [r3, #0]
 800bbc8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800bbcc:	b2db      	uxtb	r3, r3
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d001      	beq.n	800bbd6 <tu_edpt_claim+0x2e>
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	e01e      	b.n	800bc14 <tu_edpt_claim+0x6c>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	781b      	ldrb	r3, [r3, #0]
 800bbda:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800bbde:	b2db      	uxtb	r3, r3
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d108      	bne.n	800bbf6 <tu_edpt_claim+0x4e>
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	781b      	ldrb	r3, [r3, #0]
 800bbe8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800bbec:	b2db      	uxtb	r3, r3
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d101      	bne.n	800bbf6 <tu_edpt_claim+0x4e>
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	e000      	b.n	800bbf8 <tu_edpt_claim+0x50>
 800bbf6:	2300      	movs	r3, #0
 800bbf8:	73fb      	strb	r3, [r7, #15]
 800bbfa:	7bfb      	ldrb	r3, [r7, #15]
 800bbfc:	f003 0301 	and.w	r3, r3, #1
 800bc00:	73fb      	strb	r3, [r7, #15]
  if (available) {
 800bc02:	7bfb      	ldrb	r3, [r7, #15]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d004      	beq.n	800bc12 <tu_edpt_claim+0x6a>
    ep_state->claimed = 1;
 800bc08:	687a      	ldr	r2, [r7, #4]
 800bc0a:	7813      	ldrb	r3, [r2, #0]
 800bc0c:	f043 0304 	orr.w	r3, r3, #4
 800bc10:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return available;
 800bc12:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc14:	4618      	mov	r0, r3
 800bc16:	3714      	adds	r7, #20
 800bc18:	46bd      	mov	sp, r7
 800bc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1e:	4770      	bx	lr

0800bc20 <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800bc20:	b480      	push	{r7}
 800bc22:	b085      	sub	sp, #20
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6078      	str	r0, [r7, #4]
 800bc28:	6039      	str	r1, [r7, #0]
  (void) mutex;
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	781b      	ldrb	r3, [r3, #0]
 800bc2e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800bc32:	b2db      	uxtb	r3, r3
 800bc34:	2b01      	cmp	r3, #1
 800bc36:	d108      	bne.n	800bc4a <tu_edpt_release+0x2a>
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	781b      	ldrb	r3, [r3, #0]
 800bc3c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800bc40:	b2db      	uxtb	r3, r3
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d101      	bne.n	800bc4a <tu_edpt_release+0x2a>
 800bc46:	2301      	movs	r3, #1
 800bc48:	e000      	b.n	800bc4c <tu_edpt_release+0x2c>
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	73fb      	strb	r3, [r7, #15]
 800bc4e:	7bfb      	ldrb	r3, [r7, #15]
 800bc50:	f003 0301 	and.w	r3, r3, #1
 800bc54:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 800bc56:	7bfb      	ldrb	r3, [r7, #15]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d004      	beq.n	800bc66 <tu_edpt_release+0x46>
    ep_state->claimed = 0;
 800bc5c:	687a      	ldr	r2, [r7, #4]
 800bc5e:	7813      	ldrb	r3, [r2, #0]
 800bc60:	f023 0304 	bic.w	r3, r3, #4
 800bc64:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return ret;
 800bc66:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc68:	4618      	mov	r0, r3
 800bc6a:	3714      	adds	r7, #20
 800bc6c:	46bd      	mov	sp, r7
 800bc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc72:	4770      	bx	lr

0800bc74 <tu_edpt_validate>:

bool tu_edpt_validate(tusb_desc_endpoint_t const* desc_ep, tusb_speed_t speed, bool is_host) {
 800bc74:	b480      	push	{r7}
 800bc76:	b08b      	sub	sp, #44	@ 0x2c
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
 800bc7c:	460b      	mov	r3, r1
 800bc7e:	70fb      	strb	r3, [r7, #3]
 800bc80:	4613      	mov	r3, r2
 800bc82:	70bb      	strb	r3, [r7, #2]
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	889b      	ldrh	r3, [r3, #4]
 800bc8c:	b29b      	uxth	r3, r3
 800bc8e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bc92:	b29b      	uxth	r3, r3
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
 800bc94:	84fb      	strh	r3, [r7, #38]	@ 0x26
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer) {
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	78db      	ldrb	r3, [r3, #3]
 800bc9a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800bc9e:	b2db      	uxtb	r3, r3
 800bca0:	2b03      	cmp	r3, #3
 800bca2:	d059      	beq.n	800bd58 <tu_edpt_validate+0xe4>
 800bca4:	2b03      	cmp	r3, #3
 800bca6:	dc6e      	bgt.n	800bd86 <tu_edpt_validate+0x112>
 800bca8:	2b01      	cmp	r3, #1
 800bcaa:	d002      	beq.n	800bcb2 <tu_edpt_validate+0x3e>
 800bcac:	2b02      	cmp	r3, #2
 800bcae:	d018      	beq.n	800bce2 <tu_edpt_validate+0x6e>
 800bcb0:	e069      	b.n	800bd86 <tu_edpt_validate+0x112>
    case TUSB_XFER_ISOCHRONOUS: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 800bcb2:	78fb      	ldrb	r3, [r7, #3]
 800bcb4:	2b02      	cmp	r3, #2
 800bcb6:	d102      	bne.n	800bcbe <tu_edpt_validate+0x4a>
 800bcb8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bcbc:	e001      	b.n	800bcc2 <tu_edpt_validate+0x4e>
 800bcbe:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 800bcc2:	827b      	strh	r3, [r7, #18]
      TU_ASSERT(max_packet_size <= spec_size);
 800bcc4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800bcc6:	8a7b      	ldrh	r3, [r7, #18]
 800bcc8:	429a      	cmp	r2, r3
 800bcca:	d95e      	bls.n	800bd8a <tu_edpt_validate+0x116>
 800bccc:	4b35      	ldr	r3, [pc, #212]	@ (800bda4 <tu_edpt_validate+0x130>)
 800bcce:	60fb      	str	r3, [r7, #12]
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	f003 0301 	and.w	r3, r3, #1
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d000      	beq.n	800bcde <tu_edpt_validate+0x6a>
 800bcdc:	be00      	bkpt	0x0000
 800bcde:	2300      	movs	r3, #0
 800bce0:	e059      	b.n	800bd96 <tu_edpt_validate+0x122>
      break;
    }

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH) {
 800bce2:	78fb      	ldrb	r3, [r7, #3]
 800bce4:	2b02      	cmp	r3, #2
 800bce6:	d10e      	bne.n	800bd06 <tu_edpt_validate+0x92>
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
 800bce8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800bcea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bcee:	d04e      	beq.n	800bd8e <tu_edpt_validate+0x11a>
 800bcf0:	4b2c      	ldr	r3, [pc, #176]	@ (800bda4 <tu_edpt_validate+0x130>)
 800bcf2:	617b      	str	r3, [r7, #20]
 800bcf4:	697b      	ldr	r3, [r7, #20]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	f003 0301 	and.w	r3, r3, #1
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d000      	beq.n	800bd02 <tu_edpt_validate+0x8e>
 800bd00:	be00      	bkpt	0x0000
 800bd02:	2300      	movs	r3, #0
 800bd04:	e047      	b.n	800bd96 <tu_edpt_validate+0x122>
      } else {
        // Bulk fullspeed can only be 8, 16, 32, 64
        if (is_host && max_packet_size == 512) {
 800bd06:	78bb      	ldrb	r3, [r7, #2]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d00e      	beq.n	800bd2a <tu_edpt_validate+0xb6>
 800bd0c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800bd0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bd12:	d10a      	bne.n	800bd2a <tu_edpt_validate+0xb6>
          // HACK: while in host mode, some device incorrectly always report 512 regardless of link speed
          // overwrite descriptor to force 64
          TU_LOG1("  WARN: EP max packet size is 512 in fullspeed, force to 64\r\n");
          tusb_desc_endpoint_t* hacked_ep = (tusb_desc_endpoint_t*) (uintptr_t) desc_ep;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	61fb      	str	r3, [r7, #28]
          hacked_ep->wMaxPacketSize = tu_htole16(64);
 800bd18:	69fb      	ldr	r3, [r7, #28]
 800bd1a:	2200      	movs	r2, #0
 800bd1c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bd20:	711a      	strb	r2, [r3, #4]
 800bd22:	2200      	movs	r2, #0
 800bd24:	715a      	strb	r2, [r3, #5]
        if (is_host && max_packet_size == 512) {
 800bd26:	bf00      	nop
        } else {
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
                    max_packet_size == 32 || max_packet_size == 64);
        }
      }
      break;
 800bd28:	e031      	b.n	800bd8e <tu_edpt_validate+0x11a>
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
 800bd2a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800bd2c:	2b08      	cmp	r3, #8
 800bd2e:	d02e      	beq.n	800bd8e <tu_edpt_validate+0x11a>
 800bd30:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800bd32:	2b10      	cmp	r3, #16
 800bd34:	d02b      	beq.n	800bd8e <tu_edpt_validate+0x11a>
 800bd36:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800bd38:	2b20      	cmp	r3, #32
 800bd3a:	d028      	beq.n	800bd8e <tu_edpt_validate+0x11a>
 800bd3c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800bd3e:	2b40      	cmp	r3, #64	@ 0x40
 800bd40:	d025      	beq.n	800bd8e <tu_edpt_validate+0x11a>
 800bd42:	4b18      	ldr	r3, [pc, #96]	@ (800bda4 <tu_edpt_validate+0x130>)
 800bd44:	61bb      	str	r3, [r7, #24]
 800bd46:	69bb      	ldr	r3, [r7, #24]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	f003 0301 	and.w	r3, r3, #1
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d000      	beq.n	800bd54 <tu_edpt_validate+0xe0>
 800bd52:	be00      	bkpt	0x0000
 800bd54:	2300      	movs	r3, #0
 800bd56:	e01e      	b.n	800bd96 <tu_edpt_validate+0x122>

    case TUSB_XFER_INTERRUPT: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 800bd58:	78fb      	ldrb	r3, [r7, #3]
 800bd5a:	2b02      	cmp	r3, #2
 800bd5c:	d102      	bne.n	800bd64 <tu_edpt_validate+0xf0>
 800bd5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bd62:	e000      	b.n	800bd66 <tu_edpt_validate+0xf2>
 800bd64:	2340      	movs	r3, #64	@ 0x40
 800bd66:	84bb      	strh	r3, [r7, #36]	@ 0x24
      TU_ASSERT(max_packet_size <= spec_size);
 800bd68:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800bd6a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bd6c:	429a      	cmp	r2, r3
 800bd6e:	d910      	bls.n	800bd92 <tu_edpt_validate+0x11e>
 800bd70:	4b0c      	ldr	r3, [pc, #48]	@ (800bda4 <tu_edpt_validate+0x130>)
 800bd72:	623b      	str	r3, [r7, #32]
 800bd74:	6a3b      	ldr	r3, [r7, #32]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	f003 0301 	and.w	r3, r3, #1
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d000      	beq.n	800bd82 <tu_edpt_validate+0x10e>
 800bd80:	be00      	bkpt	0x0000
 800bd82:	2300      	movs	r3, #0
 800bd84:	e007      	b.n	800bd96 <tu_edpt_validate+0x122>
      break;
    }

    default:
      return false;
 800bd86:	2300      	movs	r3, #0
 800bd88:	e005      	b.n	800bd96 <tu_edpt_validate+0x122>
      break;
 800bd8a:	bf00      	nop
 800bd8c:	e002      	b.n	800bd94 <tu_edpt_validate+0x120>
      break;
 800bd8e:	bf00      	nop
 800bd90:	e000      	b.n	800bd94 <tu_edpt_validate+0x120>
      break;
 800bd92:	bf00      	nop
  }

  return true;
 800bd94:	2301      	movs	r3, #1
}
 800bd96:	4618      	mov	r0, r3
 800bd98:	372c      	adds	r7, #44	@ 0x2c
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda0:	4770      	bx	lr
 800bda2:	bf00      	nop
 800bda4:	e000edf0 	.word	0xe000edf0

0800bda8 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len,
                         uint8_t driver_id) {
 800bda8:	b480      	push	{r7}
 800bdaa:	b08d      	sub	sp, #52	@ 0x34
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	60f8      	str	r0, [r7, #12]
 800bdb0:	60b9      	str	r1, [r7, #8]
 800bdb2:	4611      	mov	r1, r2
 800bdb4:	461a      	mov	r2, r3
 800bdb6:	460b      	mov	r3, r1
 800bdb8:	80fb      	strh	r3, [r7, #6]
 800bdba:	4613      	mov	r3, r2
 800bdbc:	717b      	strb	r3, [r7, #5]
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
 800bdbe:	68bb      	ldr	r3, [r7, #8]
 800bdc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc_end = p_desc + desc_len;
 800bdc2:	88fb      	ldrh	r3, [r7, #6]
 800bdc4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bdc6:	4413      	add	r3, r2
 800bdc8:	62bb      	str	r3, [r7, #40]	@ 0x28

  while (p_desc < desc_end) {
 800bdca:	e027      	b.n	800be1c <tu_edpt_bind_driver+0x74>
 800bdcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdce:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800bdd0:	6a3b      	ldr	r3, [r7, #32]
 800bdd2:	3301      	adds	r3, #1
 800bdd4:	781b      	ldrb	r3, [r3, #0]
    if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 800bdd6:	2b05      	cmp	r3, #5
 800bdd8:	d116      	bne.n	800be08 <tu_edpt_bind_driver+0x60>
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 800bdda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bddc:	789b      	ldrb	r3, [r3, #2]
 800bdde:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bde2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bde6:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800bde8:	7fbb      	ldrb	r3, [r7, #30]
 800bdea:	f003 030f 	and.w	r3, r3, #15
 800bdee:	b2db      	uxtb	r3, r3
      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 800bdf0:	005b      	lsls	r3, r3, #1
 800bdf2:	68fa      	ldr	r2, [r7, #12]
 800bdf4:	4413      	add	r3, r2
 800bdf6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bdfa:	77fa      	strb	r2, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800bdfc:	7ffa      	ldrb	r2, [r7, #31]
 800bdfe:	09d2      	lsrs	r2, r2, #7
 800be00:	b2d2      	uxtb	r2, r2
 800be02:	4611      	mov	r1, r2
 800be04:	797a      	ldrb	r2, [r7, #5]
 800be06:	545a      	strb	r2, [r3, r1]
 800be08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be0a:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800be0c:	69bb      	ldr	r3, [r7, #24]
 800be0e:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800be10:	697b      	ldr	r3, [r7, #20]
 800be12:	781b      	ldrb	r3, [r3, #0]
 800be14:	461a      	mov	r2, r3
 800be16:	697b      	ldr	r3, [r7, #20]
 800be18:	4413      	add	r3, r2
    }
    p_desc = tu_desc_next(p_desc);
 800be1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (p_desc < desc_end) {
 800be1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800be1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be20:	429a      	cmp	r2, r3
 800be22:	d3d3      	bcc.n	800bdcc <tu_edpt_bind_driver+0x24>
  }
}
 800be24:	bf00      	nop
 800be26:	bf00      	nop
 800be28:	3734      	adds	r7, #52	@ 0x34
 800be2a:	46bd      	mov	sp, r7
 800be2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be30:	4770      	bx	lr

0800be32 <tu_edpt_stream_init>:
//--------------------------------------------------------------------+
// Endpoint Stream Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_stream_init(tu_edpt_stream_t* s, bool is_host, bool is_tx, bool overwritable,
                         void* ff_buf, uint16_t ff_bufsize, uint8_t* ep_buf, uint16_t ep_bufsize) {
 800be32:	b580      	push	{r7, lr}
 800be34:	b084      	sub	sp, #16
 800be36:	af02      	add	r7, sp, #8
 800be38:	6078      	str	r0, [r7, #4]
 800be3a:	4608      	mov	r0, r1
 800be3c:	4611      	mov	r1, r2
 800be3e:	461a      	mov	r2, r3
 800be40:	4603      	mov	r3, r0
 800be42:	70fb      	strb	r3, [r7, #3]
 800be44:	460b      	mov	r3, r1
 800be46:	70bb      	strb	r3, [r7, #2]
 800be48:	4613      	mov	r3, r2
 800be4a:	707b      	strb	r3, [r7, #1]
  (void) is_tx;

  s->is_host = is_host;
 800be4c:	687a      	ldr	r2, [r7, #4]
 800be4e:	7813      	ldrb	r3, [r2, #0]
 800be50:	78f9      	ldrb	r1, [r7, #3]
 800be52:	f361 0300 	bfi	r3, r1, #0, #1
 800be56:	7013      	strb	r3, [r2, #0]
  tu_fifo_config(&s->ff, ff_buf, ff_bufsize, 1, overwritable);
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	f103 0008 	add.w	r0, r3, #8
 800be5e:	8aba      	ldrh	r2, [r7, #20]
 800be60:	787b      	ldrb	r3, [r7, #1]
 800be62:	9300      	str	r3, [sp, #0]
 800be64:	2301      	movs	r3, #1
 800be66:	6939      	ldr	r1, [r7, #16]
 800be68:	f7fa fdce 	bl	8006a08 <tu_fifo_config>
    osal_mutex_t new_mutex = osal_mutex_create(&s->ff_mutexdef);
    tu_fifo_config_mutex(&s->ff, is_tx ? new_mutex : NULL, is_tx ? NULL : new_mutex);
  }
  #endif

  s->ep_buf = ep_buf;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	69ba      	ldr	r2, [r7, #24]
 800be70:	605a      	str	r2, [r3, #4]
  s->ep_bufsize = ep_bufsize;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	8bba      	ldrh	r2, [r7, #28]
 800be76:	805a      	strh	r2, [r3, #2]

  return true;
 800be78:	2301      	movs	r3, #1
}
 800be7a:	4618      	mov	r0, r3
 800be7c:	3708      	adds	r7, #8
 800be7e:	46bd      	mov	sp, r7
 800be80:	bd80      	pop	{r7, pc}

0800be82 <tu_edpt_stream_deinit>:

bool tu_edpt_stream_deinit(tu_edpt_stream_t *s) {
 800be82:	b480      	push	{r7}
 800be84:	b083      	sub	sp, #12
 800be86:	af00      	add	r7, sp, #0
 800be88:	6078      	str	r0, [r7, #4]
  }
  if (s->ff.mutex_rd) {
    osal_mutex_delete(s->ff.mutex_rd);
  }
  #endif
  return true;
 800be8a:	2301      	movs	r3, #1
}
 800be8c:	4618      	mov	r0, r3
 800be8e:	370c      	adds	r7, #12
 800be90:	46bd      	mov	sp, r7
 800be92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be96:	4770      	bx	lr

0800be98 <tu_edpt_stream_write_zlp_if_needed>:
}

//--------------------------------------------------------------------+
// Stream Write
//--------------------------------------------------------------------+
bool tu_edpt_stream_write_zlp_if_needed(uint8_t hwid, tu_edpt_stream_t* s, uint32_t last_xferred_bytes) {
 800be98:	b590      	push	{r4, r7, lr}
 800be9a:	b091      	sub	sp, #68	@ 0x44
 800be9c:	af02      	add	r7, sp, #8
 800be9e:	4603      	mov	r3, r0
 800bea0:	60b9      	str	r1, [r7, #8]
 800bea2:	607a      	str	r2, [r7, #4]
 800bea4:	73fb      	strb	r3, [r7, #15]
  // ZLP condition: no pending data, last transferred bytes is multiple of packet size
  const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800bea6:	68bb      	ldr	r3, [r7, #8]
 800bea8:	781b      	ldrb	r3, [r3, #0]
 800beaa:	f003 0302 	and.w	r3, r3, #2
 800beae:	b2db      	uxtb	r3, r3
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d002      	beq.n	800beba <tu_edpt_stream_write_zlp_if_needed+0x22>
 800beb4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800beb8:	e000      	b.n	800bebc <tu_edpt_stream_write_zlp_if_needed+0x24>
 800beba:	2340      	movs	r3, #64	@ 0x40
 800bebc:	86fb      	strh	r3, [r7, #54]	@ 0x36
  TU_VERIFY(tu_fifo_empty(&s->ff) && last_xferred_bytes > 0 && (0 == (last_xferred_bytes & (mps - 1))));
 800bebe:	68bb      	ldr	r3, [r7, #8]
 800bec0:	3308      	adds	r3, #8
 800bec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint16_t wr_idx = f->wr_idx;
 800bec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bec6:	891b      	ldrh	r3, [r3, #8]
 800bec8:	857b      	strh	r3, [r7, #42]	@ 0x2a
  const uint16_t rd_idx = f->rd_idx;
 800beca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800becc:	895b      	ldrh	r3, [r3, #10]
 800bece:	853b      	strh	r3, [r7, #40]	@ 0x28
  return wr_idx == rd_idx;
 800bed0:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800bed2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bed4:	429a      	cmp	r2, r3
 800bed6:	bf0c      	ite	eq
 800bed8:	2301      	moveq	r3, #1
 800beda:	2300      	movne	r3, #0
 800bedc:	b2db      	uxtb	r3, r3
 800bede:	f083 0301 	eor.w	r3, r3, #1
 800bee2:	b2db      	uxtb	r3, r3
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d109      	bne.n	800befc <tu_edpt_stream_write_zlp_if_needed+0x64>
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d006      	beq.n	800befc <tu_edpt_stream_write_zlp_if_needed+0x64>
 800beee:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bef0:	3b01      	subs	r3, #1
 800bef2:	461a      	mov	r2, r3
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	4013      	ands	r3, r2
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d001      	beq.n	800bf00 <tu_edpt_stream_write_zlp_if_needed+0x68>
 800befc:	2300      	movs	r3, #0
 800befe:	e05e      	b.n	800bfbe <tu_edpt_stream_write_zlp_if_needed+0x126>
 800bf00:	7bfb      	ldrb	r3, [r7, #15]
 800bf02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bf06:	68bb      	ldr	r3, [r7, #8]
 800bf08:	623b      	str	r3, [r7, #32]
  if (s->is_host) {
 800bf0a:	6a3b      	ldr	r3, [r7, #32]
 800bf0c:	781b      	ldrb	r3, [r3, #0]
 800bf0e:	f003 0301 	and.w	r3, r3, #1
 800bf12:	b2db      	uxtb	r3, r3
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d109      	bne.n	800bf2c <tu_edpt_stream_write_zlp_if_needed+0x94>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800bf18:	6a3b      	ldr	r3, [r7, #32]
 800bf1a:	785a      	ldrb	r2, [r3, #1]
 800bf1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bf20:	4611      	mov	r1, r2
 800bf22:	4618      	mov	r0, r3
 800bf24:	f7fd f88e 	bl	8009044 <usbd_edpt_claim>
 800bf28:	4603      	mov	r3, r0
 800bf2a:	e000      	b.n	800bf2e <tu_edpt_stream_write_zlp_if_needed+0x96>
  return false;
 800bf2c:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s));
 800bf2e:	f083 0301 	eor.w	r3, r3, #1
 800bf32:	b2db      	uxtb	r3, r3
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d001      	beq.n	800bf3c <tu_edpt_stream_write_zlp_if_needed+0xa4>
 800bf38:	2300      	movs	r3, #0
 800bf3a:	e040      	b.n	800bfbe <tu_edpt_stream_write_zlp_if_needed+0x126>
 800bf3c:	7bfb      	ldrb	r3, [r7, #15]
 800bf3e:	77fb      	strb	r3, [r7, #31]
 800bf40:	68bb      	ldr	r3, [r7, #8]
 800bf42:	61bb      	str	r3, [r7, #24]
 800bf44:	2300      	movs	r3, #0
 800bf46:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 800bf48:	69bb      	ldr	r3, [r7, #24]
 800bf4a:	781b      	ldrb	r3, [r3, #0]
 800bf4c:	f003 0301 	and.w	r3, r3, #1
 800bf50:	b2db      	uxtb	r3, r3
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d121      	bne.n	800bf9a <tu_edpt_stream_write_zlp_if_needed+0x102>
    if (s->ep_buf == NULL) {
 800bf56:	69bb      	ldr	r3, [r7, #24]
 800bf58:	685b      	ldr	r3, [r3, #4]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d10c      	bne.n	800bf78 <tu_edpt_stream_write_zlp_if_needed+0xe0>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800bf5e:	69bb      	ldr	r3, [r7, #24]
 800bf60:	7859      	ldrb	r1, [r3, #1]
 800bf62:	69bb      	ldr	r3, [r7, #24]
 800bf64:	f103 0208 	add.w	r2, r3, #8
 800bf68:	8afb      	ldrh	r3, [r7, #22]
 800bf6a:	7ff8      	ldrb	r0, [r7, #31]
 800bf6c:	2400      	movs	r4, #0
 800bf6e:	9400      	str	r4, [sp, #0]
 800bf70:	f7fd f932 	bl	80091d8 <usbd_edpt_xfer_fifo>
 800bf74:	4603      	mov	r3, r0
 800bf76:	e011      	b.n	800bf9c <tu_edpt_stream_write_zlp_if_needed+0x104>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800bf78:	69bb      	ldr	r3, [r7, #24]
 800bf7a:	7859      	ldrb	r1, [r3, #1]
 800bf7c:	8afb      	ldrh	r3, [r7, #22]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d002      	beq.n	800bf88 <tu_edpt_stream_write_zlp_if_needed+0xf0>
 800bf82:	69bb      	ldr	r3, [r7, #24]
 800bf84:	685a      	ldr	r2, [r3, #4]
 800bf86:	e000      	b.n	800bf8a <tu_edpt_stream_write_zlp_if_needed+0xf2>
 800bf88:	2200      	movs	r2, #0
 800bf8a:	8afb      	ldrh	r3, [r7, #22]
 800bf8c:	7ff8      	ldrb	r0, [r7, #31]
 800bf8e:	2400      	movs	r4, #0
 800bf90:	9400      	str	r4, [sp, #0]
 800bf92:	f7fd f8a7 	bl	80090e4 <usbd_edpt_xfer>
 800bf96:	4603      	mov	r3, r0
 800bf98:	e000      	b.n	800bf9c <tu_edpt_stream_write_zlp_if_needed+0x104>
  return false;
 800bf9a:	2300      	movs	r3, #0
  TU_ASSERT(stream_xfer(hwid, s, 0));
 800bf9c:	f083 0301 	eor.w	r3, r3, #1
 800bfa0:	b2db      	uxtb	r3, r3
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d00a      	beq.n	800bfbc <tu_edpt_stream_write_zlp_if_needed+0x124>
 800bfa6:	4b08      	ldr	r3, [pc, #32]	@ (800bfc8 <tu_edpt_stream_write_zlp_if_needed+0x130>)
 800bfa8:	633b      	str	r3, [r7, #48]	@ 0x30
 800bfaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	f003 0301 	and.w	r3, r3, #1
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d000      	beq.n	800bfb8 <tu_edpt_stream_write_zlp_if_needed+0x120>
 800bfb6:	be00      	bkpt	0x0000
 800bfb8:	2300      	movs	r3, #0
 800bfba:	e000      	b.n	800bfbe <tu_edpt_stream_write_zlp_if_needed+0x126>
  return true;
 800bfbc:	2301      	movs	r3, #1
}
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	373c      	adds	r7, #60	@ 0x3c
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	bd90      	pop	{r4, r7, pc}
 800bfc6:	bf00      	nop
 800bfc8:	e000edf0 	.word	0xe000edf0

0800bfcc <tu_edpt_stream_write_xfer>:

uint32_t tu_edpt_stream_write_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 800bfcc:	b590      	push	{r4, r7, lr}
 800bfce:	b093      	sub	sp, #76	@ 0x4c
 800bfd0:	af02      	add	r7, sp, #8
 800bfd2:	4603      	mov	r3, r0
 800bfd4:	6039      	str	r1, [r7, #0]
 800bfd6:	71fb      	strb	r3, [r7, #7]
  const uint16_t ff_count = tu_fifo_count(&s->ff);
 800bfd8:	683b      	ldr	r3, [r7, #0]
 800bfda:	3308      	adds	r3, #8
 800bfdc:	637b      	str	r3, [r7, #52]	@ 0x34
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800bfde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfe0:	8899      	ldrh	r1, [r3, #4]
 800bfe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfe4:	891b      	ldrh	r3, [r3, #8]
 800bfe6:	b29a      	uxth	r2, r3
 800bfe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfea:	895b      	ldrh	r3, [r3, #10]
 800bfec:	b29b      	uxth	r3, r3
 800bfee:	8679      	strh	r1, [r7, #50]	@ 0x32
 800bff0:	863a      	strh	r2, [r7, #48]	@ 0x30
 800bff2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  if (wr_idx >= rd_idx) {
 800bff4:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800bff6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800bff8:	429a      	cmp	r2, r3
 800bffa:	d304      	bcc.n	800c006 <tu_edpt_stream_write_xfer+0x3a>
    return (uint16_t)(wr_idx - rd_idx);
 800bffc:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800bffe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c000:	1ad3      	subs	r3, r2, r3
 800c002:	b29b      	uxth	r3, r3
 800c004:	e008      	b.n	800c018 <tu_edpt_stream_write_xfer+0x4c>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800c006:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c008:	005b      	lsls	r3, r3, #1
 800c00a:	b29a      	uxth	r2, r3
 800c00c:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 800c00e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c010:	1acb      	subs	r3, r1, r3
 800c012:	b29b      	uxth	r3, r3
 800c014:	4413      	add	r3, r2
 800c016:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800c018:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c01a:	8892      	ldrh	r2, [r2, #4]
 800c01c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800c01e:	4613      	mov	r3, r2
 800c020:	857b      	strh	r3, [r7, #42]	@ 0x2a
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800c022:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800c024:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c026:	4293      	cmp	r3, r2
 800c028:	bf28      	it	cs
 800c02a:	4613      	movcs	r3, r2
 800c02c:	b29b      	uxth	r3, r3
 800c02e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TU_VERIFY(ff_count > 0, 0); // skip if no data
 800c030:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c032:	2b00      	cmp	r3, #0
 800c034:	d101      	bne.n	800c03a <tu_edpt_stream_write_xfer+0x6e>
 800c036:	2300      	movs	r3, #0
 800c038:	e091      	b.n	800c15e <tu_edpt_stream_write_xfer+0x192>
 800c03a:	79fb      	ldrb	r3, [r7, #7]
 800c03c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800c040:	683b      	ldr	r3, [r7, #0]
 800c042:	627b      	str	r3, [r7, #36]	@ 0x24
  if (s->is_host) {
 800c044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c046:	781b      	ldrb	r3, [r3, #0]
 800c048:	f003 0301 	and.w	r3, r3, #1
 800c04c:	b2db      	uxtb	r3, r3
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d109      	bne.n	800c066 <tu_edpt_stream_write_xfer+0x9a>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800c052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c054:	785a      	ldrb	r2, [r3, #1]
 800c056:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800c05a:	4611      	mov	r1, r2
 800c05c:	4618      	mov	r0, r3
 800c05e:	f7fc fff1 	bl	8009044 <usbd_edpt_claim>
 800c062:	4603      	mov	r3, r0
 800c064:	e000      	b.n	800c068 <tu_edpt_stream_write_xfer+0x9c>
  return false;
 800c066:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s), 0);
 800c068:	f083 0301 	eor.w	r3, r3, #1
 800c06c:	b2db      	uxtb	r3, r3
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d001      	beq.n	800c076 <tu_edpt_stream_write_xfer+0xaa>
 800c072:	2300      	movs	r3, #0
 800c074:	e073      	b.n	800c15e <tu_edpt_stream_write_xfer+0x192>

  // Pull data from FIFO -> EP buf
  uint16_t count;
  if (s->ep_buf == NULL) {
 800c076:	683b      	ldr	r3, [r7, #0]
 800c078:	685b      	ldr	r3, [r3, #4]
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d102      	bne.n	800c084 <tu_edpt_stream_write_xfer+0xb8>
    count = ff_count;
 800c07e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c080:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c082:	e012      	b.n	800c0aa <tu_edpt_stream_write_xfer+0xde>
  } else {
    count = tu_fifo_read_n(&s->ff, s->ep_buf, s->ep_bufsize);
 800c084:	683b      	ldr	r3, [r7, #0]
 800c086:	f103 0208 	add.w	r2, r3, #8
 800c08a:	683b      	ldr	r3, [r7, #0]
 800c08c:	685b      	ldr	r3, [r3, #4]
 800c08e:	6839      	ldr	r1, [r7, #0]
 800c090:	8849      	ldrh	r1, [r1, #2]
 800c092:	623a      	str	r2, [r7, #32]
 800c094:	61fb      	str	r3, [r7, #28]
 800c096:	460b      	mov	r3, r1
 800c098:	837b      	strh	r3, [r7, #26]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 800c09a:	8b7a      	ldrh	r2, [r7, #26]
 800c09c:	2300      	movs	r3, #0
 800c09e:	69f9      	ldr	r1, [r7, #28]
 800c0a0:	6a38      	ldr	r0, [r7, #32]
 800c0a2:	f7fa ffed 	bl	8007080 <tu_fifo_read_n_access_mode>
 800c0a6:	4603      	mov	r3, r0
 800c0a8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  }

  if (count > 0) {
 800c0aa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d041      	beq.n	800c134 <tu_edpt_stream_write_xfer+0x168>
 800c0b0:	79fb      	ldrb	r3, [r7, #7]
 800c0b2:	767b      	strb	r3, [r7, #25]
 800c0b4:	683b      	ldr	r3, [r7, #0]
 800c0b6:	617b      	str	r3, [r7, #20]
 800c0b8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c0ba:	827b      	strh	r3, [r7, #18]
  if (s->is_host) {
 800c0bc:	697b      	ldr	r3, [r7, #20]
 800c0be:	781b      	ldrb	r3, [r3, #0]
 800c0c0:	f003 0301 	and.w	r3, r3, #1
 800c0c4:	b2db      	uxtb	r3, r3
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d121      	bne.n	800c10e <tu_edpt_stream_write_xfer+0x142>
    if (s->ep_buf == NULL) {
 800c0ca:	697b      	ldr	r3, [r7, #20]
 800c0cc:	685b      	ldr	r3, [r3, #4]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d10c      	bne.n	800c0ec <tu_edpt_stream_write_xfer+0x120>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800c0d2:	697b      	ldr	r3, [r7, #20]
 800c0d4:	7859      	ldrb	r1, [r3, #1]
 800c0d6:	697b      	ldr	r3, [r7, #20]
 800c0d8:	f103 0208 	add.w	r2, r3, #8
 800c0dc:	8a7b      	ldrh	r3, [r7, #18]
 800c0de:	7e78      	ldrb	r0, [r7, #25]
 800c0e0:	2400      	movs	r4, #0
 800c0e2:	9400      	str	r4, [sp, #0]
 800c0e4:	f7fd f878 	bl	80091d8 <usbd_edpt_xfer_fifo>
 800c0e8:	4603      	mov	r3, r0
 800c0ea:	e011      	b.n	800c110 <tu_edpt_stream_write_xfer+0x144>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800c0ec:	697b      	ldr	r3, [r7, #20]
 800c0ee:	7859      	ldrb	r1, [r3, #1]
 800c0f0:	8a7b      	ldrh	r3, [r7, #18]
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d002      	beq.n	800c0fc <tu_edpt_stream_write_xfer+0x130>
 800c0f6:	697b      	ldr	r3, [r7, #20]
 800c0f8:	685a      	ldr	r2, [r3, #4]
 800c0fa:	e000      	b.n	800c0fe <tu_edpt_stream_write_xfer+0x132>
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	8a7b      	ldrh	r3, [r7, #18]
 800c100:	7e78      	ldrb	r0, [r7, #25]
 800c102:	2400      	movs	r4, #0
 800c104:	9400      	str	r4, [sp, #0]
 800c106:	f7fc ffed 	bl	80090e4 <usbd_edpt_xfer>
 800c10a:	4603      	mov	r3, r0
 800c10c:	e000      	b.n	800c110 <tu_edpt_stream_write_xfer+0x144>
  return false;
 800c10e:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, count), 0);
 800c110:	f083 0301 	eor.w	r3, r3, #1
 800c114:	b2db      	uxtb	r3, r3
 800c116:	2b00      	cmp	r3, #0
 800c118:	d00a      	beq.n	800c130 <tu_edpt_stream_write_xfer+0x164>
 800c11a:	4b13      	ldr	r3, [pc, #76]	@ (800c168 <tu_edpt_stream_write_xfer+0x19c>)
 800c11c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c11e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	f003 0301 	and.w	r3, r3, #1
 800c126:	2b00      	cmp	r3, #0
 800c128:	d000      	beq.n	800c12c <tu_edpt_stream_write_xfer+0x160>
 800c12a:	be00      	bkpt	0x0000
 800c12c:	2300      	movs	r3, #0
 800c12e:	e016      	b.n	800c15e <tu_edpt_stream_write_xfer+0x192>
    return count;
 800c130:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c132:	e014      	b.n	800c15e <tu_edpt_stream_write_xfer+0x192>
 800c134:	79fb      	ldrb	r3, [r7, #7]
 800c136:	747b      	strb	r3, [r7, #17]
 800c138:	683b      	ldr	r3, [r7, #0]
 800c13a:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	781b      	ldrb	r3, [r3, #0]
 800c140:	f003 0301 	and.w	r3, r3, #1
 800c144:	b2db      	uxtb	r3, r3
 800c146:	2b00      	cmp	r3, #0
 800c148:	d107      	bne.n	800c15a <tu_edpt_stream_write_xfer+0x18e>
    return usbd_edpt_release(hwid, s->ep_addr);
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	785a      	ldrb	r2, [r3, #1]
 800c14e:	7c7b      	ldrb	r3, [r7, #17]
 800c150:	4611      	mov	r1, r2
 800c152:	4618      	mov	r0, r3
 800c154:	f7fc ff9e 	bl	8009094 <usbd_edpt_release>
 800c158:	e000      	b.n	800c15c <tu_edpt_stream_write_xfer+0x190>
  return false;
 800c15a:	bf00      	nop
  } else {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    stream_release(hwid, s);
    return 0;
 800c15c:	2300      	movs	r3, #0
  }
}
 800c15e:	4618      	mov	r0, r3
 800c160:	3744      	adds	r7, #68	@ 0x44
 800c162:	46bd      	mov	sp, r7
 800c164:	bd90      	pop	{r4, r7, pc}
 800c166:	bf00      	nop
 800c168:	e000edf0 	.word	0xe000edf0

0800c16c <tu_edpt_stream_write>:

uint32_t tu_edpt_stream_write(uint8_t hwid, tu_edpt_stream_t *s, const void *buffer, uint32_t bufsize) {
 800c16c:	b590      	push	{r4, r7, lr}
 800c16e:	b09b      	sub	sp, #108	@ 0x6c
 800c170:	af02      	add	r7, sp, #8
 800c172:	60b9      	str	r1, [r7, #8]
 800c174:	607a      	str	r2, [r7, #4]
 800c176:	603b      	str	r3, [r7, #0]
 800c178:	4603      	mov	r3, r0
 800c17a:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(bufsize > 0); // TODO support ZLP
 800c17c:	683b      	ldr	r3, [r7, #0]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d101      	bne.n	800c186 <tu_edpt_stream_write+0x1a>
 800c182:	2300      	movs	r3, #0
 800c184:	e0e3      	b.n	800c34e <tu_edpt_stream_write+0x1e2>

  if (0 == tu_fifo_depth(&s->ff)) {
 800c186:	68bb      	ldr	r3, [r7, #8]
 800c188:	3308      	adds	r3, #8
 800c18a:	653b      	str	r3, [r7, #80]	@ 0x50
  return f->depth;
 800c18c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c18e:	889b      	ldrh	r3, [r3, #4]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d17e      	bne.n	800c292 <tu_edpt_stream_write+0x126>
 800c194:	7bfb      	ldrb	r3, [r7, #15]
 800c196:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800c19a:	68bb      	ldr	r3, [r7, #8]
 800c19c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (s->is_host) {
 800c19e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c1a0:	781b      	ldrb	r3, [r3, #0]
 800c1a2:	f003 0301 	and.w	r3, r3, #1
 800c1a6:	b2db      	uxtb	r3, r3
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d109      	bne.n	800c1c0 <tu_edpt_stream_write+0x54>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800c1ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c1ae:	785a      	ldrb	r2, [r3, #1]
 800c1b0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c1b4:	4611      	mov	r1, r2
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	f7fc ff44 	bl	8009044 <usbd_edpt_claim>
 800c1bc:	4603      	mov	r3, r0
 800c1be:	e000      	b.n	800c1c2 <tu_edpt_stream_write+0x56>
  return false;
 800c1c0:	2300      	movs	r3, #0
    // non-fifo mode
    TU_VERIFY(stream_claim(hwid, s), 0);
 800c1c2:	f083 0301 	eor.w	r3, r3, #1
 800c1c6:	b2db      	uxtb	r3, r3
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d001      	beq.n	800c1d0 <tu_edpt_stream_write+0x64>
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	e0be      	b.n	800c34e <tu_edpt_stream_write+0x1e2>
    uint32_t xact_len;
    if (s->ep_buf != NULL) {
 800c1d0:	68bb      	ldr	r3, [r7, #8]
 800c1d2:	685b      	ldr	r3, [r3, #4]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d013      	beq.n	800c200 <tu_edpt_stream_write+0x94>
      // using ep buf
      xact_len = tu_min32(bufsize, s->ep_bufsize);
 800c1d8:	68bb      	ldr	r3, [r7, #8]
 800c1da:	885b      	ldrh	r3, [r3, #2]
 800c1dc:	461a      	mov	r2, r3
 800c1de:	683b      	ldr	r3, [r7, #0]
 800c1e0:	647b      	str	r3, [r7, #68]	@ 0x44
 800c1e2:	643a      	str	r2, [r7, #64]	@ 0x40
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800c1e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c1e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1e8:	4293      	cmp	r3, r2
 800c1ea:	bf28      	it	cs
 800c1ec:	4613      	movcs	r3, r2
 800c1ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
      memcpy(s->ep_buf, buffer, xact_len);
 800c1f0:	68bb      	ldr	r3, [r7, #8]
 800c1f2:	685b      	ldr	r3, [r3, #4]
 800c1f4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c1f6:	6879      	ldr	r1, [r7, #4]
 800c1f8:	4618      	mov	r0, r3
 800c1fa:	f000 fab5 	bl	800c768 <memcpy>
 800c1fe:	e001      	b.n	800c204 <tu_edpt_stream_write+0x98>
    } else {
      // using hwfifo
      xact_len = bufsize;
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 800c204:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c206:	b29a      	uxth	r2, r3
 800c208:	7bfb      	ldrb	r3, [r7, #15]
 800c20a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c20e:	68bb      	ldr	r3, [r7, #8]
 800c210:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c212:	4613      	mov	r3, r2
 800c214:	86fb      	strh	r3, [r7, #54]	@ 0x36
  if (s->is_host) {
 800c216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c218:	781b      	ldrb	r3, [r3, #0]
 800c21a:	f003 0301 	and.w	r3, r3, #1
 800c21e:	b2db      	uxtb	r3, r3
 800c220:	2b00      	cmp	r3, #0
 800c222:	d123      	bne.n	800c26c <tu_edpt_stream_write+0x100>
    if (s->ep_buf == NULL) {
 800c224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c226:	685b      	ldr	r3, [r3, #4]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d10d      	bne.n	800c248 <tu_edpt_stream_write+0xdc>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800c22c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c22e:	7859      	ldrb	r1, [r3, #1]
 800c230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c232:	f103 0208 	add.w	r2, r3, #8
 800c236:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c238:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 800c23c:	2400      	movs	r4, #0
 800c23e:	9400      	str	r4, [sp, #0]
 800c240:	f7fc ffca 	bl	80091d8 <usbd_edpt_xfer_fifo>
 800c244:	4603      	mov	r3, r0
 800c246:	e012      	b.n	800c26e <tu_edpt_stream_write+0x102>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800c248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c24a:	7859      	ldrb	r1, [r3, #1]
 800c24c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d002      	beq.n	800c258 <tu_edpt_stream_write+0xec>
 800c252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c254:	685a      	ldr	r2, [r3, #4]
 800c256:	e000      	b.n	800c25a <tu_edpt_stream_write+0xee>
 800c258:	2200      	movs	r2, #0
 800c25a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c25c:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 800c260:	2400      	movs	r4, #0
 800c262:	9400      	str	r4, [sp, #0]
 800c264:	f7fc ff3e 	bl	80090e4 <usbd_edpt_xfer>
 800c268:	4603      	mov	r3, r0
 800c26a:	e000      	b.n	800c26e <tu_edpt_stream_write+0x102>
  return false;
 800c26c:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 800c26e:	f083 0301 	eor.w	r3, r3, #1
 800c272:	b2db      	uxtb	r3, r3
 800c274:	2b00      	cmp	r3, #0
 800c276:	d00a      	beq.n	800c28e <tu_edpt_stream_write+0x122>
 800c278:	4b37      	ldr	r3, [pc, #220]	@ (800c358 <tu_edpt_stream_write+0x1ec>)
 800c27a:	657b      	str	r3, [r7, #84]	@ 0x54
 800c27c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	f003 0301 	and.w	r3, r3, #1
 800c284:	2b00      	cmp	r3, #0
 800c286:	d000      	beq.n	800c28a <tu_edpt_stream_write+0x11e>
 800c288:	be00      	bkpt	0x0000
 800c28a:	2300      	movs	r3, #0
 800c28c:	e05f      	b.n	800c34e <tu_edpt_stream_write+0x1e2>

    return xact_len;
 800c28e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c290:	e05d      	b.n	800c34e <tu_edpt_stream_write+0x1e2>
  } else {
    const uint16_t ret = tu_fifo_write_n(&s->ff, buffer, (uint16_t) bufsize);
 800c292:	68bb      	ldr	r3, [r7, #8]
 800c294:	3308      	adds	r3, #8
 800c296:	683a      	ldr	r2, [r7, #0]
 800c298:	b292      	uxth	r2, r2
 800c29a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c2a0:	4613      	mov	r3, r2
 800c2a2:	857b      	strh	r3, [r7, #42]	@ 0x2a
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800c2a4:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c2aa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c2ac:	f7fa ff2c 	bl	8007108 <tu_fifo_write_n_access_mode>
 800c2b0:	4603      	mov	r3, r0
 800c2b2:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

    // flush if fifo has more than packet size or
    // in rare case: fifo depth is configured too small (which never reach packet size)
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800c2b6:	68bb      	ldr	r3, [r7, #8]
 800c2b8:	781b      	ldrb	r3, [r3, #0]
 800c2ba:	f003 0302 	and.w	r3, r3, #2
 800c2be:	b2db      	uxtb	r3, r3
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d002      	beq.n	800c2ca <tu_edpt_stream_write+0x15e>
 800c2c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c2c8:	e000      	b.n	800c2cc <tu_edpt_stream_write+0x160>
 800c2ca:	2340      	movs	r3, #64	@ 0x40
 800c2cc:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    if ((tu_fifo_count(&s->ff) >= mps) || (tu_fifo_depth(&s->ff) < mps)) {
 800c2d0:	68bb      	ldr	r3, [r7, #8]
 800c2d2:	3308      	adds	r3, #8
 800c2d4:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800c2d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2d8:	8899      	ldrh	r1, [r3, #4]
 800c2da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2dc:	891b      	ldrh	r3, [r3, #8]
 800c2de:	b29a      	uxth	r2, r3
 800c2e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2e2:	895b      	ldrh	r3, [r3, #10]
 800c2e4:	b29b      	uxth	r3, r3
 800c2e6:	8479      	strh	r1, [r7, #34]	@ 0x22
 800c2e8:	843a      	strh	r2, [r7, #32]
 800c2ea:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800c2ec:	8c3a      	ldrh	r2, [r7, #32]
 800c2ee:	8bfb      	ldrh	r3, [r7, #30]
 800c2f0:	429a      	cmp	r2, r3
 800c2f2:	d304      	bcc.n	800c2fe <tu_edpt_stream_write+0x192>
    return (uint16_t)(wr_idx - rd_idx);
 800c2f4:	8c3a      	ldrh	r2, [r7, #32]
 800c2f6:	8bfb      	ldrh	r3, [r7, #30]
 800c2f8:	1ad3      	subs	r3, r2, r3
 800c2fa:	b29b      	uxth	r3, r3
 800c2fc:	e008      	b.n	800c310 <tu_edpt_stream_write+0x1a4>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800c2fe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c300:	005b      	lsls	r3, r3, #1
 800c302:	b29a      	uxth	r2, r3
 800c304:	8c39      	ldrh	r1, [r7, #32]
 800c306:	8bfb      	ldrh	r3, [r7, #30]
 800c308:	1acb      	subs	r3, r1, r3
 800c30a:	b29b      	uxth	r3, r3
 800c30c:	4413      	add	r3, r2
 800c30e:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800c310:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c312:	8892      	ldrh	r2, [r2, #4]
 800c314:	83bb      	strh	r3, [r7, #28]
 800c316:	4613      	mov	r3, r2
 800c318:	837b      	strh	r3, [r7, #26]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800c31a:	8bba      	ldrh	r2, [r7, #28]
 800c31c:	8b7b      	ldrh	r3, [r7, #26]
 800c31e:	4293      	cmp	r3, r2
 800c320:	bf28      	it	cs
 800c322:	4613      	movcs	r3, r2
 800c324:	b29b      	uxth	r3, r3
 800c326:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800c32a:	429a      	cmp	r2, r3
 800c32c:	d908      	bls.n	800c340 <tu_edpt_stream_write+0x1d4>
 800c32e:	68bb      	ldr	r3, [r7, #8]
 800c330:	3308      	adds	r3, #8
 800c332:	617b      	str	r3, [r7, #20]
  return f->depth;
 800c334:	697b      	ldr	r3, [r7, #20]
 800c336:	889b      	ldrh	r3, [r3, #4]
 800c338:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800c33c:	429a      	cmp	r2, r3
 800c33e:	d904      	bls.n	800c34a <tu_edpt_stream_write+0x1de>
      tu_edpt_stream_write_xfer(hwid, s);
 800c340:	7bfb      	ldrb	r3, [r7, #15]
 800c342:	68b9      	ldr	r1, [r7, #8]
 800c344:	4618      	mov	r0, r3
 800c346:	f7ff fe41 	bl	800bfcc <tu_edpt_stream_write_xfer>
    }
    return ret;
 800c34a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
  }
}
 800c34e:	4618      	mov	r0, r3
 800c350:	3764      	adds	r7, #100	@ 0x64
 800c352:	46bd      	mov	sp, r7
 800c354:	bd90      	pop	{r4, r7, pc}
 800c356:	bf00      	nop
 800c358:	e000edf0 	.word	0xe000edf0

0800c35c <tu_edpt_stream_read_xfer>:
}

//--------------------------------------------------------------------+
// Stream Read
//--------------------------------------------------------------------+
uint32_t tu_edpt_stream_read_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 800c35c:	b590      	push	{r4, r7, lr}
 800c35e:	b09f      	sub	sp, #124	@ 0x7c
 800c360:	af02      	add	r7, sp, #8
 800c362:	4603      	mov	r3, r0
 800c364:	6039      	str	r1, [r7, #0]
 800c366:	71fb      	strb	r3, [r7, #7]
  if (0 == tu_fifo_depth(&s->ff)) {
 800c368:	683b      	ldr	r3, [r7, #0]
 800c36a:	3308      	adds	r3, #8
 800c36c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c36e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c370:	889b      	ldrh	r3, [r3, #4]
 800c372:	2b00      	cmp	r3, #0
 800c374:	d16f      	bne.n	800c456 <tu_edpt_stream_read_xfer+0xfa>
    // non-fifo mode: RX need ep buffer
    TU_VERIFY(s->ep_buf != NULL, 0);
 800c376:	683b      	ldr	r3, [r7, #0]
 800c378:	685b      	ldr	r3, [r3, #4]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d101      	bne.n	800c382 <tu_edpt_stream_read_xfer+0x26>
 800c37e:	2300      	movs	r3, #0
 800c380:	e181      	b.n	800c686 <tu_edpt_stream_read_xfer+0x32a>
 800c382:	79fb      	ldrb	r3, [r7, #7]
 800c384:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (s->is_host) {
 800c38c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c38e:	781b      	ldrb	r3, [r3, #0]
 800c390:	f003 0301 	and.w	r3, r3, #1
 800c394:	b2db      	uxtb	r3, r3
 800c396:	2b00      	cmp	r3, #0
 800c398:	d109      	bne.n	800c3ae <tu_edpt_stream_read_xfer+0x52>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800c39a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c39c:	785a      	ldrb	r2, [r3, #1]
 800c39e:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800c3a2:	4611      	mov	r1, r2
 800c3a4:	4618      	mov	r0, r3
 800c3a6:	f7fc fe4d 	bl	8009044 <usbd_edpt_claim>
 800c3aa:	4603      	mov	r3, r0
 800c3ac:	e000      	b.n	800c3b0 <tu_edpt_stream_read_xfer+0x54>
  return false;
 800c3ae:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 800c3b0:	f083 0301 	eor.w	r3, r3, #1
 800c3b4:	b2db      	uxtb	r3, r3
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d001      	beq.n	800c3be <tu_edpt_stream_read_xfer+0x62>
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	e163      	b.n	800c686 <tu_edpt_stream_read_xfer+0x32a>
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 800c3be:	683b      	ldr	r3, [r7, #0]
 800c3c0:	885a      	ldrh	r2, [r3, #2]
 800c3c2:	79fb      	ldrb	r3, [r7, #7]
 800c3c4:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c3cc:	4613      	mov	r3, r2
 800c3ce:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
  if (s->is_host) {
 800c3d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3d4:	781b      	ldrb	r3, [r3, #0]
 800c3d6:	f003 0301 	and.w	r3, r3, #1
 800c3da:	b2db      	uxtb	r3, r3
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d126      	bne.n	800c42e <tu_edpt_stream_read_xfer+0xd2>
    if (s->ep_buf == NULL) {
 800c3e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3e2:	685b      	ldr	r3, [r3, #4]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d10e      	bne.n	800c406 <tu_edpt_stream_read_xfer+0xaa>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800c3e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3ea:	7859      	ldrb	r1, [r3, #1]
 800c3ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3ee:	f103 0208 	add.w	r2, r3, #8
 800c3f2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800c3f6:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 800c3fa:	2400      	movs	r4, #0
 800c3fc:	9400      	str	r4, [sp, #0]
 800c3fe:	f7fc feeb 	bl	80091d8 <usbd_edpt_xfer_fifo>
 800c402:	4603      	mov	r3, r0
 800c404:	e014      	b.n	800c430 <tu_edpt_stream_read_xfer+0xd4>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800c406:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c408:	7859      	ldrb	r1, [r3, #1]
 800c40a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d002      	beq.n	800c418 <tu_edpt_stream_read_xfer+0xbc>
 800c412:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c414:	685a      	ldr	r2, [r3, #4]
 800c416:	e000      	b.n	800c41a <tu_edpt_stream_read_xfer+0xbe>
 800c418:	2200      	movs	r2, #0
 800c41a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800c41e:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 800c422:	2400      	movs	r4, #0
 800c424:	9400      	str	r4, [sp, #0]
 800c426:	f7fc fe5d 	bl	80090e4 <usbd_edpt_xfer>
 800c42a:	4603      	mov	r3, r0
 800c42c:	e000      	b.n	800c430 <tu_edpt_stream_read_xfer+0xd4>
  return false;
 800c42e:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 800c430:	f083 0301 	eor.w	r3, r3, #1
 800c434:	b2db      	uxtb	r3, r3
 800c436:	2b00      	cmp	r3, #0
 800c438:	d00a      	beq.n	800c450 <tu_edpt_stream_read_xfer+0xf4>
 800c43a:	4b95      	ldr	r3, [pc, #596]	@ (800c690 <tu_edpt_stream_read_xfer+0x334>)
 800c43c:	663b      	str	r3, [r7, #96]	@ 0x60
 800c43e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	f003 0301 	and.w	r3, r3, #1
 800c446:	2b00      	cmp	r3, #0
 800c448:	d000      	beq.n	800c44c <tu_edpt_stream_read_xfer+0xf0>
 800c44a:	be00      	bkpt	0x0000
 800c44c:	2300      	movs	r3, #0
 800c44e:	e11a      	b.n	800c686 <tu_edpt_stream_read_xfer+0x32a>
    return s->ep_bufsize;
 800c450:	683b      	ldr	r3, [r7, #0]
 800c452:	885b      	ldrh	r3, [r3, #2]
 800c454:	e117      	b.n	800c686 <tu_edpt_stream_read_xfer+0x32a>
  } else {
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	781b      	ldrb	r3, [r3, #0]
 800c45a:	f003 0302 	and.w	r3, r3, #2
 800c45e:	b2db      	uxtb	r3, r3
 800c460:	2b00      	cmp	r3, #0
 800c462:	d002      	beq.n	800c46a <tu_edpt_stream_read_xfer+0x10e>
 800c464:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c468:	e000      	b.n	800c46c <tu_edpt_stream_read_xfer+0x110>
 800c46a:	2340      	movs	r3, #64	@ 0x40
 800c46c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    uint16_t available = tu_fifo_remaining(&s->ff);
 800c470:	683b      	ldr	r3, [r7, #0]
 800c472:	3308      	adds	r3, #8
 800c474:	647b      	str	r3, [r7, #68]	@ 0x44
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_remaining(const tu_fifo_t *f) {
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800c476:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c478:	8899      	ldrh	r1, [r3, #4]
 800c47a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c47c:	891b      	ldrh	r3, [r3, #8]
 800c47e:	b29a      	uxth	r2, r3
 800c480:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c482:	895b      	ldrh	r3, [r3, #10]
 800c484:	b29b      	uxth	r3, r3
 800c486:	f8a7 1042 	strh.w	r1, [r7, #66]	@ 0x42
 800c48a:	f8a7 2040 	strh.w	r2, [r7, #64]	@ 0x40
 800c48e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c490:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800c494:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800c496:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800c49a:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800c49c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c49e:	873b      	strh	r3, [r7, #56]	@ 0x38
  if (wr_idx >= rd_idx) {
 800c4a0:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800c4a2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800c4a4:	429a      	cmp	r2, r3
 800c4a6:	d304      	bcc.n	800c4b2 <tu_edpt_stream_read_xfer+0x156>
    return (uint16_t)(wr_idx - rd_idx);
 800c4a8:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800c4aa:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800c4ac:	1ad3      	subs	r3, r2, r3
 800c4ae:	b29b      	uxth	r3, r3
 800c4b0:	e008      	b.n	800c4c4 <tu_edpt_stream_read_xfer+0x168>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800c4b2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c4b4:	005b      	lsls	r3, r3, #1
 800c4b6:	b29a      	uxth	r2, r3
 800c4b8:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 800c4ba:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800c4bc:	1acb      	subs	r3, r1, r3
 800c4be:	b29b      	uxth	r3, r3
 800c4c0:	4413      	add	r3, r2
 800c4c2:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800c4c4:	86fb      	strh	r3, [r7, #54]	@ 0x36
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800c4c6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800c4ca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c4cc:	429a      	cmp	r2, r3
 800c4ce:	d905      	bls.n	800c4dc <tu_edpt_stream_read_xfer+0x180>
 800c4d0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800c4d4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c4d6:	1ad3      	subs	r3, r2, r3
 800c4d8:	b29b      	uxth	r3, r3
 800c4da:	e000      	b.n	800c4de <tu_edpt_stream_read_xfer+0x182>
 800c4dc:	2300      	movs	r3, #0
 800c4de:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    // Prepare for incoming data but only allow what we can store in the ring buffer.
    // TODO Actually we can still carry out the transfer, keeping count of received bytes
    // and slowly move it to the FIFO when read().
    // This pre-check reduces endpoint claiming
    TU_VERIFY(available >= mps);
 800c4e2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800c4e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c4ea:	429a      	cmp	r2, r3
 800c4ec:	d201      	bcs.n	800c4f2 <tu_edpt_stream_read_xfer+0x196>
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	e0c9      	b.n	800c686 <tu_edpt_stream_read_xfer+0x32a>
 800c4f2:	79fb      	ldrb	r3, [r7, #7]
 800c4f4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800c4f8:	683b      	ldr	r3, [r7, #0]
 800c4fa:	633b      	str	r3, [r7, #48]	@ 0x30
  if (s->is_host) {
 800c4fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4fe:	781b      	ldrb	r3, [r3, #0]
 800c500:	f003 0301 	and.w	r3, r3, #1
 800c504:	b2db      	uxtb	r3, r3
 800c506:	2b00      	cmp	r3, #0
 800c508:	d109      	bne.n	800c51e <tu_edpt_stream_read_xfer+0x1c2>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800c50a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c50c:	785a      	ldrb	r2, [r3, #1]
 800c50e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800c512:	4611      	mov	r1, r2
 800c514:	4618      	mov	r0, r3
 800c516:	f7fc fd95 	bl	8009044 <usbd_edpt_claim>
 800c51a:	4603      	mov	r3, r0
 800c51c:	e000      	b.n	800c520 <tu_edpt_stream_read_xfer+0x1c4>
  return false;
 800c51e:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 800c520:	f083 0301 	eor.w	r3, r3, #1
 800c524:	b2db      	uxtb	r3, r3
 800c526:	2b00      	cmp	r3, #0
 800c528:	d001      	beq.n	800c52e <tu_edpt_stream_read_xfer+0x1d2>
 800c52a:	2300      	movs	r3, #0
 800c52c:	e0ab      	b.n	800c686 <tu_edpt_stream_read_xfer+0x32a>
    available = tu_fifo_remaining(&s->ff); // re-get available since fifo can be changed
 800c52e:	683b      	ldr	r3, [r7, #0]
 800c530:	3308      	adds	r3, #8
 800c532:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800c534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c536:	8899      	ldrh	r1, [r3, #4]
 800c538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c53a:	891b      	ldrh	r3, [r3, #8]
 800c53c:	b29a      	uxth	r2, r3
 800c53e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c540:	895b      	ldrh	r3, [r3, #10]
 800c542:	b29b      	uxth	r3, r3
 800c544:	8579      	strh	r1, [r7, #42]	@ 0x2a
 800c546:	853a      	strh	r2, [r7, #40]	@ 0x28
 800c548:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800c54a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c54c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c54e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c550:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c552:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c554:	843b      	strh	r3, [r7, #32]
  if (wr_idx >= rd_idx) {
 800c556:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800c558:	8c3b      	ldrh	r3, [r7, #32]
 800c55a:	429a      	cmp	r2, r3
 800c55c:	d304      	bcc.n	800c568 <tu_edpt_stream_read_xfer+0x20c>
    return (uint16_t)(wr_idx - rd_idx);
 800c55e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800c560:	8c3b      	ldrh	r3, [r7, #32]
 800c562:	1ad3      	subs	r3, r2, r3
 800c564:	b29b      	uxth	r3, r3
 800c566:	e008      	b.n	800c57a <tu_edpt_stream_read_xfer+0x21e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800c568:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c56a:	005b      	lsls	r3, r3, #1
 800c56c:	b29a      	uxth	r2, r3
 800c56e:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800c570:	8c3b      	ldrh	r3, [r7, #32]
 800c572:	1acb      	subs	r3, r1, r3
 800c574:	b29b      	uxth	r3, r3
 800c576:	4413      	add	r3, r2
 800c578:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800c57a:	83fb      	strh	r3, [r7, #30]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800c57c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800c57e:	8bfb      	ldrh	r3, [r7, #30]
 800c580:	429a      	cmp	r2, r3
 800c582:	d904      	bls.n	800c58e <tu_edpt_stream_read_xfer+0x232>
 800c584:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800c586:	8bfb      	ldrh	r3, [r7, #30]
 800c588:	1ad3      	subs	r3, r2, r3
 800c58a:	b29b      	uxth	r3, r3
 800c58c:	e000      	b.n	800c590 <tu_edpt_stream_read_xfer+0x234>
 800c58e:	2300      	movs	r3, #0
 800c590:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    if (available >= mps) {
 800c594:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800c598:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c59c:	429a      	cmp	r2, r3
 800c59e:	d35d      	bcc.n	800c65c <tu_edpt_stream_read_xfer+0x300>
      // multiple of packet size limit by ep bufsize
      uint16_t count = (uint16_t) (available & ~(mps - 1));
 800c5a0:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c5a4:	425b      	negs	r3, r3
 800c5a6:	b29b      	uxth	r3, r3
 800c5a8:	b21a      	sxth	r2, r3
 800c5aa:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 800c5ae:	4013      	ands	r3, r2
 800c5b0:	b21b      	sxth	r3, r3
 800c5b2:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
      count = tu_min16(count, s->ep_bufsize);
 800c5b6:	683b      	ldr	r3, [r7, #0]
 800c5b8:	885a      	ldrh	r2, [r3, #2]
 800c5ba:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800c5be:	82bb      	strh	r3, [r7, #20]
 800c5c0:	4613      	mov	r3, r2
 800c5c2:	827b      	strh	r3, [r7, #18]
 800c5c4:	8aba      	ldrh	r2, [r7, #20]
 800c5c6:	8a7b      	ldrh	r3, [r7, #18]
 800c5c8:	4293      	cmp	r3, r2
 800c5ca:	bf28      	it	cs
 800c5cc:	4613      	movcs	r3, r2
 800c5ce:	b29b      	uxth	r3, r3
 800c5d0:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800c5d4:	79fb      	ldrb	r3, [r7, #7]
 800c5d6:	777b      	strb	r3, [r7, #29]
 800c5d8:	683b      	ldr	r3, [r7, #0]
 800c5da:	61bb      	str	r3, [r7, #24]
 800c5dc:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800c5e0:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 800c5e2:	69bb      	ldr	r3, [r7, #24]
 800c5e4:	781b      	ldrb	r3, [r3, #0]
 800c5e6:	f003 0301 	and.w	r3, r3, #1
 800c5ea:	b2db      	uxtb	r3, r3
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d121      	bne.n	800c634 <tu_edpt_stream_read_xfer+0x2d8>
    if (s->ep_buf == NULL) {
 800c5f0:	69bb      	ldr	r3, [r7, #24]
 800c5f2:	685b      	ldr	r3, [r3, #4]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d10c      	bne.n	800c612 <tu_edpt_stream_read_xfer+0x2b6>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800c5f8:	69bb      	ldr	r3, [r7, #24]
 800c5fa:	7859      	ldrb	r1, [r3, #1]
 800c5fc:	69bb      	ldr	r3, [r7, #24]
 800c5fe:	f103 0208 	add.w	r2, r3, #8
 800c602:	8afb      	ldrh	r3, [r7, #22]
 800c604:	7f78      	ldrb	r0, [r7, #29]
 800c606:	2400      	movs	r4, #0
 800c608:	9400      	str	r4, [sp, #0]
 800c60a:	f7fc fde5 	bl	80091d8 <usbd_edpt_xfer_fifo>
 800c60e:	4603      	mov	r3, r0
 800c610:	e011      	b.n	800c636 <tu_edpt_stream_read_xfer+0x2da>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800c612:	69bb      	ldr	r3, [r7, #24]
 800c614:	7859      	ldrb	r1, [r3, #1]
 800c616:	8afb      	ldrh	r3, [r7, #22]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d002      	beq.n	800c622 <tu_edpt_stream_read_xfer+0x2c6>
 800c61c:	69bb      	ldr	r3, [r7, #24]
 800c61e:	685a      	ldr	r2, [r3, #4]
 800c620:	e000      	b.n	800c624 <tu_edpt_stream_read_xfer+0x2c8>
 800c622:	2200      	movs	r2, #0
 800c624:	8afb      	ldrh	r3, [r7, #22]
 800c626:	7f78      	ldrb	r0, [r7, #29]
 800c628:	2400      	movs	r4, #0
 800c62a:	9400      	str	r4, [sp, #0]
 800c62c:	f7fc fd5a 	bl	80090e4 <usbd_edpt_xfer>
 800c630:	4603      	mov	r3, r0
 800c632:	e000      	b.n	800c636 <tu_edpt_stream_read_xfer+0x2da>
  return false;
 800c634:	2300      	movs	r3, #0
      TU_ASSERT(stream_xfer(hwid, s, count), 0);
 800c636:	f083 0301 	eor.w	r3, r3, #1
 800c63a:	b2db      	uxtb	r3, r3
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d00a      	beq.n	800c656 <tu_edpt_stream_read_xfer+0x2fa>
 800c640:	4b13      	ldr	r3, [pc, #76]	@ (800c690 <tu_edpt_stream_read_xfer+0x334>)
 800c642:	667b      	str	r3, [r7, #100]	@ 0x64
 800c644:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	f003 0301 	and.w	r3, r3, #1
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d000      	beq.n	800c652 <tu_edpt_stream_read_xfer+0x2f6>
 800c650:	be00      	bkpt	0x0000
 800c652:	2300      	movs	r3, #0
 800c654:	e017      	b.n	800c686 <tu_edpt_stream_read_xfer+0x32a>
      return count;
 800c656:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800c65a:	e014      	b.n	800c686 <tu_edpt_stream_read_xfer+0x32a>
 800c65c:	79fb      	ldrb	r3, [r7, #7]
 800c65e:	747b      	strb	r3, [r7, #17]
 800c660:	683b      	ldr	r3, [r7, #0]
 800c662:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	781b      	ldrb	r3, [r3, #0]
 800c668:	f003 0301 	and.w	r3, r3, #1
 800c66c:	b2db      	uxtb	r3, r3
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d107      	bne.n	800c682 <tu_edpt_stream_read_xfer+0x326>
    return usbd_edpt_release(hwid, s->ep_addr);
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	785a      	ldrb	r2, [r3, #1]
 800c676:	7c7b      	ldrb	r3, [r7, #17]
 800c678:	4611      	mov	r1, r2
 800c67a:	4618      	mov	r0, r3
 800c67c:	f7fc fd0a 	bl	8009094 <usbd_edpt_release>
 800c680:	e000      	b.n	800c684 <tu_edpt_stream_read_xfer+0x328>
  return false;
 800c682:	bf00      	nop
    } else {
      // Release endpoint since we don't make any transfer
      stream_release(hwid, s);
      return 0;
 800c684:	2300      	movs	r3, #0
    }
  }
}
 800c686:	4618      	mov	r0, r3
 800c688:	3774      	adds	r7, #116	@ 0x74
 800c68a:	46bd      	mov	sp, r7
 800c68c:	bd90      	pop	{r4, r7, pc}
 800c68e:	bf00      	nop
 800c690:	e000edf0 	.word	0xe000edf0

0800c694 <tu_edpt_stream_read>:

uint32_t tu_edpt_stream_read(uint8_t hwid, tu_edpt_stream_t* s, void* buffer, uint32_t bufsize) {
 800c694:	b580      	push	{r7, lr}
 800c696:	b088      	sub	sp, #32
 800c698:	af00      	add	r7, sp, #0
 800c69a:	60b9      	str	r1, [r7, #8]
 800c69c:	607a      	str	r2, [r7, #4]
 800c69e:	603b      	str	r3, [r7, #0]
 800c6a0:	4603      	mov	r3, r0
 800c6a2:	73fb      	strb	r3, [r7, #15]
  const uint32_t num_read = tu_fifo_read_n(&s->ff, buffer, (uint16_t)bufsize);
 800c6a4:	68bb      	ldr	r3, [r7, #8]
 800c6a6:	3308      	adds	r3, #8
 800c6a8:	683a      	ldr	r2, [r7, #0]
 800c6aa:	b292      	uxth	r2, r2
 800c6ac:	61bb      	str	r3, [r7, #24]
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	617b      	str	r3, [r7, #20]
 800c6b2:	4613      	mov	r3, r2
 800c6b4:	827b      	strh	r3, [r7, #18]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 800c6b6:	8a7a      	ldrh	r2, [r7, #18]
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	6979      	ldr	r1, [r7, #20]
 800c6bc:	69b8      	ldr	r0, [r7, #24]
 800c6be:	f7fa fcdf 	bl	8007080 <tu_fifo_read_n_access_mode>
 800c6c2:	4603      	mov	r3, r0
 800c6c4:	61fb      	str	r3, [r7, #28]
  tu_edpt_stream_read_xfer(hwid, s);
 800c6c6:	7bfb      	ldrb	r3, [r7, #15]
 800c6c8:	68b9      	ldr	r1, [r7, #8]
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	f7ff fe46 	bl	800c35c <tu_edpt_stream_read_xfer>
  return num_read;
 800c6d0:	69fb      	ldr	r3, [r7, #28]
}
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	3720      	adds	r7, #32
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	bd80      	pop	{r7, pc}

0800c6da <memmove>:
 800c6da:	4288      	cmp	r0, r1
 800c6dc:	b510      	push	{r4, lr}
 800c6de:	eb01 0402 	add.w	r4, r1, r2
 800c6e2:	d902      	bls.n	800c6ea <memmove+0x10>
 800c6e4:	4284      	cmp	r4, r0
 800c6e6:	4623      	mov	r3, r4
 800c6e8:	d807      	bhi.n	800c6fa <memmove+0x20>
 800c6ea:	1e43      	subs	r3, r0, #1
 800c6ec:	42a1      	cmp	r1, r4
 800c6ee:	d008      	beq.n	800c702 <memmove+0x28>
 800c6f0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c6f4:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c6f8:	e7f8      	b.n	800c6ec <memmove+0x12>
 800c6fa:	4402      	add	r2, r0
 800c6fc:	4601      	mov	r1, r0
 800c6fe:	428a      	cmp	r2, r1
 800c700:	d100      	bne.n	800c704 <memmove+0x2a>
 800c702:	bd10      	pop	{r4, pc}
 800c704:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c708:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c70c:	e7f7      	b.n	800c6fe <memmove+0x24>

0800c70e <memset>:
 800c70e:	4402      	add	r2, r0
 800c710:	4603      	mov	r3, r0
 800c712:	4293      	cmp	r3, r2
 800c714:	d100      	bne.n	800c718 <memset+0xa>
 800c716:	4770      	bx	lr
 800c718:	f803 1b01 	strb.w	r1, [r3], #1
 800c71c:	e7f9      	b.n	800c712 <memset+0x4>
	...

0800c720 <__libc_init_array>:
 800c720:	b570      	push	{r4, r5, r6, lr}
 800c722:	4d0d      	ldr	r5, [pc, #52]	@ (800c758 <__libc_init_array+0x38>)
 800c724:	4c0d      	ldr	r4, [pc, #52]	@ (800c75c <__libc_init_array+0x3c>)
 800c726:	1b64      	subs	r4, r4, r5
 800c728:	10a4      	asrs	r4, r4, #2
 800c72a:	2600      	movs	r6, #0
 800c72c:	42a6      	cmp	r6, r4
 800c72e:	d109      	bne.n	800c744 <__libc_init_array+0x24>
 800c730:	4d0b      	ldr	r5, [pc, #44]	@ (800c760 <__libc_init_array+0x40>)
 800c732:	4c0c      	ldr	r4, [pc, #48]	@ (800c764 <__libc_init_array+0x44>)
 800c734:	f000 f826 	bl	800c784 <_init>
 800c738:	1b64      	subs	r4, r4, r5
 800c73a:	10a4      	asrs	r4, r4, #2
 800c73c:	2600      	movs	r6, #0
 800c73e:	42a6      	cmp	r6, r4
 800c740:	d105      	bne.n	800c74e <__libc_init_array+0x2e>
 800c742:	bd70      	pop	{r4, r5, r6, pc}
 800c744:	f855 3b04 	ldr.w	r3, [r5], #4
 800c748:	4798      	blx	r3
 800c74a:	3601      	adds	r6, #1
 800c74c:	e7ee      	b.n	800c72c <__libc_init_array+0xc>
 800c74e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c752:	4798      	blx	r3
 800c754:	3601      	adds	r6, #1
 800c756:	e7f2      	b.n	800c73e <__libc_init_array+0x1e>
 800c758:	0800ca70 	.word	0x0800ca70
 800c75c:	0800ca70 	.word	0x0800ca70
 800c760:	0800ca70 	.word	0x0800ca70
 800c764:	0800ca74 	.word	0x0800ca74

0800c768 <memcpy>:
 800c768:	440a      	add	r2, r1
 800c76a:	4291      	cmp	r1, r2
 800c76c:	f100 33ff 	add.w	r3, r0, #4294967295
 800c770:	d100      	bne.n	800c774 <memcpy+0xc>
 800c772:	4770      	bx	lr
 800c774:	b510      	push	{r4, lr}
 800c776:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c77a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c77e:	4291      	cmp	r1, r2
 800c780:	d1f9      	bne.n	800c776 <memcpy+0xe>
 800c782:	bd10      	pop	{r4, pc}

0800c784 <_init>:
 800c784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c786:	bf00      	nop
 800c788:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c78a:	bc08      	pop	{r3}
 800c78c:	469e      	mov	lr, r3
 800c78e:	4770      	bx	lr

0800c790 <_fini>:
 800c790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c792:	bf00      	nop
 800c794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c796:	bc08      	pop	{r3}
 800c798:	469e      	mov	lr, r3
 800c79a:	4770      	bx	lr
