--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf UCF.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock i_clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
o_7segment<1>|        10.002(R)|      SLOW  |         3.928(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_7segment<2>|        10.213(R)|      SLOW  |         4.157(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_7segment<4>|        10.111(R)|      SLOW  |         4.115(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_7segment<5>|         9.766(R)|      SLOW  |         3.909(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_enable<0>  |        11.040(R)|      SLOW  |         4.660(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_enable<1>  |        11.113(R)|      SLOW  |         4.621(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_enable<2>  |        11.532(R)|      SLOW  |         4.824(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_enable<3>  |        11.360(R)|      SLOW  |         4.756(R)|      FAST  |i_clk_BUFGP       |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    3.447|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Mar 21 04:21:45 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4570 MB



