
---------- Begin Simulation Statistics ----------
final_tick                                52163726000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 519412                       # Simulator instruction rate (inst/s)
host_mem_usage                                8561408                       # Number of bytes of host memory used
host_op_rate                                   800968                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.48                       # Real time elapsed on the host
host_tick_rate                             3870587993                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000000                       # Number of instructions simulated
sim_ops                                      10794583                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.052164                       # Number of seconds simulated
sim_ticks                                 52163726000                       # Number of ticks simulated
system.cpu.Branches                            799734                       # Number of branches fetched
system.cpu.committedInsts                     7000000                       # Number of instructions committed
system.cpu.committedOps                      10794583                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1998708                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            44                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1167838                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1072                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     9242973                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            84                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         52163726                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   52163726                       # Number of busy cycles
system.cpu.num_cc_register_reads              6042247                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             5943722                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       500969                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 282128                       # Number of float alu accesses
system.cpu.num_fp_insts                        282128                       # number of float instructions
system.cpu.num_fp_register_reads               282208                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               15563                       # number of times the floating registers were written
system.cpu.num_func_calls                      278630                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              10772039                       # Number of integer alu accesses
system.cpu.num_int_insts                     10772039                       # number of integer instructions
system.cpu.num_int_register_reads            24478217                       # number of times the integer registers were read
system.cpu.num_int_register_writes            8799120                       # number of times the integer registers were written
system.cpu.num_load_insts                     1998682                       # Number of load instructions
system.cpu.num_mem_refs                       3166518                       # number of memory refs
system.cpu.num_store_insts                    1167836                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  6917      0.06%      0.06% # Class of executed instruction
system.cpu.op_class::IntAlu                   7609551     70.49%     70.55% # Class of executed instruction
system.cpu.op_class::IntMult                       10      0.00%     70.55% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.00%     70.56% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3232      0.03%     70.59% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                      842      0.01%     70.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                      302      0.00%     70.60% # Class of executed instruction
system.cpu.op_class::SimdMisc                    2185      0.02%     70.62% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.62% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.62% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.62% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.62% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.62% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.62% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.62% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.62% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.62% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                3678      0.03%     70.65% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.65% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.65% # Class of executed instruction
system.cpu.op_class::SimdFloatMult               1839      0.02%     70.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     70.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     70.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     70.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     70.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     70.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     70.67% # Class of executed instruction
system.cpu.op_class::MemRead                  1993098     18.46%     89.13% # Class of executed instruction
system.cpu.op_class::MemWrite                  903400      8.37%     97.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                5584      0.05%     97.55% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             264436      2.45%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   10795111                       # Class of executed instruction
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests        89189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops         4435                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         179257                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops             4435                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        24221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         61947                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1489                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26051                       # Transaction distribution
system.membus.trans_dist::CleanEvict              494                       # Transaction distribution
system.membus.trans_dist::ReadExReq             33913                       # Transaction distribution
system.membus.trans_dist::ReadExResp            33913                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1489                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        97349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        97349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  97349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      3932992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      3932992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3932992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35402                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35402    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35402                       # Request fanout histogram
system.membus.reqLayer0.occupancy           166151000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy          187195500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  52163726000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          9199777                       # number of demand (read+write) hits
system.icache.demand_hits::total              9199777                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         9199777                       # number of overall hits
system.icache.overall_hits::total             9199777                       # number of overall hits
system.icache.demand_misses::.cpu.inst          43196                       # number of demand (read+write) misses
system.icache.demand_misses::total              43196                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         43196                       # number of overall misses
system.icache.overall_misses::total             43196                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   1676768000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   1676768000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   1676768000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   1676768000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      9242973                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          9242973                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      9242973                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         9242973                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.004673                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.004673                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.004673                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.004673                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 38817.668303                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 38817.668303                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 38817.668303                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 38817.668303                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        43196                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         43196                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        43196                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        43196                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   1590376000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   1590376000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   1590376000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   1590376000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.004673                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.004673                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.004673                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.004673                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 36817.668303                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 36817.668303                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 36817.668303                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 36817.668303                       # average overall mshr miss latency
system.icache.replacements                      42811                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         9199777                       # number of ReadReq hits
system.icache.ReadReq_hits::total             9199777                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         43196                       # number of ReadReq misses
system.icache.ReadReq_misses::total             43196                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   1676768000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   1676768000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      9242973                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         9242973                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.004673                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.004673                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 38817.668303                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 38817.668303                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        43196                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        43196                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   1590376000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   1590376000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004673                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.004673                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36817.668303                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 36817.668303                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  52163726000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               377.537522                       # Cycle average of tags in use
system.icache.tags.total_refs                 9242973                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 43196                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                213.977521                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   377.537522                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.737378                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.737378                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               9286169                       # Number of tag accesses
system.icache.tags.data_accesses              9286169                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52163726000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  52163726000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           50304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2215424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2265728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        50304                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          50304                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      1667264                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          1667264                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              786                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            34616                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                35402                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         26051                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               26051                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             964348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           42470586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               43434934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        964348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            964348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        31962134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              31962134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        31962134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            964348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          42470586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              75397068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     24005.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       786.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     34616.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.040320406250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          1332                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          1332                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               110250                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               22647                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        35402                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       26051                       # Number of write requests accepted
system.mem_ctrl.readBursts                      35402                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     26051                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                   2046                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2258                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2348                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2336                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2339                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2411                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2229                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               2074                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2077                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2161                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2096                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              2157                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2110                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2295                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1432                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               1642                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               1631                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               1680                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               1601                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               1536                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               1511                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               1495                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               1408                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               1415                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              1439                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1415                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1446                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1420                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1430                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1475                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.71                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     867164000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   177010000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               1530951500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      24494.77                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 43244.77                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     29593                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    21268                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  83.59                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 88.60                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  35402                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 26051                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    35399                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    1333                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    1333                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    1333                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    1333                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    1333                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    1333                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    1333                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    1333                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    1333                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    1333                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    1333                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    1333                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    1333                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    1333                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    1332                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    1332                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    1332                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    1332                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         8517                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     446.189034                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    320.607332                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    315.550221                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           850      9.98%      9.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         2195     25.77%     35.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          836      9.82%     45.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          665      7.81%     53.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          613      7.20%     60.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         2098     24.63%     85.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           47      0.55%     85.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           68      0.80%     86.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         1145     13.44%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          8517                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         1332                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       26.556306                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      18.582306                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     222.846321                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255           1328     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            1      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            1      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1535            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7936-8191            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           1332                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         1332                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              1332    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           1332                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 2265728                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  1534464                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2265728                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               1667264                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         43.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         29.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      43.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      31.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.57                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.34                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.23                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    52030873000                       # Total gap between requests
system.mem_ctrl.avgGap                      846677.51                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        50304                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2215424                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      1534464                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 964348.290610988974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 42470585.785992354155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 29416303.582301616669                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          786                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        34616                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        26051                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     23875750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   1507075750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 955814715500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30376.27                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     43536.97                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  36690135.33                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     85.61                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              28331520                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              15058560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            122293920                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            59758560                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      4117473360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        6891781080                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       14227265760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         25461962760                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         488.116258                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  36912181750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1741740000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  13509804250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              32479860                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              17263455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            130476360                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            65396160                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      4117473360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        7766702010                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       13490490240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         25620281445                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         491.151292                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  34988982500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1741740000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  15433003500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  52163726000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           42394                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           12009                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               54403                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          42394                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          12009                       # number of overall hits
system.l2cache.overall_hits::total              54403                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           802                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         34863                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             35665                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          802                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        34863                       # number of overall misses
system.l2cache.overall_misses::total            35665                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    570506000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  25596809000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  26167315000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    570506000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  25596809000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  26167315000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        43196                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        46872                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           90068                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        43196                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        46872                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          90068                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.018567                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.743792                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.395979                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.018567                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.743792                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.395979                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 711354.114713                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 734211.312853                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 733697.322305                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 711354.114713                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 734211.312853                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 733697.322305                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          33376                       # number of writebacks
system.l2cache.writebacks::total                33376                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          802                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        34863                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        35665                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          802                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        34863                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        35665                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    554466000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  24899549000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  25454015000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    554466000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  24899549000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  25454015000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.018567                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.743792                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.395979                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.018567                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.743792                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.395979                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 691354.114713                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 714211.312853                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 713697.322305                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 691354.114713                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 714211.312853                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 713697.322305                       # average overall mshr miss latency
system.l2cache.replacements                     36277                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        45769                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        45769                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        45769                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        45769                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          626                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          626                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data           15                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              15                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data            3                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             3                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_accesses::.cpu.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total           18                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.166667                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_misses::.cpu.data            3                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data       216000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total       216000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        72000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        72000                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         1590                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1590                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        33925                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          33925                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  25064808000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  25064808000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        35515                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        35515                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.955230                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.955230                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 738830.007369                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 738830.007369                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        33925                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        33925                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  24386308000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  24386308000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.955230                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.955230                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 718830.007369                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 718830.007369                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        42394                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        10419                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        52813                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          802                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          938                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1740                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    570506000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    532001000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1102507000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        43196                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        11357                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        54553                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.018567                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.082592                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.031896                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 711354.114713                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 567165.245203                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 633624.712644                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          802                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          938                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1740                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    554466000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    513241000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1067707000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.018567                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.082592                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.031896                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 691354.114713                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 547165.245203                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 613624.712644                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  52163726000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1006.358056                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 178627                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                37301                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.788799                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    93.022968                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    22.713752                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   890.621336                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.090843                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.022181                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.869747                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.982772                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          929                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               216557                       # Number of tag accesses
system.l2cache.tags.data_accesses              216557                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52163726000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst               15                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data              241                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                  256                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst              15                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data             241                       # number of overall hits
system.l3Dram.overall_hits::total                 256                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst            787                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          34622                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              35409                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst           787                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         34622                       # number of overall misses
system.l3Dram.overall_misses::total             35409                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst    536859000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data  24155135000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  24691994000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst    536859000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data  24155135000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  24691994000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst          802                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        34863                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            35665                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst          802                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        34863                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           35665                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.981297                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.993087                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.992822                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.981297                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.993087                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.992822                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 682158.831004                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 697681.676391                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 697336.665819                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 682158.831004                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 697681.676391                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 697336.665819                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks           30114                       # number of writebacks
system.l3Dram.writebacks::total                 30114                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst          787                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        34622                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         35409                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst          787                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        34622                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        35409                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst    496722000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data  22389413000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  22886135000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst    496722000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data  22389413000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  22886135000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.981297                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.993087                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.992822                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.981297                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.993087                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.992822                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 631158.831004                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 646681.676391                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 646336.665819                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 631158.831004                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 646681.676391                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 646336.665819                       # average overall mshr miss latency
system.l3Dram.replacements                      31672                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        33376                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        33376                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        33376                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        33376                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks          179                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total          179                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data            3                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total                3                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.ReadExReq_hits::.cpu.data            12                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                12                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data        33913                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total           33913                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data  23673271000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total  23673271000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        33925                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         33925                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.999646                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.999646                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 698058.885973                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 698058.885973                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data        33913                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total        33913                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data  21943708000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total  21943708000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.999646                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.999646                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 647058.885973                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 647058.885973                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst           15                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data          229                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total           244                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst          787                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data          709                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total         1496                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst    536859000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    481864000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   1018723000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst          802                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data          938                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total         1740                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.981297                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.755864                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.859770                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 682158.831004                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 679638.928068                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 680964.572193                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst          787                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data          709                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total         1496                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst    496722000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    445705000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total    942427000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.981297                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.755864                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.859770                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 631158.831004                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 628638.928068                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 629964.572193                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  52163726000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3905.563191                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   69685                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 35768                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.948250                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks    81.641240                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst    49.030022                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  3774.891930                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.019932                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.011970                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.921604                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.953507                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         4002                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                105632                       # Number of tag accesses
system.l3Dram.tags.data_accesses               105632                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52163726000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          3118906                       # number of demand (read+write) hits
system.dcache.demand_hits::total              3118906                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         3118907                       # number of overall hits
system.dcache.overall_hits::total             3118907                       # number of overall hits
system.dcache.demand_misses::.cpu.data          46672                       # number of demand (read+write) misses
system.dcache.demand_misses::total              46672                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         47111                       # number of overall misses
system.dcache.overall_misses::total             47111                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  25850209000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  25850209000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  25850209000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  25850209000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      3165578                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          3165578                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      3166018                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         3166018                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.014744                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.014744                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.014880                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.014880                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 553869.750600                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 553869.750600                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 548708.560633                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 548708.560633                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           45769                       # number of writebacks
system.dcache.writebacks::total                 45769                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data          221                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total             221                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data          221                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total            221                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        46451                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         46451                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        46890                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        46890                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  25674108000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  25674108000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  25991415000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  25991415000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.014674                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.014674                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.014810                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.014810                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 552713.784418                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 552713.784418                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 554306.142035                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 554306.142035                       # average overall mshr miss latency
system.dcache.replacements                      46360                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1987350                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1987350                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         10918                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             10918                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    490088000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    490088000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1998268                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1998268                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.005464                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.005464                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 44888.074739                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 44888.074739                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        10918                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        10918                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    468252000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    468252000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005464                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.005464                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42888.074739                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 42888.074739                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        1131556                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            1131556                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        35754                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            35754                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data  25360121000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total  25360121000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1167310                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1167310                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.030629                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.030629                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 709294.652347                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 709294.652347                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data          221                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total           221                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data        35533                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        35533                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data  25205856000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total  25205856000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030440                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.030440                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 709364.703234                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 709364.703234                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data             1                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                 1                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          439                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             439                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data          440                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total           440                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.997727                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.997727                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          439                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          439                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    317307000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    317307000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.997727                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.997727                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 722794.988610                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 722794.988610                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  52163726000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               504.371326                       # Cycle average of tags in use
system.dcache.tags.total_refs                 3165797                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 46872                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 67.541325                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   504.371326                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.985100                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.985100                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::4          331                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               3212890                       # Number of tag accesses
system.dcache.tags.data_accesses              3212890                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52163726000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst            1                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total              7                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst            1                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data            6                       # number of overall hits
system.DynamicCache.overall_hits::total             7                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst          786                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        34616                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        35402                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst          786                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        34616                       # number of overall misses
system.DynamicCache.overall_misses::total        35402                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    456455000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data  20622911000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  21079366000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    456455000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data  20622911000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  21079366000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst          787                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        34622                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        35409                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst          787                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        34622                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        35409                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.998729                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.999827                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.999802                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.998729                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.999827                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.999802                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 580731.552163                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 595762.393113                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 595428.676346                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 580731.552163                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 595762.393113                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 595428.676346                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks        26051                       # number of writebacks
system.DynamicCache.writebacks::total           26051                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst          786                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        34616                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        35402                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst          786                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        34616                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        35402                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    354275000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data  16122831000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  16477106000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    354275000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data  16122831000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  16477106000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.998729                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.999827                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.999802                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.998729                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.999827                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.999802                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 450731.552163                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 465762.393113                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 465428.676346                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 450731.552163                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 465762.393113                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 465428.676346                       # average overall mshr miss latency
system.DynamicCache.replacements                57312                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks        30114                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total        30114                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks        30114                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total        30114                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks          474                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total          474                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_misses::.cpu.data        33913                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total        33913                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data  20214145000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total  20214145000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data        33913                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total        33913                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 596058.885973                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 596058.885973                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data        33913                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total        33913                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data  15805455000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total  15805455000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 466058.885973                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 466058.885973                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst            1                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data            6                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total            7                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst          786                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          703                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         1489                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    456455000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    408766000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total    865221000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst          787                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data          709                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total         1496                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.998729                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.991537                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.995321                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 580731.552163                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 581459.459459                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 581075.218267                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst          786                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          703                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         1489                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    354275000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    317376000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total    671651000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.998729                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.991537                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.995321                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 450731.552163                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 451459.459459                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 451075.218267                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  52163726000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        6858.404147                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             65552                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           65504                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.000733                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  3587.106183                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst    57.996123                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  3213.301841                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.875758                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.014159                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.784498                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     1.674415                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         8082                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            2                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses          131530                       # Number of tag accesses
system.DynamicCache.tags.data_accesses         131530                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52163726000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               54553                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty        135310                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             68664                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq                18                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp               18                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              35515                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             35515                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          54553                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       140140                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       129203                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  269343                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      5929024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      2764544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  8693568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            114803                       # Total snoops (count)
system.l2bar.snoopTraffic                     5730624                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             204889                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.021651                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.145541                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   200453     97.83%     97.83% # Request fanout histogram
system.l2bar.snoop_fanout::1                     4436      2.17%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               204889                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            270795000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           129588000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           140634000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  52163726000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  52163726000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  52163726000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  52163726000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
