Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Mon Sep 22 11:53:28 2025

Top Model           : UDP_Example_Top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 96.35%
Constraint File     : D:/University/AL_Proj/anlu/anlu/source_code/constraints/UDP.sdc;
Confidence          : Routed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -7.232ns, STNS: -294.949ns
	HWNS: 0.054ns, HTNS: 0.000ns
	Period Check WNS: 3.366ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      150.015          522   u_clk/pll_inst.clkc[0]
           clk1:       62.500          139   u_PLL_HDMI_CLK/pll_inst.clkc[0]
           clk2:       50.000           64   clk_in
           clk3:      312.500           36   u_PLL_HDMI_CLK/pll_inst.clkc[1]
           clk4:      150.015            1   u_clk/pll_inst.clkc[2]
           clk5:      125.000            0   phy1_rgmii_rx_clk
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      3.333                 6.666         150.015                21.130          47.326           -7.232   -232.976            0.054      0.000            0.326              522                5             no       no
       clk1           local            0.000      8.000                16.000          62.500                14.648          68.269            0.113      0.000            0.174      0.000            0.138              139                7             no       no
       clk2           local            0.000     10.000                20.000          50.000                 7.237         138.179           12.763      0.000            0.254      0.000            0.480               64                6             no       no
       clk3           local            0.000      1.600                 3.200         312.500                 2.198         454.959            1.002      0.000            0.244      0.000            0.480               36                1             no       no
       clk4           local            3.333      0.000                 6.666         150.015                10.878          91.929           -2.106    -61.973            3.334      0.000            0.000                1                1             no       no
       clk5           local            0.000      4.000                 8.000         125.000                 8.000         125.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     5.920ns
Fmax           :     168.919MHz

Statistics:
Max            : SWNS      0.746ns, STNS      0.000ns,         0 Viol Endpoints,      1091 Total Endpoints,      2201 Paths Analyzed
Min            : HWNS      0.054ns, HTNS      0.000ns,         0 Viol Endpoints,      1091 Total Endpoints,      2201 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.746ns
Begin Point         : u2_ram/u2_wrrd/app_wr_en_sft_reg[4]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/sdr_t_reg_syn_56.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.568ns (cell 0.918ns (16%), net 4.650ns (84%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_en_sft_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y027z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/app_wr_en_sft_reg[4]_syn_4.q[0]
net (fo=2)                              0.749          2.764          net: u2_ram/u2_wrrd/app_wr_en_sft[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u2_ram/u2_wrrd/app_wr_en_sft_reg[7]_syn_4.d[0]
LUT2                x021y026z1          0.205    r     2.969       1  pin: u2_ram/u2_wrrd/app_wr_en_sft_reg[7]_syn_4.f[0]
net (fo=2)                              0.468          3.437          net: u2_ram/u2_wrrd/rw_vld_n4,  NOFILE(0)
                                                                      pin: u2_ram/u2_wrrd/cas_reg_syn_8.a[0]
LUT5                x019y024z2          0.424    f     3.861       2  pin: u2_ram/u2_wrrd/cas_reg_syn_8.f[0]
net (fo=13)                             3.433          7.294          net: u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_56.mi[0]
reg                 x039y056z0          0.143    r     7.437          net: u2_ram/u2_wrrd/sdr_t_dup_10,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.437               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_56.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.052          8.183               
--------------------------------------------------------------------  ---------------
Required                                               8.183               
--------------------------------------------------------------------  ---------------
Slack                                                  0.746               

Slack               : 0.765ns
Begin Point         : app_fdma_inst/mux20_syn_258.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/state_reg[0]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.621ns (cell 2.768ns (49%), net 2.853ns (51%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=5 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_258.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x012y022z0          0.146    r     2.015          pin: app_fdma_inst/mux20_syn_258.q[0]
net (fo=6)                              0.761          2.776          net: app_fdma_inst/rburst_len[0],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(148)
                                                                      pin: app_fdma_inst/mux20_syn_237.a[1]
LUT5                x012y019z3          0.424    f     3.200       1  pin: app_fdma_inst/mux20_syn_237.f[1]
net (fo=3)                              0.470          3.670          net: app_fdma_inst/mux20_syn_163,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_252.a[0]
LUT5                x013y020z3          0.424    f     4.094       2  pin: app_fdma_inst/mux20_syn_252.f[0]
net (fo=1)                              0.456          4.550          net: app_fdma_inst/mux20_syn_169,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_230.a[0]
LUT5                x013y020z2          0.424    f     4.974       3  pin: app_fdma_inst/mux20_syn_230.f[0]
net (fo=3)                              0.594          5.568          net: app_fdma_inst/mux20_syn_180,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_247.a[1]
LUT5                x014y020z1          0.618    f     6.186       4  pin: app_fdma_inst/mux20_syn_247.fx[0]
net (fo=2)                              0.572          6.758          net: app_fdma_inst/mux20_syn_204,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/state_reg[0]_syn_4.a[1]
LUT5 (reg)          x017y020z1          0.732    f     7.490       5  net: app_fdma_inst/state_reg_syn_1[0],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(210)
--------------------------------------------------------------------  ---------------
Arrival                                                7.490               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/state_reg[0]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.765               

Slack               : 0.905ns
Begin Point         : uidbuf_inst/FDMA_READ$R_addr_reg[10]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : uidbuf_inst/FDMA_READ$R_addr_reg[16]_syn_4.ce (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.481ns (cell 1.735ns (31%), net 3.746ns (69%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT3=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uidbuf_inst/FDMA_READ$R_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y025z1          0.146    r     2.015          pin: uidbuf_inst/FDMA_READ$R_addr_reg[10]_syn_4.q[1]
net (fo=7)                              0.489          2.504          net: uidbuf_inst/fdma_raddr[10],  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(84)
                                                                      pin: uidbuf_inst/FDMA_READ$R_MS_b1[1]_syn_15.a[1]
LUT3                x017y025z1          0.408    f     2.912       1  pin: uidbuf_inst/FDMA_READ$R_MS_b1[1]_syn_15.f[1]
net (fo=3)                              0.964          3.876          net: uidbuf_inst/add2_syn_35,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(391)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[6]_syn_4.d[1]
LUT3                x015y027z3          0.262    r     4.138       2  pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[6]_syn_4.f[1]
net (fo=4)                              0.456          4.594          net: uidbuf_inst/add2_syn_43,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(391)
                                                                      pin: uidbuf_inst/FDMA_READ$R_MS_b1[1]_syn_13.a[0]
LUT5                x015y027z2          0.424    f     5.018       3  pin: uidbuf_inst/FDMA_READ$R_MS_b1[1]_syn_13.f[0]
net (fo=3)                              0.515          5.533          net: uidbuf_inst/FDMA_READ$R_MS_b1[1]_syn_8,  NOFILE(0)
                                                                      pin: uidbuf_inst/mux30_syn_190.a[0]
LUT4                x017y028z1          0.408    f     5.941       4  pin: uidbuf_inst/mux30_syn_190.f[0]
net (fo=9)                              1.322          7.263          net: uidbuf_inst/mux30_syn_164,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(353)
                                                                      pin: uidbuf_inst/FDMA_READ$R_addr_reg[16]_syn_4.ce
reg                 x014y027z2          0.087    r     7.350               
--------------------------------------------------------------------  ---------------
Arrival                                                7.350               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uidbuf_inst/FDMA_READ$R_addr_reg[16]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.905               

Slack               : 1.068ns
Begin Point         : uidbuf_inst/FDMA_READ$R_addr_reg[10]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : uidbuf_inst/FDMA_READ$R_addr_reg[17]_syn_4.ce (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.318ns (cell 1.735ns (32%), net 3.583ns (68%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT3=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uidbuf_inst/FDMA_READ$R_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y025z1          0.146    r     2.015          pin: uidbuf_inst/FDMA_READ$R_addr_reg[10]_syn_4.q[1]
net (fo=7)                              0.489          2.504          net: uidbuf_inst/fdma_raddr[10],  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(84)
                                                                      pin: uidbuf_inst/FDMA_READ$R_MS_b1[1]_syn_15.a[1]
LUT3                x017y025z1          0.408    f     2.912       1  pin: uidbuf_inst/FDMA_READ$R_MS_b1[1]_syn_15.f[1]
net (fo=3)                              0.964          3.876          net: uidbuf_inst/add2_syn_35,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(391)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[6]_syn_4.d[1]
LUT3                x015y027z3          0.262    r     4.138       2  pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[6]_syn_4.f[1]
net (fo=4)                              0.456          4.594          net: uidbuf_inst/add2_syn_43,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(391)
                                                                      pin: uidbuf_inst/FDMA_READ$R_MS_b1[1]_syn_13.a[0]
LUT5                x015y027z2          0.424    f     5.018       3  pin: uidbuf_inst/FDMA_READ$R_MS_b1[1]_syn_13.f[0]
net (fo=3)                              0.515          5.533          net: uidbuf_inst/FDMA_READ$R_MS_b1[1]_syn_8,  NOFILE(0)
                                                                      pin: uidbuf_inst/mux30_syn_190.a[0]
LUT4                x017y028z1          0.408    f     5.941       4  pin: uidbuf_inst/mux30_syn_190.f[0]
net (fo=9)                              1.159          7.100          net: uidbuf_inst/mux30_syn_164,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(353)
                                                                      pin: uidbuf_inst/FDMA_READ$R_addr_reg[17]_syn_4.ce
reg                 x014y026z3          0.087    r     7.187               
--------------------------------------------------------------------  ---------------
Arrival                                                7.187               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uidbuf_inst/FDMA_READ$R_addr_reg[17]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  1.068               

Slack               : 1.074ns
Begin Point         : app_fdma_inst/wburst_len_reg[3]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/wr_en_reg_syn_8.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.312ns (cell 2.412ns (45%), net 2.900ns (55%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=1  LUT3=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/wburst_len_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x018y018z0          0.146    r     2.015          pin: app_fdma_inst/wburst_len_reg[3]_syn_4.q[0]
net (fo=4)                              0.602          2.617          net: app_fdma_inst/wburst_len[0],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(84)
                                                                      pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[23]_syn_4.d[0]
LUT3                x018y017z3          0.262    r     2.879       1  pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[23]_syn_4.f[0]
net (fo=4)                              0.468          3.347          net: app_fdma_inst/mux20_syn_133,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[18]_syn_4.a[1]
LUT4                x017y019z2          0.424    f     3.771       2  pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[18]_syn_4.f[1]
net (fo=2)                              0.738          4.509          net: app_fdma_inst/mux20_syn_137,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.a[1]
LUT5                x017y019z3          0.424    f     4.933       3  pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.f[1]
net (fo=1)                              0.738          5.671          net: app_fdma_inst/mux20_syn_139,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.a[0]
LUT5                x017y019z3          0.424    f     6.095       4  pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.f[0]
net (fo=5)                              0.354          6.449          net: app_fdma_inst/mux20_syn_157,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/wr_en_reg_syn_8.a[1]
LUT5 (reg)          x017y020z0          0.732    f     7.181       5  net: app_fdma_inst/fdma_wvalid,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(45)
--------------------------------------------------------------------  ---------------
Arrival                                                7.181               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/wr_en_reg_syn_8.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  1.074               

Slack               : 1.231ns
Begin Point         : uidbuf_inst/FDMA_READ$R_addr_reg[10]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : uidbuf_inst/FDMA_READ$R_addr_reg[14]_syn_4.ce (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.155ns (cell 1.735ns (33%), net 3.420ns (67%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT3=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uidbuf_inst/FDMA_READ$R_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y025z1          0.146    r     2.015          pin: uidbuf_inst/FDMA_READ$R_addr_reg[10]_syn_4.q[1]
net (fo=7)                              0.489          2.504          net: uidbuf_inst/fdma_raddr[10],  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(84)
                                                                      pin: uidbuf_inst/FDMA_READ$R_MS_b1[1]_syn_15.a[1]
LUT3                x017y025z1          0.408    f     2.912       1  pin: uidbuf_inst/FDMA_READ$R_MS_b1[1]_syn_15.f[1]
net (fo=3)                              0.964          3.876          net: uidbuf_inst/add2_syn_35,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(391)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[6]_syn_4.d[1]
LUT3                x015y027z3          0.262    r     4.138       2  pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[6]_syn_4.f[1]
net (fo=4)                              0.456          4.594          net: uidbuf_inst/add2_syn_43,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(391)
                                                                      pin: uidbuf_inst/FDMA_READ$R_MS_b1[1]_syn_13.a[0]
LUT5                x015y027z2          0.424    f     5.018       3  pin: uidbuf_inst/FDMA_READ$R_MS_b1[1]_syn_13.f[0]
net (fo=3)                              0.515          5.533          net: uidbuf_inst/FDMA_READ$R_MS_b1[1]_syn_8,  NOFILE(0)
                                                                      pin: uidbuf_inst/mux30_syn_190.a[0]
LUT4                x017y028z1          0.408    f     5.941       4  pin: uidbuf_inst/mux30_syn_190.f[0]
net (fo=9)                              0.996          6.937          net: uidbuf_inst/mux30_syn_164,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(353)
                                                                      pin: uidbuf_inst/FDMA_READ$R_addr_reg[14]_syn_4.ce
reg                 x015y025z2          0.087    r     7.024               
--------------------------------------------------------------------  ---------------
Arrival                                                7.024               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uidbuf_inst/FDMA_READ$R_addr_reg[14]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  1.231               

Slack               : 1.264ns
Begin Point         : app_fdma_inst/wburst_len_reg[3]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/state_reg[3]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.122ns (cell 2.222ns (43%), net 2.900ns (57%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=2  LUT4=2  LUT3=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/wburst_len_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x018y018z0          0.146    r     2.015          pin: app_fdma_inst/wburst_len_reg[3]_syn_4.q[0]
net (fo=4)                              0.602          2.617          net: app_fdma_inst/wburst_len[0],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(84)
                                                                      pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[23]_syn_4.d[0]
LUT3                x018y017z3          0.262    r     2.879       1  pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[23]_syn_4.f[0]
net (fo=4)                              0.468          3.347          net: app_fdma_inst/mux20_syn_133,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[18]_syn_4.a[1]
LUT4                x017y019z2          0.424    f     3.771       2  pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[18]_syn_4.f[1]
net (fo=2)                              0.738          4.509          net: app_fdma_inst/mux20_syn_137,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.a[1]
LUT5                x017y019z3          0.424    f     4.933       3  pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.f[1]
net (fo=1)                              0.738          5.671          net: app_fdma_inst/mux20_syn_139,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.a[0]
LUT5                x017y019z3          0.424    f     6.095       4  pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.f[0]
net (fo=5)                              0.354          6.449          net: app_fdma_inst/mux20_syn_157,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/state_reg[3]_syn_4.a[0]
LUT4 (reg)          x017y020z2          0.542    f     6.991       5  net: app_fdma_inst/state_reg_syn_1[3],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(210)
--------------------------------------------------------------------  ---------------
Arrival                                                6.991               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/state_reg[3]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  1.264               

Slack               : 1.399ns
Begin Point         : u2_ram/u2_wrrd/app_wr_en_sft_reg[4]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/sdr_t_reg_syn_54.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.915ns (cell 0.918ns (18%), net 3.997ns (82%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_en_sft_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y027z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/app_wr_en_sft_reg[4]_syn_4.q[0]
net (fo=2)                              0.749          2.764          net: u2_ram/u2_wrrd/app_wr_en_sft[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u2_ram/u2_wrrd/app_wr_en_sft_reg[7]_syn_4.d[0]
LUT2                x021y026z1          0.205    r     2.969       1  pin: u2_ram/u2_wrrd/app_wr_en_sft_reg[7]_syn_4.f[0]
net (fo=2)                              0.468          3.437          net: u2_ram/u2_wrrd/rw_vld_n4,  NOFILE(0)
                                                                      pin: u2_ram/u2_wrrd/cas_reg_syn_8.a[0]
LUT5                x019y024z2          0.424    f     3.861       2  pin: u2_ram/u2_wrrd/cas_reg_syn_8.f[0]
net (fo=13)                             2.780          6.641          net: u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_54.mi[0]
reg                 x039y048z2          0.143    r     6.784          net: u2_ram/u2_wrrd/sdr_t_dup_11,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.784               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_54.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.052          8.183               
--------------------------------------------------------------------  ---------------
Required                                               8.183               
--------------------------------------------------------------------  ---------------
Slack                                                  1.399               

Slack               : 1.436ns
Begin Point         : u2_ram/u2_wrrd/app_wr_en_sft_reg[4]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/sdr_t_reg_syn_51.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.878ns (cell 0.918ns (18%), net 3.960ns (82%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_en_sft_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y027z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/app_wr_en_sft_reg[4]_syn_4.q[0]
net (fo=2)                              0.749          2.764          net: u2_ram/u2_wrrd/app_wr_en_sft[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u2_ram/u2_wrrd/app_wr_en_sft_reg[7]_syn_4.d[0]
LUT2                x021y026z1          0.205    r     2.969       1  pin: u2_ram/u2_wrrd/app_wr_en_sft_reg[7]_syn_4.f[0]
net (fo=2)                              0.468          3.437          net: u2_ram/u2_wrrd/rw_vld_n4,  NOFILE(0)
                                                                      pin: u2_ram/u2_wrrd/cas_reg_syn_8.a[0]
LUT5                x019y024z2          0.424    f     3.861       2  pin: u2_ram/u2_wrrd/cas_reg_syn_8.f[0]
net (fo=13)                             2.743          6.604          net: u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_51.mi[0]
reg                 x039y044z0          0.143    r     6.747          net: u2_ram/u2_wrrd/sdr_t_dup_14,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.747               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_51.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.052          8.183               
--------------------------------------------------------------------  ---------------
Required                                               8.183               
--------------------------------------------------------------------  ---------------
Slack                                                  1.436               

Slack               : 1.443ns
Begin Point         : app_fdma_inst/mux20_syn_258.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rd_en_reg_syn_8.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.943ns (cell 2.355ns (47%), net 2.588ns (53%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=4  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_258.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x012y022z0          0.146    r     2.015          pin: app_fdma_inst/mux20_syn_258.q[0]
net (fo=6)                              0.761          2.776          net: app_fdma_inst/rburst_len[0],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(148)
                                                                      pin: app_fdma_inst/mux20_syn_237.a[1]
LUT5                x012y019z3          0.424    f     3.200       1  pin: app_fdma_inst/mux20_syn_237.f[1]
net (fo=3)                              0.470          3.670          net: app_fdma_inst/mux20_syn_163,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_252.a[0]
LUT5                x013y020z3          0.424    f     4.094       2  pin: app_fdma_inst/mux20_syn_252.f[0]
net (fo=1)                              0.456          4.550          net: app_fdma_inst/mux20_syn_169,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_230.a[0]
LUT5                x013y020z2          0.424    f     4.974       3  pin: app_fdma_inst/mux20_syn_230.f[0]
net (fo=3)                              0.307          5.281          net: app_fdma_inst/mux20_syn_180,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_254.d[1]
LUT2                x014y020z0          0.205    r     5.486       4  pin: app_fdma_inst/mux20_syn_254.f[1]
net (fo=3)                              0.594          6.080          net: app_fdma_inst/mux20_syn_189,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/rd_en_reg_syn_8.a[1]
LUT5 (reg)          x014y021z0          0.732    f     6.812       5  net: app_fdma_inst/r_next,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(145)
--------------------------------------------------------------------  ---------------
Arrival                                                6.812               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rd_en_reg_syn_8.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  1.443               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM             6.666             3.300             3.366   uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_2.clkw
    ERAM             6.666             3.300             3.366   uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.clkw

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.054ns
Begin Point         : u2_ram/u2_wrrd/sdr_op_over_reg_syn_5.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/app_rd_addr_reg[8]_syn_3.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.452ns (cell 0.196ns (43%), net 0.256ns (57%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 57
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_op_over_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y022z0          0.109    f     1.443          pin: u2_ram/u2_wrrd/sdr_op_over_reg_syn_5.q[0]
net (fo=57)                             0.256          1.699          net: app_fdma_inst/sdr_init_done_dup_29,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/app_rd_addr_reg[8]_syn_3.sr
reg                 x019y022z3          0.087    r     1.786               
--------------------------------------------------------------------  ---------------
Arrival                                                1.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/app_rd_addr_reg[8]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.054               

Slack               : 0.054ns
Begin Point         : app_fdma_inst/mux20_syn_230.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rburst_cnt_reg[13]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.452ns (cell 0.196ns (43%), net 0.256ns (57%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 31
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_230.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x013y020z2          0.109    f     1.443          pin: app_fdma_inst/mux20_syn_230.q[0]
net (fo=31)                             0.256          1.699          net: app_fdma_inst/sdr_init_done_dup_27,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/rburst_cnt_reg[13]_syn_4.sr
reg                 x011y020z2          0.087    r     1.786               
--------------------------------------------------------------------  ---------------
Arrival                                                1.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rburst_cnt_reg[13]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.054               

Slack               : 0.054ns
Begin Point         : app_fdma_inst/mux20_syn_230.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rburst_len_reg[7]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.452ns (cell 0.196ns (43%), net 0.256ns (57%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 31
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_230.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x013y020z2          0.109    f     1.443          pin: app_fdma_inst/mux20_syn_230.q[0]
net (fo=31)                             0.256          1.699          net: app_fdma_inst/sdr_init_done_dup_27,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/rburst_len_reg[7]_syn_4.sr
reg                 x011y020z3          0.087    r     1.786               
--------------------------------------------------------------------  ---------------
Arrival                                                1.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rburst_len_reg[7]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.054               

Slack               : 0.054ns
Begin Point         : u2_ram/u2_wrrd/sdr_op_over_reg_syn_5.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rd_addr_reg[3]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.452ns (cell 0.196ns (43%), net 0.256ns (57%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 57
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_op_over_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y022z0          0.109    f     1.443          pin: u2_ram/u2_wrrd/sdr_op_over_reg_syn_5.q[0]
net (fo=57)                             0.256          1.699          net: app_fdma_inst/sdr_init_done_dup_29,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/rd_addr_reg[3]_syn_4.sr
reg                 x019y022z2          0.087    r     1.786               
--------------------------------------------------------------------  ---------------
Arrival                                                1.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rd_addr_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.054               

Slack               : 0.062ns
Begin Point         : app_fdma_inst/mux20_syn_230.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/fdma_rleft_cnt_reg[6]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.444ns (cell 0.196ns (44%), net 0.248ns (56%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 31
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_230.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x013y020z2          0.109    f     1.443          pin: app_fdma_inst/mux20_syn_230.q[0]
net (fo=31)                             0.248          1.691          net: app_fdma_inst/sdr_init_done_dup_27,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/fdma_rleft_cnt_reg[6]_syn_4.sr
reg                 x013y022z2          0.087    r     1.778               
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/fdma_rleft_cnt_reg[6]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.062               

Slack               : 0.062ns
Begin Point         : u2_ram/u2_wrrd/sdr_op_over_reg_syn_5.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rd_addr_reg[18]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.444ns (cell 0.196ns (44%), net 0.248ns (56%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 57
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_op_over_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y022z0          0.109    f     1.443          pin: u2_ram/u2_wrrd/sdr_op_over_reg_syn_5.q[0]
net (fo=57)                             0.248          1.691          net: app_fdma_inst/sdr_init_done_dup_29,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/rd_addr_reg[18]_syn_4.sr
reg                 x017y023z3          0.087    r     1.778               
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rd_addr_reg[18]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.062               

Slack               : 0.062ns
Begin Point         : u2_ram/u2_wrrd/sdr_op_over_reg_syn_5.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/state_reg[3]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.444ns (cell 0.196ns (44%), net 0.248ns (56%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 57
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_op_over_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y022z0          0.109    f     1.443          pin: u2_ram/u2_wrrd/sdr_op_over_reg_syn_5.q[0]
net (fo=57)                             0.248          1.691          net: app_fdma_inst/sdr_init_done_dup_29,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/state_reg[3]_syn_4.sr
reg                 x017y020z2          0.087    r     1.778               
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/state_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.062               

Slack               : 0.070ns
Begin Point         : app_fdma_inst/mux20_syn_230.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rburst_cnt_reg[8]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.452ns (cell 0.196ns (43%), net 0.256ns (57%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 31
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_230.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x013y020z2          0.109    f     1.443          pin: app_fdma_inst/mux20_syn_230.q[0]
net (fo=31)                             0.256          1.699          net: app_fdma_inst/sdr_init_done_dup_27,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/rburst_cnt_reg[8]_syn_4.sr
reg                 x013y019z2          0.087    r     1.786               
--------------------------------------------------------------------  ---------------
Arrival                                                1.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rburst_cnt_reg[8]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.070               

Slack               : 0.132ns
Begin Point         : u_uicfg5640/wr_data_b1[31]_syn_30.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.rst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.527ns (cell 0.109ns (20%), net 0.418ns (80%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_30.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y038z3          0.109    f     1.443          pin: u_uicfg5640/wr_data_b1[31]_syn_30.q[0]
net (fo=4)                              0.418          1.861          net: uidbuf_inst/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(406)
                                                                      pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.rst
FIFO (reg)          x024y036            0.000    f     1.861               
--------------------------------------------------------------------  ---------------
Arrival                                                1.861               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.088          1.729               
--------------------------------------------------------------------  ---------------
Required                                               1.729               
--------------------------------------------------------------------  ---------------
Slack                                                  0.132               

Slack               : 0.154ns
Begin Point         : u2_ram/u2_wrrd/Sdr_rd_en_reg_syn_5.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.we (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.562ns (cell 0.109ns (19%), net 0.453ns (81%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/Sdr_rd_en_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y034z2          0.109    f     1.443          pin: u2_ram/u2_wrrd/Sdr_rd_en_reg_syn_5.q[1]
net (fo=2)                              0.453          1.896          net: uidbuf_inst/fdma_rvalid,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(89)
                                                                      pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.we
FIFO (reg)          x024y036            0.000    f     1.896               
--------------------------------------------------------------------  ---------------
Arrival                                                1.896               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.025          1.742               
--------------------------------------------------------------------  ---------------
Required                                               1.742               
--------------------------------------------------------------------  ---------------
Slack                                                  0.154               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     7.925ns
Fmax           :     126.183MHz

Statistics:
Max            : SWNS      8.075ns, STNS      0.000ns,         0 Viol Endpoints,       287 Total Endpoints,      1566 Paths Analyzed
Min            : HWNS      0.174ns, HTNS      0.000ns,         0 Viol Endpoints,       287 Total Endpoints,      1566 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 8.075ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.a[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.573ns (cell 2.230ns (29%), net 5.343ns (71%))
Clock Skew          : 0.136ns
Logic Level         : 6 ( LUT5=2  LUT3=2  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y041z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.q[0]
net (fo=3)                              0.635          2.650          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.c[1]
LUT3                x026y042z2          0.348    f     2.998       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.f[1]
net (fo=4)                              0.456          3.454          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.d[1]
LUT5                x026y042z3          0.262    r     3.716       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.f[1]
net (fo=4)                              0.738          4.454          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_6,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.a[0]
LUT5                x026y042z3          0.424    f     4.878       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.f[0]
net (fo=1)                              0.738          5.616          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_9,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_39.d[0]
LUT2                x027y043z3          0.262    r     5.878       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_39.f[0]
net (fo=6)                              1.095          6.973          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_12,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.d[0]
LUT3                x029y040z2          0.262    r     7.235       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.f[0]
net (fo=9)                              1.681          8.916          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_b1[8]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.a[0]
LUT4 (reg)          x034y032z1          0.526    f     9.442       6  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.442               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.045          1.681          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  8.075               

Slack               : 8.075ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.573ns (cell 2.230ns (29%), net 5.343ns (71%))
Clock Skew          : 0.136ns
Logic Level         : 6 ( LUT5=2  LUT3=2  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y041z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.q[0]
net (fo=3)                              0.635          2.650          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.c[1]
LUT3                x026y042z2          0.348    f     2.998       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.f[1]
net (fo=4)                              0.456          3.454          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.d[1]
LUT5                x026y042z3          0.262    r     3.716       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.f[1]
net (fo=4)                              0.738          4.454          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_6,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.a[0]
LUT5                x026y042z3          0.424    f     4.878       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.f[0]
net (fo=1)                              0.738          5.616          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_9,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_39.d[0]
LUT2                x027y043z3          0.262    r     5.878       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_39.f[0]
net (fo=6)                              1.095          6.973          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_12,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.d[0]
LUT3                x029y040z2          0.262    r     7.235       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.f[0]
net (fo=9)                              1.681          8.916          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_b1[8]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.a[1]
LUT4 (reg)          x034y032z1          0.526    f     9.442       6  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.442               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.045          1.681          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  8.075               

Slack               : 8.204ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.a[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.516ns (cell 2.246ns (29%), net 5.270ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  LUT3=2  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y041z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.q[0]
net (fo=3)                              0.635          2.650          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.c[1]
LUT3                x026y042z2          0.348    f     2.998       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.f[1]
net (fo=4)                              0.456          3.454          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.d[1]
LUT5                x026y042z3          0.262    r     3.716       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.f[1]
net (fo=4)                              0.738          4.454          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_6,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.a[0]
LUT5                x026y042z3          0.424    f     4.878       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.f[0]
net (fo=1)                              0.738          5.616          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_9,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_39.d[0]
LUT2                x027y043z3          0.262    r     5.878       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_39.f[0]
net (fo=6)                              1.095          6.973          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_12,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.d[0]
LUT3                x029y040z2          0.262    r     7.235       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.f[0]
net (fo=9)                              1.608          8.843          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_b1[8]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.a[0]
LUT4 (reg)          x033y036z3          0.542    f     9.385       6  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.385               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.045          1.681          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.124         17.589               
--------------------------------------------------------------------  ---------------
Required                                              17.589               
--------------------------------------------------------------------  ---------------
Slack                                                  8.204               

Slack               : 8.204ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.516ns (cell 2.246ns (29%), net 5.270ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  LUT3=2  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y041z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.q[0]
net (fo=3)                              0.635          2.650          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.c[1]
LUT3                x026y042z2          0.348    f     2.998       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.f[1]
net (fo=4)                              0.456          3.454          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.d[1]
LUT5                x026y042z3          0.262    r     3.716       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.f[1]
net (fo=4)                              0.738          4.454          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_6,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.a[0]
LUT5                x026y042z3          0.424    f     4.878       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.f[0]
net (fo=1)                              0.738          5.616          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_9,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_39.d[0]
LUT2                x027y043z3          0.262    r     5.878       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_39.f[0]
net (fo=6)                              1.095          6.973          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_12,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.d[0]
LUT3                x029y040z2          0.262    r     7.235       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.f[0]
net (fo=9)                              1.608          8.843          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_b1[8]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.a[1]
LUT4 (reg)          x033y036z3          0.542    f     9.385       6  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.385               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.045          1.681          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.124         17.589               
--------------------------------------------------------------------  ---------------
Required                                              17.589               
--------------------------------------------------------------------  ---------------
Slack                                                  8.204               

Slack               : 8.205ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[4]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.515ns (cell 3.022ns (40%), net 4.493ns (60%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT5=5  LUT3=1  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y041z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.q[0]
net (fo=3)                              0.635          2.650          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.c[1]
LUT3                x026y042z2          0.348    f     2.998       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.f[1]
net (fo=4)                              0.456          3.454          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.d[1]
LUT5                x026y042z3          0.262    r     3.716       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.f[1]
net (fo=4)                              0.738          4.454          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_6,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.a[0]
LUT5                x026y042z3          0.424    f     4.878       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.f[0]
net (fo=1)                              0.738          5.616          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_9,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_39.d[0]
LUT2                x027y043z3          0.262    r     5.878       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_39.f[0]
net (fo=6)                              0.594          6.472          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_12,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_34.a[1]
LUT5                x026y043z3          0.424    f     6.896       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_34.f[1]
net (fo=1)                              0.738          7.634          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_18,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_34.a[0]
LUT5                x026y043z3          0.424    f     8.058       6  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_34.f[0]
net (fo=2)                              0.594          8.652          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_20,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[4]_syn_4.a[1]
LUT5 (reg)          x027y043z1          0.732    f     9.384       7  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.384               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.045          1.681          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[4]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.124         17.589               
--------------------------------------------------------------------  ---------------
Required                                              17.589               
--------------------------------------------------------------------  ---------------
Slack                                                  8.205               

Slack               : 8.239ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.a[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.409ns (cell 2.230ns (30%), net 5.179ns (70%))
Clock Skew          : 0.136ns
Logic Level         : 6 ( LUT5=2  LUT3=2  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y041z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.q[0]
net (fo=3)                              0.635          2.650          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.c[1]
LUT3                x026y042z2          0.348    f     2.998       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.f[1]
net (fo=4)                              0.456          3.454          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.d[1]
LUT5                x026y042z3          0.262    r     3.716       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.f[1]
net (fo=4)                              0.738          4.454          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_6,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.a[0]
LUT5                x026y042z3          0.424    f     4.878       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.f[0]
net (fo=1)                              0.738          5.616          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_9,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_39.d[0]
LUT2                x027y043z3          0.262    r     5.878       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_39.f[0]
net (fo=6)                              1.095          6.973          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_12,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.d[0]
LUT3                x029y040z2          0.262    r     7.235       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.f[0]
net (fo=9)                              1.517          8.752          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_b1[8]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.a[0]
LUT4 (reg)          x034y034z1          0.526    f     9.278       6  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.278               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.045          1.681          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  8.239               

Slack               : 8.239ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.409ns (cell 2.230ns (30%), net 5.179ns (70%))
Clock Skew          : 0.136ns
Logic Level         : 6 ( LUT5=2  LUT3=2  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y041z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.q[0]
net (fo=3)                              0.635          2.650          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.c[1]
LUT3                x026y042z2          0.348    f     2.998       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.f[1]
net (fo=4)                              0.456          3.454          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.d[1]
LUT5                x026y042z3          0.262    r     3.716       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.f[1]
net (fo=4)                              0.738          4.454          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_6,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.a[0]
LUT5                x026y042z3          0.424    f     4.878       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_5.f[0]
net (fo=1)                              0.738          5.616          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_9,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_39.d[0]
LUT2                x027y043z3          0.262    r     5.878       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_39.f[0]
net (fo=6)                              1.095          6.973          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_12,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.d[0]
LUT3                x029y040z2          0.262    r     7.235       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.f[0]
net (fo=9)                              1.517          8.752          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_b1[8]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.a[1]
LUT4 (reg)          x034y034z1          0.526    f     9.278       6  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.278               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.045          1.681          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.052         17.517               
--------------------------------------------------------------------  ---------------
Required                                              17.517               
--------------------------------------------------------------------  ---------------
Slack                                                  8.239               

Slack               : 8.375ns
Begin Point         : uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.345ns (cell 5.159ns (70%), net 2.186ns (30%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y036            3.960    f     5.829          pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.dob[8]
net (fo=3)                              0.838          6.667          net: data_888[13],  ../../../../source_code/rtl/UDP_Example_Top.v(436)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[9]_syn_4.d[0]
LUT3                x025y041z3          0.262    r     6.929       1  pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[9]_syn_4.f[0]
net (fo=2)                              0.593          7.522          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_10.d[1]
LUT4                x025y041z1          0.205    r     7.727       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_10.f[1]
net (fo=6)                              0.755          8.482          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_4,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.a[1]
LUT5 (reg)          x026y043z0          0.732    f     9.214       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.214               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.045          1.681          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.124         17.589               
--------------------------------------------------------------------  ---------------
Required                                              17.589               
--------------------------------------------------------------------  ---------------
Slack                                                  8.375               

Slack               : 8.392ns
Begin Point         : uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.328ns (cell 5.159ns (70%), net 2.169ns (30%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y036            3.960    f     5.829          pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.dob[8]
net (fo=3)                              0.838          6.667          net: data_888[13],  ../../../../source_code/rtl/UDP_Example_Top.v(436)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[9]_syn_4.d[0]
LUT3                x025y041z3          0.262    r     6.929       1  pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[9]_syn_4.f[0]
net (fo=2)                              0.593          7.522          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_10.d[1]
LUT4                x025y041z1          0.205    r     7.727       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_10.f[1]
net (fo=6)                              0.738          8.465          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_4,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]_syn_4.a[1]
LUT5 (reg)          x026y042z1          0.732    f     9.197       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.197               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.045          1.681          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.124         17.589               
--------------------------------------------------------------------  ---------------
Required                                              17.589               
--------------------------------------------------------------------  ---------------
Slack                                                  8.392               

Slack               : 8.394ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_9.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.354ns (cell 2.477ns (33%), net 4.877ns (67%))
Clock Skew          : 0.036ns
Logic Level         : 7 ( LUT3=4  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_9.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y041z3          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_9.q[0]
net (fo=5)                              0.623          2.638          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[0],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]_syn_4.a[1]
LUT5                x026y043z1          0.618    f     3.256       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]_syn_4.fx[0]
net (fo=12)                             1.301          4.557          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_24.d[1]
LUT3                x031y039z3          0.262    r     4.819       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_24.f[1]
net (fo=2)                              0.790          5.609          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_6,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[5]_syn_4.d[1]
LUT3                x029y042z2          0.262    r     5.871       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[5]_syn_4.f[1]
net (fo=1)                              0.307          6.178          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[5],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_30.d[0]
LUT3                x029y043z0          0.205    r     6.383       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_30.f[0]
net (fo=3)                              0.456          6.839          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_9,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]_syn_4.a[0]
LUT4                x028y045z0          0.408    f     7.247       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]_syn_4.f[0]
net (fo=2)                              0.456          7.703          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]_syn_4.d[0]
LUT3                x028y045z2          0.262    r     7.965       6  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]_syn_4.f[0]
net (fo=2)                              0.944          8.909          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub0_syn_28,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.d[1]
LUT2 (reg)          x028y045z1          0.314    r     9.223       7  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.223               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.045          1.681          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.clk
capture edge                           16.000    r    17.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         17.565               
clock uncertainty                      -0.100         17.465               
clock pessimism                         0.152         17.617               
--------------------------------------------------------------------  ---------------
Required                                              17.617               
--------------------------------------------------------------------  ---------------
Slack                                                  8.394               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM            16.000             3.300            12.700   uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
    ERAM            16.000             3.300            12.700   uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.174ns
Begin Point         : u_uitpg/r_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.dia[6] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.519ns (cell 0.109ns (21%), net 0.410ns (79%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( FIFO=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: u_uitpg/r_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x011y042z1          0.109    f     1.443          pin: u_uitpg/r_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.410          1.853          net: uidbuf_inst/W_data_i[15],  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(61)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.dia[6]
FIFO (reg)          x008y036            0.000    f     1.853       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.853               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.130          1.467          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.174               

Slack               : 0.175ns
Begin Point         : u_uitpg/b_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dia[4] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.520ns (cell 0.109ns (20%), net 0.411ns (80%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( FIFO=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: u_uitpg/b_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x010y043z2          0.109    f     1.443          pin: u_uitpg/b_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.411          1.854          net: uidbuf_inst/W_data_i[4],  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(61)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dia[4]
FIFO (reg)          x008y036            0.000    f     1.854       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.854               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.130          1.467          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.175               

Slack               : 0.320ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_14.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_14.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y046z3          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_14.q[0]
net (fo=1)                              0.322          1.765          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]_syn_4.mi[0]
reg                 x028y045z2          0.095    f     1.860          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.130          1.467          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.320               

Slack               : 0.339ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y041z2          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]_syn_4.q[0]
net (fo=4)                              0.341          1.784          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[4],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.mi[0]
reg                 x029y040z2          0.095    f     1.879          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[4],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.130          1.467          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.339               

Slack               : 0.363ns
Begin Point         : uivtc_inst/rst_cnt_reg[1]_syn_9.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/rst_cnt_reg[0]_syn_9.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.428ns (79%), net 0.111ns (21%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uivtc_inst/rst_cnt_reg[1]_syn_9.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y055z2          0.109    f     1.443          pin: uivtc_inst/rst_cnt_reg[1]_syn_9.q[0]
net (fo=2)                              0.111          1.554          net: uivtc_inst/rst_cnt[1],  ../../../../source_code/rtl/uivtc/uivtc.v(57)
                                                                      pin: uivtc_inst/rst_cnt_reg[0]_syn_9.b[0]
LUT4 (reg)          x020y055z0          0.319    r     1.873       1  net: uivtc_inst/rst_sync,  ../../../../source_code/rtl/uivtc/uivtc.v(58)
--------------------------------------------------------------------  ---------------
Arrival                                                1.873               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.130          1.467          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uivtc_inst/rst_cnt_reg[0]_syn_9.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.363               

Slack               : 0.369ns
Begin Point         : u_uitpg/dis_mode_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_uitpg/dis_mode_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.428ns (78%), net 0.117ns (22%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: u_uitpg/dis_mode_reg[0]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x014y050z2          0.109    f     1.443          pin: u_uitpg/dis_mode_reg[0]_syn_4.q[0]
net (fo=4)                              0.117          1.560          net: u_uitpg/dis_mode[1],  ../../../../source_code/rtl/uitpg/uitpg.v(18)
                                                                      pin: u_uitpg/dis_mode_reg[2]_syn_4.b[0]
LUT4 (reg)          x014y050z0          0.319    r     1.879       1  net: u_uitpg/dis_mode[3],  ../../../../source_code/rtl/uitpg/uitpg.v(18)
--------------------------------------------------------------------  ---------------
Arrival                                                1.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.130          1.467          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: u_uitpg/dis_mode_reg[2]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               

Slack               : 0.369ns
Begin Point         : u_uitpg/dis_mode_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_uitpg/dis_mode_reg[2]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.428ns (78%), net 0.117ns (22%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: u_uitpg/dis_mode_reg[0]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x014y050z2          0.109    f     1.443          pin: u_uitpg/dis_mode_reg[0]_syn_4.q[0]
net (fo=4)                              0.117          1.560          net: u_uitpg/dis_mode[1],  ../../../../source_code/rtl/uitpg/uitpg.v(18)
                                                                      pin: u_uitpg/dis_mode_reg[2]_syn_4.b[1]
LUT3 (reg)          x014y050z0          0.319    r     1.879       1  net: u_uitpg/dis_mode[2],  ../../../../source_code/rtl/uitpg/uitpg.v(18)
--------------------------------------------------------------------  ---------------
Arrival                                                1.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.130          1.467          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: u_uitpg/dis_mode_reg[2]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               

Slack               : 0.369ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.c[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.575ns (cell 0.350ns (60%), net 0.225ns (40%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z2          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_3.q[0]
net (fo=7)                              0.225          1.668          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.c[0]
LUT3 (reg)          x028y045z1          0.241    f     1.909       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.909               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.130          1.467          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               

Slack               : 0.371ns
Begin Point         : uivtc_inst/hcnt_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/hcnt_b4[10]_syn_11.c[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.547ns (cell 0.430ns (78%), net 0.117ns (22%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uivtc_inst/hcnt_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y056z0          0.109    f     1.443          pin: uivtc_inst/hcnt_reg[1]_syn_4.q[0]
net (fo=3)                              0.117          1.560          net: uivtc_inst/hcnt[2],  ../../../../source_code/rtl/uivtc/uivtc.v(55)
                                                                      pin: uivtc_inst/hcnt_b4[10]_syn_11.c[0]
LUT4 (reg)          x027y056z2          0.321    r     1.881       1  net: uivtc_inst/hcnt[3],  ../../../../source_code/rtl/uivtc/uivtc.v(55)
--------------------------------------------------------------------  ---------------
Arrival                                                1.881               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.130          1.467          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uivtc_inst/hcnt_b4[10]_syn_11.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.371               

Slack               : 0.371ns
Begin Point         : uivtc_inst/rst_cnt_reg[0]_syn_9.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/rst_cnt_reg[1]_syn_9.c[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.547ns (cell 0.430ns (78%), net 0.117ns (22%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uivtc_inst/rst_cnt_reg[0]_syn_9.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y055z0          0.109    f     1.443          pin: uivtc_inst/rst_cnt_reg[0]_syn_9.q[0]
net (fo=9)                              0.117          1.560          net: uivtc_inst/rst_sync,  ../../../../source_code/rtl/uivtc/uivtc.v(58)
                                                                      pin: uivtc_inst/rst_cnt_reg[1]_syn_9.c[0]
LUT4 (reg)          x020y055z2          0.321    r     1.881       1  net: uivtc_inst/rst_cnt[1],  ../../../../source_code/rtl/uivtc/uivtc.v(57)
--------------------------------------------------------------------  ---------------
Arrival                                                1.881               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.130          1.467          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uivtc_inst/rst_cnt_reg[1]_syn_9.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.371               


----------------------------------------------------------------------------------------------------
Path Group     :     clk_in -> clk_in
Type           :     Self
From Clock     :     clk_in
To Clock       :     clk_in
Min Period     :     7.237ns
Fmax           :     138.179MHz

Statistics:
Max            : SWNS     12.763ns, STNS      0.000ns,         0 Viol Endpoints,       162 Total Endpoints,       612 Paths Analyzed
Min            : HWNS      0.254ns, HTNS      0.000ns,         0 Viol Endpoints,       162 Total Endpoints,       612 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 12.763ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[20]_syn_45.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.957ns (cell 1.839ns (26%), net 5.118ns (74%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT3=1 )
Max Fanout          : 54
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_18.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y033z2          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_18.q[0]
net (fo=54)                             1.572          5.440          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3]_dup_32,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_68.d[1]
LUT4                x013y029z1          0.205    r     5.645       1  pin: u_uicfg5640/wr_data_b1[17]_syn_68.f[1]
net (fo=6)                              0.532          6.177          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_34.b[1]
LUT4                x017y029z1          0.333    f     6.510       2  pin: u_uicfg5640/wr_data_b1[10]_syn_34.f[1]
net (fo=10)                             2.078          8.588          net: u_uicfg5640/wr_data_b1[10]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_29.a[1]
LUT5                x020y035z2          0.424    f     9.012       3  pin: u_uicfg5640/wr_data_b1[19]_syn_29.f[1]
net (fo=1)                              0.468          9.480          net: u_uicfg5640/ui5640reg_inst/sel0_syn_200[11],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: uidbuf_inst/FDMA_READ$fdma_rareq_r_reg_syn_13.d[0]
LUT3                x020y031z1          0.205    r     9.685       4  pin: uidbuf_inst/FDMA_READ$fdma_rareq_r_reg_syn_13.f[0]
net (fo=1)                              0.468         10.153          net: u_uicfg5640/wr_data_b1[19]_syn_12,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_45.a[0]
LUT4 (reg)          x020y035z1          0.526    f    10.679       5  net: u_uicfg5640/wr_data[19],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.679               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_45.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 12.763               

Slack               : 12.846ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[18]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.874ns (cell 2.133ns (31%), net 4.741ns (69%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=2  LUT5=1  LUT2=1  LUT1=1 )
Max Fanout          : 54
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_18.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y033z2          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_18.q[0]
net (fo=54)                             1.572          5.440          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3]_dup_32,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_68.d[1]
LUT4                x013y029z1          0.205    r     5.645       1  pin: u_uicfg5640/wr_data_b1[17]_syn_68.f[1]
net (fo=6)                              0.622          6.267          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_59.a[1]
LUT2                x014y032z2          0.424    f     6.691       2  pin: u_uicfg5640/wr_data_b1[17]_syn_59.f[1]
net (fo=1)                              0.672          7.363          net: u_uicfg5640/wr_data_b1[17]_syn_9,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_61.a[1]
LUT1                x017y031z0          0.408    f     7.771       3  pin: u_uicfg5640/wr_data_b1[17]_syn_61.f[1]
net (fo=6)                              1.566          9.337          net: u_uicfg5640/wr_data_b1[17]_syn_15,  NOFILE(0)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_12.a[1]
LUT5                x021y036z3          0.424    f     9.761       4  pin: u_uicfg5640/REG_INDEX_reg[1]_syn_12.f[1]
net (fo=1)                              0.309         10.070          net: u_uicfg5640/wr_data_b1[18]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[18]_syn_4.a[1]
LUT4 (reg)          x021y035z0          0.526    f    10.596       5  net: u_uicfg5640/wr_data[18],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[18]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 12.846               

Slack               : 12.938ns
Begin Point         : u_uicfg5640/wr_data_b1[24]_syn_43.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[24]_syn_34.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.782ns (cell 1.722ns (25%), net 5.060ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT5=3  LUT2=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_43.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z1          0.146    r     3.868          pin: u_uicfg5640/wr_data_b1[24]_syn_43.q[0]
net (fo=29)                             1.979          5.847          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[7],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_59.c[0]
LUT2                x014y032z2          0.348    f     6.195       1  pin: u_uicfg5640/wr_data_b1[17]_syn_59.f[0]
net (fo=16)                             1.893          8.088          net: u_uicfg5640/wr_data_b1[8]_syn_9,  NOFILE(0)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_1d_reg[12]_syn_4.d[0]
LUT5                x022y030z3          0.262    r     8.350       2  pin: u2_ram/u2_wrrd/app_wr_addr_1d_reg[12]_syn_4.f[0]
net (fo=1)                              0.594          8.944          net: u_uicfg5640/wr_data_b1[29]_syn_6,  NOFILE(0)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[9]_syn_4.a[0]
LUT5                x021y030z3          0.424    f     9.368       3  pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[9]_syn_4.f[0]
net (fo=1)                              0.594          9.962          net: u_uicfg5640/wr_data_b1[29]_syn_12,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_34.a[0]
LUT5 (reg)          x021y032z3          0.542    f    10.504       4  net: u_uicfg5640/wr_data[29],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.504               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_34.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 12.938               

Slack               : 13.252ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[8]_syn_64.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.511ns (cell 2.338ns (35%), net 4.173ns (65%))
Clock Skew          : 0.021ns
Logic Level         : 6 ( LUT4=3  LUT3=1  LUT2=1  LUT1=1 )
Max Fanout          : 54
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_18.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y033z2          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_18.q[0]
net (fo=54)                             1.572          5.440          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3]_dup_32,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_68.d[1]
LUT4                x013y029z1          0.205    r     5.645       1  pin: u_uicfg5640/wr_data_b1[17]_syn_68.f[1]
net (fo=6)                              0.622          6.267          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_59.a[1]
LUT2                x014y032z2          0.424    f     6.691       2  pin: u_uicfg5640/wr_data_b1[17]_syn_59.f[1]
net (fo=1)                              0.672          7.363          net: u_uicfg5640/wr_data_b1[17]_syn_9,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_61.a[1]
LUT1                x017y031z0          0.408    f     7.771       3  pin: u_uicfg5640/wr_data_b1[17]_syn_61.f[1]
net (fo=6)                              0.689          8.460          net: u_uicfg5640/wr_data_b1[17]_syn_15,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_53.a[0]
LUT4                x014y032z1          0.408    f     8.868       4  pin: u_uicfg5640/wr_data_b1[30]_syn_53.f[0]
net (fo=1)                              0.309          9.177          net: u_uicfg5640/wr_data_b1[17]_syn_21,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_76.d[0]
LUT3                x014y033z0          0.205    r     9.382       5  pin: u_uicfg5640/wr_data_b1[17]_syn_76.f[0]
net (fo=1)                              0.309          9.691          net: u_uicfg5640/wr_data_b1[17]_syn_25,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_64.a[0]
LUT4 (reg)          x015y033z3          0.542    f    10.233       6  net: u_uicfg5640/wr_data[17],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.233               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_64.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.355         23.485               
--------------------------------------------------------------------  ---------------
Required                                              23.485               
--------------------------------------------------------------------  ---------------
Slack                                                 13.252               

Slack               : 13.443ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_10.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[26]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.277ns (cell 2.074ns (33%), net 4.203ns (67%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT5=4 )
Max Fanout          : 101
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_10.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x018y032z2          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_10.q[1]
net (fo=101)                            2.277          6.145          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_7,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u2_ram/u2_wrrd/app_wr_en_sft_reg[3]_syn_4.c[0]
LUT5                x025y027z3          0.348    f     6.493       1  pin: u2_ram/u2_wrrd/app_wr_en_sft_reg[3]_syn_4.f[0]
net (fo=1)                              0.468          6.961          net: u_uicfg5640/wr_data_b1[26]_syn_8,  NOFILE(0)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_4d_reg[8]_syn_4.a[1]
LUT5                x026y028z2          0.424    f     7.385       2  pin: u2_ram/u2_wrrd/app_rd_addr_4d_reg[8]_syn_4.f[1]
net (fo=1)                              0.738          8.123          net: u_uicfg5640/wr_data_b1[26]_syn_12,  NOFILE(0)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_3d_reg[8]_syn_4.a[1]
LUT5                x025y029z2          0.424    f     8.547       3  pin: u2_ram/u2_wrrd/app_rd_addr_3d_reg[8]_syn_4.f[1]
net (fo=2)                              0.720          9.267          net: u_uicfg5640/wr_data_b1[26]_syn_18,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[26]_syn_4.a[1]
LUT5 (reg)          x022y033z0          0.732    f     9.999       4  net: u_uicfg5640/wr_data[26],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.999               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[26]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.443               

Slack               : 13.455ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[25]_syn_4.b[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.265ns (cell 2.081ns (33%), net 4.184ns (67%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 54
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_18.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y033z2          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_18.q[0]
net (fo=54)                             1.572          5.440          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3]_dup_32,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_68.d[1]
LUT4                x013y029z1          0.205    r     5.645       1  pin: u_uicfg5640/wr_data_b1[17]_syn_68.f[1]
net (fo=6)                              0.532          6.177          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_34.b[1]
LUT4                x017y029z1          0.333    f     6.510       2  pin: u_uicfg5640/wr_data_b1[10]_syn_34.f[1]
net (fo=10)                             1.425          7.935          net: u_uicfg5640/wr_data_b1[10]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_26.a[1]
LUT5                x021y032z2          0.424    f     8.359       3  pin: u_uicfg5640/wr_data_b1[31]_syn_26.f[1]
net (fo=1)                              0.307          8.666          net: u_uicfg5640/wr_data_b1[31]_syn_5,  NOFILE(0)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[9]_syn_4.a[1]
LUT5                x021y030z3          0.424    f     9.090       4  pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[9]_syn_4.f[1]
net (fo=1)                              0.348          9.438          net: u_uicfg5640/wr_data_b1[31]_syn_15,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[25]_syn_4.b[0]
LUT5 (reg)          x021y033z3          0.549    f     9.987       5  net: u_uicfg5640/wr_data[31],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.987               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[25]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.455               

Slack               : 13.666ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[20]_syn_4.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.982ns (cell 1.854ns (30%), net 4.128ns (70%))
Clock Skew          : 0.136ns
Logic Level         : 5 ( LUT4=4  LUT5=1 )
Max Fanout          : 54
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_18.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y033z2          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_18.q[0]
net (fo=54)                             1.572          5.440          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3]_dup_32,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_68.d[1]
LUT4                x013y029z1          0.205    r     5.645       1  pin: u_uicfg5640/wr_data_b1[17]_syn_68.f[1]
net (fo=6)                              0.468          6.113          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_43.c[1]
LUT4                x013y032z3          0.348    f     6.461       2  pin: u_uicfg5640/wr_data_b1[20]_syn_43.f[1]
net (fo=3)                              1.325          7.786          net: u_uicfg5640/wr_data_b1[20]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_29.a[0]
LUT5                x020y035z2          0.424    f     8.210       3  pin: u_uicfg5640/wr_data_b1[19]_syn_29.f[0]
net (fo=1)                              0.456          8.666          net: u_uicfg5640/wr_data_b1[20]_syn_7,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_45.d[1]
LUT4                x020y035z1          0.205    r     8.871       4  pin: u_uicfg5640/wr_data_b1[20]_syn_45.f[1]
net (fo=1)                              0.307          9.178          net: u_uicfg5640/wr_data_b1[20]_syn_13,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[20]_syn_4.a[0]
LUT4 (reg)          x020y037z0          0.526    f     9.704       5  net: u_uicfg5640/wr_data[20],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.704               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[20]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.240         23.370               
--------------------------------------------------------------------  ---------------
Required                                              23.370               
--------------------------------------------------------------------  ---------------
Slack                                                 13.666               

Slack               : 13.684ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_10.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[18]_syn_4.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.036ns (cell 1.852ns (30%), net 4.184ns (70%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT5=1  LUT3=1 )
Max Fanout          : 101
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_10.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x018y032z2          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_10.q[1]
net (fo=101)                            2.440          6.308          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_7,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_3d_reg[5]_syn_4.c[0]
LUT5                x026y027z3          0.348    f     6.656       1  pin: u2_ram/u2_wrrd/app_rd_addr_3d_reg[5]_syn_4.f[0]
net (fo=1)                              0.673          7.329          net: u_uicfg5640/wr_data_b1[24]_syn_4,  NOFILE(0)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_3d_reg[9]_syn_4.a[1]
LUT4                x023y029z3          0.424    f     7.753       2  pin: u2_ram/u2_wrrd/app_rd_addr_3d_reg[9]_syn_4.f[1]
net (fo=1)                              0.456          8.209          net: u_uicfg5640/wr_data_b1[24]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_47.a[1]
LUT3                x021y030z0          0.408    f     8.617       3  pin: u_uicfg5640/wr_data_b1[24]_syn_47.f[1]
net (fo=1)                              0.615          9.232          net: u_uicfg5640/ui5640reg_inst/sel0_syn_101[0],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_reg[18]_syn_4.a[0]
LUT4 (reg)          x021y035z0          0.526    f     9.758       4  net: u_uicfg5640/wr_data[24],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.758               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[18]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.684               

Slack               : 13.704ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[10]_syn_4.b[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.016ns (cell 1.657ns (27%), net 4.359ns (73%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=3  LUT5=1 )
Max Fanout          : 54
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_18.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y033z2          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_18.q[0]
net (fo=54)                             1.572          5.440          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3]_dup_32,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_68.d[1]
LUT4                x013y029z1          0.205    r     5.645       1  pin: u_uicfg5640/wr_data_b1[17]_syn_68.f[1]
net (fo=6)                              0.532          6.177          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_34.b[1]
LUT4                x017y029z1          0.333    f     6.510       2  pin: u_uicfg5640/wr_data_b1[10]_syn_34.f[1]
net (fo=10)                             1.752          8.262          net: u_uicfg5640/wr_data_b1[10]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_10.a[0]
LUT5                x021y033z2          0.424    f     8.686       3  pin: u_uicfg5640/REG_INDEX_reg[1]_syn_10.f[0]
net (fo=1)                              0.503          9.189          net: u_uicfg5640/wr_data_b1[10]_syn_9,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[10]_syn_4.b[1]
LUT4 (reg)          x018y035z2          0.549    f     9.738       4  net: u_uicfg5640/wr_data[10],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.738               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[10]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.704               

Slack               : 13.774ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[28]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.989ns (cell 2.360ns (39%), net 3.629ns (61%))
Clock Skew          : 0.021ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 54
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_18.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y033z2          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_18.q[0]
net (fo=54)                             1.572          5.440          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3]_dup_32,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_68.d[1]
LUT4                x013y029z1          0.205    r     5.645       1  pin: u_uicfg5640/wr_data_b1[17]_syn_68.f[1]
net (fo=6)                              0.470          6.115          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_42.a[1]
LUT5                x012y030z0          0.618    f     6.733       2  pin: u_uicfg5640/wr_data_b1[28]_syn_42.fx[0]
net (fo=1)                              0.625          7.358          net: u_uicfg5640/ui5640reg_inst/sel0_syn_233[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_44.a[0]
LUT4                x014y030z0          0.408    f     7.766       3  pin: u_uicfg5640/wr_data_b1[28]_syn_44.f[0]
net (fo=1)                              0.459          8.225          net: u_uicfg5640/wr_data_b1[28]_syn_15,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_44.c[1]
LUT4                x014y030z0          0.251    r     8.476       4  pin: u_uicfg5640/wr_data_b1[28]_syn_44.f[1]
net (fo=2)                              0.503          8.979          net: u_uicfg5640/wr_data_b1[28]_syn_17,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.a[1]
LUT5 (reg)          x015y033z1          0.732    f     9.711       5  net: u_uicfg5640/wr_data[28],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.711               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.355         23.485               
--------------------------------------------------------------------  ---------------
Required                                              23.485               
--------------------------------------------------------------------  ---------------
Slack                                                 13.774               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.254ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[2]_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.444ns (cell 0.196ns (44%), net 0.248ns (56%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 65
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x026y033z2          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.q[0]
net (fo=65)                             0.248          3.297          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[2]_syn_4.ce
reg                 x026y031z2          0.087    r     3.384               
--------------------------------------------------------------------  ---------------
Arrival                                                3.384               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.254               

Slack               : 0.291ns
Begin Point         : u_uicfg5640/uii2c_inst/clkdiv_reg[4]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/scl_clk_reg_syn_14.c[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.467ns (cell 0.350ns (74%), net 0.117ns (26%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[4]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x006y046z3          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/clkdiv_reg[4]_syn_4.q[0]
net (fo=5)                              0.117          3.166          net: u_uicfg5640/uii2c_inst/clkdiv[2],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
                                                                      pin: u_uicfg5640/uii2c_inst/scl_clk_reg_syn_14.c[0]
LUT4 (reg)          x006y046z1          0.241    f     3.407       1  net: u_uicfg5640/uii2c_inst/clkdiv[3],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                3.407               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/uii2c_inst/scl_clk_reg_syn_14.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.291               

Slack               : 0.371ns
Begin Point         : u_uicfg5640/wr_data_b1[17]_syn_65.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/TS_S_reg[0]_syn_7.c[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.547ns (cell 0.430ns (78%), net 0.117ns (22%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_65.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x020y038z2          0.109    f     3.049          pin: u_uicfg5640/wr_data_b1[17]_syn_65.q[0]
net (fo=3)                              0.117          3.166          net: u_uicfg5640/TS_S_reg_syn_1[3],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(60)
                                                                      pin: u_uicfg5640/TS_S_reg[0]_syn_7.c[1]
LUT4 (reg)          x020y038z3          0.321    r     3.487       1  net: u_uicfg5640/TS_S_reg_syn_1[0],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(60)
--------------------------------------------------------------------  ---------------
Arrival                                                3.487               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/TS_S_reg[0]_syn_7.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.371               

Slack               : 0.375ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[5]_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.551ns (cell 0.196ns (35%), net 0.355ns (65%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 65
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x026y033z2          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.q[0]
net (fo=65)                             0.355          3.404          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.ce
reg                 x026y033z3          0.087    r     3.491               
--------------------------------------------------------------------  ---------------
Arrival                                                3.491               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.375               

Slack               : 0.412ns
Begin Point         : u_uicfg5640/rst_cnt_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[2]_syn_4.d[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.602ns (cell 0.378ns (62%), net 0.224ns (38%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x026y030z1          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.q[0]
net (fo=5)                              0.224          3.273          net: u_uicfg5640/rst_cnt[0],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[2]_syn_4.d[1]
LUT3 (reg)          x026y031z2          0.269    f     3.542       1  net: u_uicfg5640/rst_cnt[2],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.542               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.412               

Slack               : 0.412ns
Begin Point         : u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/clkdiv_reg[4]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.602ns (cell 0.378ns (62%), net 0.224ns (38%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x006y047z2          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.q[1]
net (fo=6)                              0.224          3.273          net: u_uicfg5640/uii2c_inst/clkdiv[0],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[4]_syn_4.d[0]
LUT3 (reg)          x006y046z3          0.269    f     3.542       1  net: u_uicfg5640/uii2c_inst/clkdiv[2],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                3.542               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.412               

Slack               : 0.434ns
Begin Point         : u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.495ns (cell 0.378ns (76%), net 0.117ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x006y047z2          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.q[1]
net (fo=6)                              0.117          3.166          net: u_uicfg5640/uii2c_inst/clkdiv[0],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.d[0]
LUT2 (reg)          x006y047z2          0.269    f     3.435       1  net: u_uicfg5640/uii2c_inst/clkdiv[1],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                3.435               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.434               

Slack               : 0.434ns
Begin Point         : u_uicfg5640/uii2c_inst/clkdiv_reg[6]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/clkdiv_reg[6]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.495ns (cell 0.378ns (76%), net 0.117ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[6]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x006y046z2          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/clkdiv_reg[6]_syn_4.q[1]
net (fo=4)                              0.117          3.166          net: u_uicfg5640/uii2c_inst/clkdiv[6],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[6]_syn_4.d[0]
LUT5 (reg)          x006y046z2          0.269    f     3.435       1  net: u_uicfg5640/uii2c_inst/clkdiv[7],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                3.435               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.434               

Slack               : 0.448ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[8]_syn_14.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.638ns (cell 0.196ns (30%), net 0.442ns (70%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 65
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x026y033z2          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.q[0]
net (fo=65)                             0.442          3.491          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_14.ce
reg                 x026y031z1          0.087    r     3.578               
--------------------------------------------------------------------  ---------------
Arrival                                                3.578               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_14.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.448               

Slack               : 0.449ns
Begin Point         : u_uicfg5640/rst_cnt_reg[7]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[8]_syn_12.b[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.625ns (cell 0.514ns (82%), net 0.111ns (18%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x026y033z0          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.q[1]
net (fo=2)                              0.111          3.160          net: u_uicfg5640/rst_cnt[7],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.b[0]
LUT4 (reg)          x026y033z2          0.405    r     3.565       1  net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.565               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.449               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[1] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     2.198ns
Fmax           :     454.959MHz

Statistics:
Max            : SWNS      1.002ns, STNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        92 Paths Analyzed
Min            : HWNS      0.285ns, HTNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        92 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.002ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.775ns (cell 0.289ns (16%), net 1.486ns (84%))
Clock Skew          : 0.136ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y033z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[0]
net (fo=29)                             1.486          3.501          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.sr
reg                 x031y038z2          0.143    f     3.644               
--------------------------------------------------------------------  ---------------
Arrival                                                3.644               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          4.694               
clock uncertainty                      -0.100          4.594               
clock pessimism                         0.052          4.646               
--------------------------------------------------------------------  ---------------
Required                                               4.646               
--------------------------------------------------------------------  ---------------
Slack                                                  1.002               

Slack               : 1.148ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.700ns (cell 0.517ns (30%), net 1.183ns (70%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y033z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[0]
net (fo=29)                             1.183          3.198          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.d[0]
LUT3 (reg)          x031y036z3          0.371    r     3.569       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.569               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.052          4.717               
--------------------------------------------------------------------  ---------------
Required                                               4.717               
--------------------------------------------------------------------  ---------------
Slack                                                  1.148               

Slack               : 1.148ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.700ns (cell 0.517ns (30%), net 1.183ns (70%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y033z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[0]
net (fo=29)                             1.183          3.198          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.d[1]
LUT3 (reg)          x031y036z3          0.371    r     3.569       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.569               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.052          4.717               
--------------------------------------------------------------------  ---------------
Required                                               4.717               
--------------------------------------------------------------------  ---------------
Slack                                                  1.148               

Slack               : 1.223ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D1_N_syn_1.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.437ns (cell 0.146ns (10%), net 1.291ns (90%))
Clock Skew          : 0.379ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x038y018z3          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=2)                              1.291          3.306          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D1_N_syn_1.do[1]
PAD (reg)           x040y005            0.000    f     3.306          net: HDMI_D1_NHDMI_D1_N,  ../../../../source_code/rtl/UDP_Example_Top.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                                3.306               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.730          1.366          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D1_N_syn_1.osclk
capture edge                            3.200    r     4.566               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          4.505               
clock uncertainty                      -0.100          4.405               
clock pessimism                         0.124          4.529               
--------------------------------------------------------------------  ---------------
Required                                               4.529               
--------------------------------------------------------------------  ---------------
Slack                                                  1.223               

Slack               : 1.313ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.535ns (cell 0.460ns (29%), net 1.075ns (71%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y033z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[0]
net (fo=29)                             1.075          3.090          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.d[0]
LUT3 (reg)          x031y036z0          0.314    r     3.404       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.052          4.717               
--------------------------------------------------------------------  ---------------
Required                                               4.717               
--------------------------------------------------------------------  ---------------
Slack                                                  1.313               

Slack               : 1.313ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.535ns (cell 0.460ns (29%), net 1.075ns (71%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y033z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[0]
net (fo=29)                             1.075          3.090          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.d[1]
LUT3 (reg)          x031y036z0          0.314    r     3.404       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.052          4.717               
--------------------------------------------------------------------  ---------------
Required                                               4.717               
--------------------------------------------------------------------  ---------------
Slack                                                  1.313               

Slack               : 1.468ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.452ns (cell 0.517ns (35%), net 0.935ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y033z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[0]
net (fo=29)                             0.935          2.950          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x035y030z3          0.371    r     3.321       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.321               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.124          4.789               
--------------------------------------------------------------------  ---------------
Required                                               4.789               
--------------------------------------------------------------------  ---------------
Slack                                                  1.468               

Slack               : 1.468ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.452ns (cell 0.517ns (35%), net 0.935ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y033z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[0]
net (fo=29)                             0.935          2.950          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1]
LUT3 (reg)          x035y030z3          0.371    r     3.321       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.321               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.124          4.789               
--------------------------------------------------------------------  ---------------
Required                                               4.789               
--------------------------------------------------------------------  ---------------
Slack                                                  1.468               

Slack               : 1.490ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.430ns (cell 0.517ns (36%), net 0.913ns (64%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y033z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[0]
net (fo=29)                             0.913          2.928          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.d[0]
LUT3 (reg)          x031y035z3          0.371    r     3.299       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.299               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.124          4.789               
--------------------------------------------------------------------  ---------------
Required                                               4.789               
--------------------------------------------------------------------  ---------------
Slack                                                  1.490               

Slack               : 1.490ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.430ns (cell 0.517ns (36%), net 0.913ns (64%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.276          1.869          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y033z0          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[0]
net (fo=29)                             0.913          2.928          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.d[1]
LUT3 (reg)          x031y035z3          0.371    r     3.299       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.299               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.124          4.789               
--------------------------------------------------------------------  ---------------
Required                                               4.789               
--------------------------------------------------------------------  ---------------
Slack                                                  1.490               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.285ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7]_syn_4.c[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.461ns (cell 0.350ns (75%), net 0.111ns (25%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y034z2          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.q[1]
net (fo=1)                              0.111          1.554          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7]_syn_4.c[1]
LUT3 (reg)          x033y034z0          0.241    f     1.795       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.795               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.285               

Slack               : 0.329ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y035z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[1]
net (fo=2)                              0.331          1.774          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.mi[0]
reg                 x033y033z0          0.095    f     1.869          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.329               

Slack               : 0.350ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y035z3          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.q[0]
net (fo=1)                              0.322          1.765          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[1]
reg                 x034y035z0          0.095    f     1.860          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.368ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.558ns (cell 0.325ns (58%), net 0.233ns (42%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y033z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[0]
net (fo=29)                             0.233          1.676          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7]_syn_4.d[0]
LUT3 (reg)          x033y034z0          0.216    f     1.892       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.892               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.368               

Slack               : 0.386ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.c[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.655ns (cell 0.430ns (65%), net 0.225ns (35%))
Clock Skew          : 0.108ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y035z2          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.q[1]
net (fo=1)                              0.225          1.668          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.c[1]
LUT3 (reg)          x031y036z3          0.321    r     1.989       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.989               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.386               

Slack               : 0.441ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.631ns (cell 0.378ns (59%), net 0.253ns (41%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y033z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[0]
net (fo=29)                             0.253          1.696          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.d[0]
LUT3 (reg)          x033y034z2          0.269    f     1.965       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.965               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.441               

Slack               : 0.441ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.631ns (cell 0.378ns (59%), net 0.253ns (41%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y033z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[0]
net (fo=29)                             0.253          1.696          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.d[1]
LUT3 (reg)          x033y034z2          0.269    f     1.965       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.965               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.441               

Slack               : 0.445ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.651ns (cell 0.204ns (31%), net 0.447ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x035y032z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.q[0]
net (fo=1)                              0.447          1.890          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0]
reg                 x036y028z1          0.095    f     1.985          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.985               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.445               

Slack               : 0.445ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.651ns (cell 0.204ns (31%), net 0.447ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x035y032z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.q[1]
net (fo=1)                              0.447          1.890          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1]
reg                 x036y028z1          0.095    f     1.985          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.985               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.445               

Slack               : 0.445ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.651ns (cell 0.204ns (31%), net 0.447ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             1.938          1.334          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y033z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[1]
net (fo=1)                              0.447          1.890          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.mi[1]
reg                 x036y031z1          0.095    f     1.985          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.985               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.445               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     1.681ns
Fmax           :     594.884MHz

Statistics:
Max            : SWNS      1.519ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.244ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.519ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.444ns (cell 0.695ns (48%), net 0.749ns (52%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y033z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.q[1]
net (fo=1)                              0.749          2.764          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x034y034z3          0.549    f     3.313       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.313               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.519               

Slack               : 1.609ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.354ns (cell 0.695ns (51%), net 0.659ns (49%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y036z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.659          2.674          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x031y036z3          0.549    f     3.223       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.223               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.609               

Slack               : 1.666ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y036z3          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.602          2.617          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.b[1]
LUT3 (reg)          x033y034z2          0.549    f     3.166       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.666               

Slack               : 1.666ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y032z3          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.602          2.617          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x034y034z2          0.549    f     3.166       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.666               

Slack               : 1.666ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y032z3          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.q[1]
net (fo=1)                              0.602          2.617          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x035y032z2          0.549    f     3.166       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.666               

Slack               : 1.726ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.237ns (cell 0.695ns (56%), net 0.542ns (44%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y036z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.542          2.557          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x031y036z3          0.549    f     3.106       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.106               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.726               

Slack               : 1.726ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.237ns (cell 0.695ns (56%), net 0.542ns (44%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y036z3          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.542          2.557          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1]
LUT3 (reg)          x031y035z3          0.549    f     3.106       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.106               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.726               

Slack               : 1.730ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.233ns (cell 0.695ns (56%), net 0.538ns (44%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y036z1          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.538          2.553          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0]
LUT3 (reg)          x031y035z3          0.549    f     3.102       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.102               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.730               

Slack               : 1.756ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.207ns (cell 0.597ns (49%), net 0.610ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y037z2          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.610          2.625          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x033y037z1          0.451    f     3.076       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.076               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.756               

Slack               : 1.756ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.207ns (cell 0.597ns (49%), net 0.610ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y037z3          0.146    r     2.015          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.610          2.625          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x033y037z1          0.451    f     3.076       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.076               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.045          1.681          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     4.881               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          4.765               
clock uncertainty                      -0.100          4.665               
clock pessimism                         0.167          4.832               
--------------------------------------------------------------------  ---------------
Required                                               4.832               
--------------------------------------------------------------------  ---------------
Slack                                                  1.756               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.244ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_24.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_24.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y039z3          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_24.q[0]
net (fo=1)                              0.216          1.659          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1]
reg                 x031y038z2          0.095    f     1.754          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.253ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y037z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.q[0]
net (fo=2)                              0.225          1.668          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[0]
reg                 x034y035z1          0.095    f     1.763          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.350ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y035z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.q[1]
net (fo=1)                              0.322          1.765          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0]
reg                 x031y035z2          0.095    f     1.860          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.360ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_49.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_49.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y040z3          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_49.q[0]
net (fo=1)                              0.332          1.775          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0]
reg                 x031y038z2          0.095    f     1.870          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.870               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.400ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.576ns (cell 0.204ns (35%), net 0.372ns (65%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y037z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.q[1]
net (fo=1)                              0.372          1.815          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[1]
reg                 x033y037z0          0.095    f     1.910          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.910               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.400               

Slack               : 0.404ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.580ns (cell 0.204ns (35%), net 0.376ns (65%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y037z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.q[0]
net (fo=1)                              0.376          1.819          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[0]
reg                 x033y037z0          0.095    f     1.914          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.914               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.404               

Slack               : 0.477ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.653ns (cell 0.428ns (65%), net 0.225ns (35%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y036z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.225          1.668          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7]_syn_4.b[0]
LUT3 (reg)          x033y034z0          0.319    r     1.987       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.987               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.477               

Slack               : 0.540ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.716ns (cell 0.204ns (28%), net 0.512ns (72%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y035z0          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.q[0]
net (fo=1)                              0.512          1.955          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1]
reg                 x031y035z2          0.095    f     2.050          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.050               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.540               

Slack               : 0.563ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.739ns (cell 0.514ns (69%), net 0.225ns (31%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y033z2          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.q[0]
net (fo=1)                              0.225          1.668          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.b[0]
LUT3 (reg)          x033y034z2          0.405    r     2.073       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.073               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.563               

Slack               : 0.624ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.800ns (cell 0.428ns (53%), net 0.372ns (47%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y037z3          0.109    f     1.443          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.372          1.815          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.b[1]
LUT3 (reg)          x031y036z0          0.319    r     2.134       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.134               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=36)                             2.130          1.467          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.624               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     11.201ns
Fmax           :     89.278MHz

Statistics:
Max            : SWNS     -0.905ns, STNS     -1.552ns,         2 Viol Endpoints,         4 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      0.446ns, HTNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.905ns
Begin Point         : uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_uicfg5640/wr_data_b1[17]_syn_49.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.998ns (cell 1.199ns (60%), net 0.799ns (40%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y036            0.650    f    34.519          pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=1)                              0.799         35.318          net: uidbuf_inst/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(302)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_49.b[0]
LUT5 (reg)          x021y035z3          0.549    f    35.867       1  net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                               35.867               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_49.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.905               

Slack               : -0.647ns
Begin Point         : uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.740ns (cell 1.199ns (68%), net 0.541ns (32%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            0.650    f    34.519          pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=1)                              0.541         35.060          net: uidbuf_inst/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(126)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.b[0]
LUT5 (reg)          x009y036z2          0.549    f    35.609       1  net: uidbuf_inst/fdma_wareq,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(67)
--------------------------------------------------------------------  ---------------
Arrival                                               35.609               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.647               

Slack               : 0.180ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_21.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uidbuf_inst/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.913ns (cell 0.289ns (31%), net 0.624ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_21.clk
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
clk2q               x018y044z3          0.146    r    34.015          pin: uivtc_inst/O_vtc_vs_reg_syn_21.q[0]
net (fo=8)                              0.624         34.639          net: uidbuf_inst/W_FS_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(59)
                                                                      pin: uidbuf_inst/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.mi[0]
reg                 x017y044z1          0.143    r    34.782          net: uidbuf_inst/FDMA_READ$fs_cap_R0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               34.782               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uidbuf_inst/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                  0.180               

Slack               : 0.192ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_21.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uidbuf_inst/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r2_reg_syn_4.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.901ns (cell 0.289ns (32%), net 0.612ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.407          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.276          1.869          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_21.clk
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
clk2q               x018y044z3          0.146    r    34.015          pin: uivtc_inst/O_vtc_vs_reg_syn_21.q[0]
net (fo=8)                              0.612         34.627          net: uidbuf_inst/W_FS_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(59)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r2_reg_syn_4.mi[0]
reg                 x018y045z0          0.143    r    34.770          net: uidbuf_inst/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               34.770               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.166          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r2_reg_syn_4.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                  0.192               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.446ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_21.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uidbuf_inst/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r2_reg_syn_4.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.622ns (cell 0.204ns (32%), net 0.418ns (68%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_21.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x018y044z3          0.109    f     1.443          pin: uivtc_inst/O_vtc_vs_reg_syn_21.q[0]
net (fo=8)                              0.418          1.861          net: uidbuf_inst/W_FS_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(59)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r2_reg_syn_4.mi[0]
reg                 x018y045z0          0.095    f     1.956          net: uidbuf_inst/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                1.956               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r2_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.446               

Slack               : 0.453ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_21.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uidbuf_inst/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.629ns (cell 0.204ns (32%), net 0.425ns (68%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_21.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x018y044z3          0.109    f     1.443          pin: uivtc_inst/O_vtc_vs_reg_syn_21.q[0]
net (fo=8)                              0.425          1.868          net: uidbuf_inst/W_FS_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(59)
                                                                      pin: uidbuf_inst/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.mi[0]
reg                 x017y044z1          0.095    f     1.963          net: uidbuf_inst/FDMA_READ$fs_cap_R0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                1.963               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uidbuf_inst/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.453               

Slack               : 1.115ns
Begin Point         : uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.291ns (cell 0.925ns (71%), net 0.366ns (29%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            0.520    f     1.854          pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=1)                              0.366          2.220          net: uidbuf_inst/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(126)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.b[0]
LUT5 (reg)          x009y036z2          0.405    r     2.625       1  net: uidbuf_inst/fdma_wareq,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(67)
--------------------------------------------------------------------  ---------------
Arrival                                                2.625               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  1.115               

Slack               : 1.319ns
Begin Point         : uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_uicfg5640/wr_data_b1[17]_syn_49.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.495ns (cell 0.925ns (61%), net 0.570ns (39%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.604          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            1.938          1.334          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y036            0.520    f     1.854          pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=1)                              0.570          2.424          net: uidbuf_inst/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(302)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_49.b[0]
LUT5 (reg)          x021y035z3          0.405    r     2.829       1  net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                                2.829               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.230          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_49.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  1.319               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     14.648ns
Fmax           :     68.269MHz

Statistics:
Max            : SWNS      0.113ns, STNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
Min            : HWNS      0.189ns, HTNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.113ns
Begin Point         : uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.854ns (cell 0.146ns (17%), net 0.708ns (83%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x009y036z2          0.146    r    48.677          pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.q[1]
net (fo=4)                              0.708         49.385          net: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(235)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst
FIFO (reg)          x008y036            0.000    f    49.385               
--------------------------------------------------------------------  ---------------
Arrival                                               49.385               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.045          1.681          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
capture edge                           48.000    r    49.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         49.431               
clock uncertainty                      -0.100         49.331               
clock pessimism                         0.167         49.498               
--------------------------------------------------------------------  ---------------
Required                                              49.498               
--------------------------------------------------------------------  ---------------
Slack                                                  0.113               

Slack               : 0.152ns
Begin Point         : uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.815ns (cell 0.146ns (17%), net 0.669ns (83%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x009y036z2          0.146    r    48.677          pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.q[1]
net (fo=4)                              0.669         49.346          net: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(235)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rst
FIFO (reg)          x008y036            0.000    f    49.346               
--------------------------------------------------------------------  ---------------
Arrival                                               49.346               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.045          1.681          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
capture edge                           48.000    r    49.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         49.431               
clock uncertainty                      -0.100         49.331               
clock pessimism                         0.167         49.498               
--------------------------------------------------------------------  ---------------
Required                                              49.498               
--------------------------------------------------------------------  ---------------
Slack                                                  0.152               

Slack               : 0.178ns
Begin Point         : u_uicfg5640/wr_data_b1[31]_syn_30.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.789ns (cell 0.146ns (18%), net 0.643ns (82%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_30.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x023y038z3          0.146    r    48.677          pin: u_uicfg5640/wr_data_b1[31]_syn_30.q[0]
net (fo=4)                              0.643         49.320          net: uidbuf_inst/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(406)
                                                                      pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)          x024y036            0.000    f    49.320               
--------------------------------------------------------------------  ---------------
Arrival                                               49.320               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.045          1.681          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                           48.000    r    49.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         49.431               
clock uncertainty                      -0.100         49.331               
clock pessimism                         0.167         49.498               
--------------------------------------------------------------------  ---------------
Required                                              49.498               
--------------------------------------------------------------------  ---------------
Slack                                                  0.178               

Slack               : 0.182ns
Begin Point         : u_uicfg5640/wr_data_b1[31]_syn_30.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.785ns (cell 0.146ns (18%), net 0.639ns (82%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_30.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x023y038z3          0.146    r    48.677          pin: u_uicfg5640/wr_data_b1[31]_syn_30.q[0]
net (fo=4)                              0.639         49.316          net: uidbuf_inst/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(406)
                                                                      pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)          x024y036            0.000    f    49.316               
--------------------------------------------------------------------  ---------------
Arrival                                               49.316               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.364          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.045          1.681          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                           48.000    r    49.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         49.431               
clock uncertainty                      -0.100         49.331               
clock pessimism                         0.167         49.498               
--------------------------------------------------------------------  ---------------
Required                                              49.498               
--------------------------------------------------------------------  ---------------
Slack                                                  0.182               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.189ns
Begin Point         : u_uicfg5640/wr_data_b1[31]_syn_30.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.554ns (cell 0.109ns (19%), net 0.445ns (81%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_30.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y038z3          0.109    f     1.443          pin: u_uicfg5640/wr_data_b1[31]_syn_30.q[0]
net (fo=4)                              0.445          1.888          net: uidbuf_inst/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(406)
                                                                      pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)          x024y036            0.000    f     1.888               
--------------------------------------------------------------------  ---------------
Arrival                                                1.888               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.130          1.467          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.189               

Slack               : 0.198ns
Begin Point         : u_uicfg5640/wr_data_b1[31]_syn_30.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.563ns (cell 0.109ns (19%), net 0.454ns (81%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_30.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y038z3          0.109    f     1.443          pin: u_uicfg5640/wr_data_b1[31]_syn_30.q[0]
net (fo=4)                              0.454          1.897          net: uidbuf_inst/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(406)
                                                                      pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)          x024y036            0.000    f     1.897               
--------------------------------------------------------------------  ---------------
Arrival                                                1.897               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.130          1.467          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uidbuf_inst/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.198               

Slack               : 0.202ns
Begin Point         : uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.567ns (cell 0.109ns (19%), net 0.458ns (81%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x009y036z2          0.109    f     1.443          pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.q[1]
net (fo=4)                              0.458          1.901          net: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(235)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rst
FIFO (reg)          x008y036            0.000    f     1.901               
--------------------------------------------------------------------  ---------------
Arrival                                                1.901               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.130          1.467          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.202               

Slack               : 0.235ns
Begin Point         : uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.600ns (cell 0.109ns (18%), net 0.491ns (82%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.695          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.029          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x009y036z2          0.109    f     1.443          pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.q[1]
net (fo=4)                              0.491          1.934          net: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(235)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst
FIFO (reg)          x008y036            0.000    f     1.934               
--------------------------------------------------------------------  ---------------
Arrival                                                1.934               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y058z3          0.000         -0.663          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=140)                            2.130          1.467          net: uidbuf_inst/W_wclk_i,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(58)
                                                                      pin: uidbuf_inst/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.235               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[2]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[2]
Min Period     :     10.878ns
Fmax           :     91.929MHz

Statistics:
Max            : SWNS     -2.106ns, STNS    -61.973ns,        32 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      3.334ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.106ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_6d_reg[0]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.883ns (cell 8.193ns (92%), net 0.690ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y054z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[0]_syn_3.q[0]
net (fo=8)                              0.690          2.705          net: u2_ram/u2_wrrd/sdr_t_dup_13,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_2.ts
PAD                 x000y050            3.047    f     5.752       1  pin: sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          5.752          net: dq[6],  NOFILE(0)
                                                                      pin: sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                5.752               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.106               

Slack               : -2.106ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_6d_reg[0]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.883ns (cell 8.193ns (92%), net 0.690ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y054z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[0]_syn_3.q[0]
net (fo=8)                              0.690          2.705          net: u2_ram/u2_wrrd/sdr_t_dup_13,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_3.ts
PAD                 x000y050            3.047    f     5.752       1  pin: sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          5.752          net: dq[7],  NOFILE(0)
                                                                      pin: sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                5.752               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.106               

Slack               : -2.091ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_61.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[31] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.868ns (cell 8.193ns (92%), net 0.675ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_61.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_61.q[0]
net (fo=5)                              0.675          2.690          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_26.ts
PAD                 x040y005            3.047    f     5.737       1  pin: sdram_syn_26.bpad
net (fo=0)          x020y036            0.000          5.737          net: dq[31],  NOFILE(0)
                                                                      pin: sdram.dq[31]
--------------------------------------------------------------------  ---------------
Arrival                                                5.737               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.091               

Slack               : -2.091ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_61.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[30] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.868ns (cell 8.193ns (92%), net 0.675ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_61.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_61.q[0]
net (fo=5)                              0.675          2.690          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_27.ts
PAD                 x040y005            3.047    f     5.737       1  pin: sdram_syn_27.bpad
net (fo=0)          x020y036            0.000          5.737          net: dq[30],  NOFILE(0)
                                                                      pin: sdram.dq[30]
--------------------------------------------------------------------  ---------------
Arrival                                                5.737               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.091               

Slack               : -2.065ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_6d_reg[0]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.842ns (cell 8.193ns (92%), net 0.649ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y054z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[0]_syn_3.q[0]
net (fo=8)                              0.649          2.664          net: u2_ram/u2_wrrd/sdr_t_dup_13,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_1.ts
PAD                 x000y059            3.047    f     5.711       1  pin: sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          5.711          net: dq[0],  NOFILE(0)
                                                                      pin: sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                5.711               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.065               

Slack               : -2.065ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_6d_reg[0]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.842ns (cell 8.193ns (92%), net 0.649ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y054z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[0]_syn_3.q[0]
net (fo=8)                              0.649          2.664          net: u2_ram/u2_wrrd/sdr_t_dup_13,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_7.ts
PAD                 x000y059            3.047    f     5.711       1  pin: sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          5.711          net: dq[1],  NOFILE(0)
                                                                      pin: sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                5.711               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.065               

Slack               : -2.055ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_61.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[29] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.832ns (cell 8.193ns (92%), net 0.639ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_61.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_61.q[0]
net (fo=5)                              0.639          2.654          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_29.ts
PAD                 x040y008            3.047    f     5.701       1  pin: sdram_syn_29.bpad
net (fo=0)          x020y036            0.000          5.701          net: dq[29],  NOFILE(0)
                                                                      pin: sdram.dq[29]
--------------------------------------------------------------------  ---------------
Arrival                                                5.701               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.055               

Slack               : -2.055ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_61.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[28] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.832ns (cell 8.193ns (92%), net 0.639ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_61.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_61.q[0]
net (fo=5)                              0.639          2.654          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_30.ts
PAD                 x040y008            3.047    f     5.701       1  pin: sdram_syn_30.bpad
net (fo=0)          x020y036            0.000          5.701          net: dq[28],  NOFILE(0)
                                                                      pin: sdram.dq[28]
--------------------------------------------------------------------  ---------------
Arrival                                                5.701               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.055               

Slack               : -2.018ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_61.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[27] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.795ns (cell 8.193ns (93%), net 0.602ns (7%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_61.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_61.q[0]
net (fo=5)                              0.602          2.617          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_31.ts
PAD                 x040y011            3.047    f     5.664       1  pin: sdram_syn_31.bpad
net (fo=0)          x020y036            0.000          5.664          net: dq[27],  NOFILE(0)
                                                                      pin: sdram.dq[27]
--------------------------------------------------------------------  ---------------
Arrival                                                5.664               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.018               

Slack               : -1.942ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_6d_reg[16]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[17] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.719ns (cell 8.193ns (93%), net 0.526ns (7%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.541          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.410          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[16]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y007z3          0.146    r     2.015          pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[16]_syn_3.q[0]
net (fo=4)                              0.526          2.541          net: u2_ram/u2_wrrd/sdr_t_dup_20,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_24.ts
PAD                 x000y005            3.047    f     5.588       1  pin: sdram_syn_24.bpad
net (fo=0)          x020y036            0.000          5.588          net: dq[17],  NOFILE(0)
                                                                      pin: sdram.dq[17]
--------------------------------------------------------------------  ---------------
Arrival                                                5.588               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.297          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.942               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.334ns
Begin Point         : sdram_syn_1.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.766          pin: sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[0],  NOFILE(0)
                                                                      pin: sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_2.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.766          pin: sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[6],  NOFILE(0)
                                                                      pin: sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_3.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.766          pin: sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[7],  NOFILE(0)
                                                                      pin: sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_6.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.we_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_6.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y041            3.273    r     4.766          pin: sdram_syn_6.opad
net (fo=1)          x020y036            0.000          4.766          net: we_n,  NOFILE(0)
                                                                      pin: sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_7.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.766          pin: sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[1],  NOFILE(0)
                                                                      pin: sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_8.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.cas_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_8.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.766          pin: sdram_syn_8.opad
net (fo=1)          x020y036            0.000          4.766          net: cas_n,  NOFILE(0)
                                                                      pin: sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_9.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.ras_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_9.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.766          pin: sdram_syn_9.opad
net (fo=1)          x020y036            0.000          4.766          net: ras_n,  NOFILE(0)
                                                                      pin: sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_11.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[9] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_11.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.766          pin: sdram_syn_11.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[9],  NOFILE(0)
                                                                      pin: sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_12.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[8] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_12.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.766          pin: sdram_syn_12.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[8],  NOFILE(0)
                                                                      pin: sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_13.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_13.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y029            3.273    r     4.766          pin: sdram_syn_13.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[7],  NOFILE(0)
                                                                      pin: sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[2] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[2]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     21.130ns
Fmax           :     47.326MHz

Statistics:
Max            : SWNS     -7.232ns, STNS   -231.424ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      7.763ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -7.232ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[0]
net (fo=0)                              0.000         14.165          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)           x000y059            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[6]
net (fo=0)                              0.000         14.165          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)           x000y050            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[7]
net (fo=0)                              0.000         14.165          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)           x000y050            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[1]
net (fo=0)                              0.000         14.165          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)           x000y059            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[23]
net (fo=0)                              0.000         14.165          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)           x000y020            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[22]
net (fo=0)                              0.000         14.165          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)           x000y017            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[21]
net (fo=0)                              0.000         14.165          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)           x000y014            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[20]
net (fo=0)                              0.000         14.165          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)           x000y014            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[19]
net (fo=0)                              0.000         14.165          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)           x000y008            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.557          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[18]
net (fo=0)                              0.000         14.165          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)           x000y008            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.485          pin: u_clk/bufg_feedback.clko
net (fo=523)                            1.978          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.763ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[0]
net (fo=0)                              0.000          8.230          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)           x000y059            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[6]
net (fo=0)                              0.000          8.230          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)           x000y050            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[7]
net (fo=0)                              0.000          8.230          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)           x000y050            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[1]
net (fo=0)                              0.000          8.230          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)           x000y059            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[23]
net (fo=0)                              0.000          8.230          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)           x000y020            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[22]
net (fo=0)                              0.000          8.230          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)           x000y017            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[21]
net (fo=0)                              0.000          8.230          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)           x000y014            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[20]
net (fo=0)                              0.000          8.230          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)           x000y014            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[19]
net (fo=0)                              0.000          8.230          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)           x000y008            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.134          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[18]
net (fo=0)                              0.000          8.230          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)           x000y008            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=62)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x039y058z3          0.000         -0.763          pin: u_clk/bufg_feedback.clko
net (fo=523)                            2.065          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               




