Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: top_embed.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_embed.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_embed"
Output Format                      : NGC
Target Device                      : xc3s50a-4-vq100

---- Source Options
Top Module Name                    : top_embed
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../ipcore"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../rtl/divider.v" in library work
Compiling verilog file "../rtl/detect_rising_edge.v" in library work
Module <divider> compiled
Compiling verilog file "../rtl/detect_falling_edge.v" in library work
Module <detect_rising_edge> compiled
Compiling verilog file "../rtl/mux_data_spi.v" in library work
Module <detect_falling_edge> compiled
Compiling verilog file "../rtl/make_22500pulse.v" in library work
Compiling verilog include file "/home/ise/Machine_VB/embed/include/define.h"
Module <mux_data_spi> compiled
Compiling verilog file "../rtl/ilx511b.v" in library work
Compiling verilog include file "/home/ise/Machine_VB/embed/include/define.h"
Module <make_22500pulse> compiled
Compiling verilog file "../rtl/fpga_spi.v" in library work
Module <ilx511b> compiled
Compiling verilog file "../rtl/fifo_spi.v" in library work
Module <fpga_spi> compiled
Compiling verilog file "../rtl/ad7621.v" in library work
Module <fifo_spi> compiled
Compiling verilog file "../ipcore/fifo_ccd.v" in library work
Module <ad7621> compiled
Compiling verilog file "clock_wizard.v" in library work
Module <fifo_ccd> compiled
Compiling verilog file "../rtl/top_embed.v" in library work
Module <clock_wizard> compiled
Compiling verilog file "clk_wizard_4x.v" in library work
Module <top_embed> compiled
Compiling verilog file "make_clk.v" in library work
Module <clk_wizard_4x> compiled
Module <make_clk> compiled
No errors in compilation
Analysis of file <"top_embed.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_embed> in library <work>.

Analyzing hierarchy for module <clock_wizard> in library <work>.

Analyzing hierarchy for module <mux_data_spi> in library <work>.

Analyzing hierarchy for module <fpga_spi> in library <work> with parameters.
	version = "00000000000000000000000000000001"

Analyzing hierarchy for module <ilx511b> in library <work>.

Analyzing hierarchy for module <make_22500pulse> in library <work>.

Analyzing hierarchy for module <ad7621> in library <work>.

Analyzing hierarchy for module <detect_rising_edge> in library <work>.

Analyzing hierarchy for module <fifo_spi> in library <work>.

Analyzing hierarchy for module <detect_falling_edge> in library <work>.

Analyzing hierarchy for module <divider> in library <work> with parameters.
	IDLE = "00000000"
	S0 = "00000001"
	S1 = "00000010"
	S2 = "00000011"
	S3 = "00000100"
	S4 = "00000101"

Analyzing hierarchy for module <detect_rising_edge> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_embed>.
WARNING:Xst:2211 - "../ipcore/fifo_ccd.v" line 176: Instantiating black box module <fifo_ccd>.
Module <top_embed> is correct for synthesis.
 
Analyzing module <clock_wizard> in library <work>.
Module <clock_wizard> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clock_wizard>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clock_wizard>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clock_wizard>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clock_wizard>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "CLKIN_PERIOD =  83.333000" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "CLK_FEEDBACK =  2X" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clock_wizard>.
Analyzing module <mux_data_spi> in library <work>.
Module <mux_data_spi> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <scl_iobuf_0> in unit <mux_data_spi>.
    Set user-defined property "DRIVE =  12" for instance <scl_iobuf_0> in unit <mux_data_spi>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <scl_iobuf_0> in unit <mux_data_spi>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <scl_iobuf_0> in unit <mux_data_spi>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <scl_iobuf_0> in unit <mux_data_spi>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <scl_iobuf_0> in unit <mux_data_spi>.
    Set user-defined property "SLEW =  SLOW" for instance <scl_iobuf_0> in unit <mux_data_spi>.
Analyzing module <fpga_spi> in library <work>.
	version = 32'sb00000000000000000000000000000001
Module <fpga_spi> is correct for synthesis.
 
Analyzing module <detect_falling_edge> in library <work>.
Module <detect_falling_edge> is correct for synthesis.
 
Analyzing module <ilx511b> in library <work>.
Module <ilx511b> is correct for synthesis.
 
Analyzing module <make_22500pulse> in library <work>.
Module <make_22500pulse> is correct for synthesis.
 
Analyzing module <ad7621> in library <work>.
WARNING:Xst:852 - "../rtl/ad7621.v" line 69: Unconnected input port 'sys_clk' of instance 'div_instance' is tied to GND.
Module <ad7621> is correct for synthesis.
 
Analyzing module <divider> in library <work>.
	IDLE = 8'b00000000
	S0 = 8'b00000001
	S1 = 8'b00000010
	S2 = 8'b00000011
	S3 = 8'b00000100
	S4 = 8'b00000101
Module <divider> is correct for synthesis.
 
Analyzing module <detect_rising_edge> in library <work>.
Module <detect_rising_edge> is correct for synthesis.
 
Analyzing module <fifo_spi> in library <work>.
Module <fifo_spi> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <FPGA_VERION> in unit <fpga_spi> has a constant value of 0000000000000001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ad7621_do_ff1> in unit <ad7621> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <make_22500pulse>.
    Related source file is "../rtl/make_22500pulse.v".
WARNING:Xst:647 - Input <sys_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <clk_2_5Mhz>.
    Found 1-bit register for signal <sel_ccd_clk>.
    Found 6-bit up counter for signal <cnt_make_2_5Mhz>.
    Found 18-bit up counter for signal <cnt_pulse>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <make_22500pulse> synthesized.


Synthesizing Unit <detect_rising_edge>.
    Related source file is "../rtl/detect_rising_edge.v".
    Found 1-bit register for signal <d_i_ff1>.
    Found 1-bit register for signal <d_i_ff2>.
    Found 1-bit register for signal <d_i_ff3>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <detect_rising_edge> synthesized.


Synthesizing Unit <detect_falling_edge>.
    Related source file is "../rtl/detect_falling_edge.v".
    Found 1-bit register for signal <d_i_ff1>.
    Found 1-bit register for signal <d_i_ff2>.
    Found 1-bit register for signal <d_i_ff3>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <detect_falling_edge> synthesized.


Synthesizing Unit <divider>.
    Related source file is "../rtl/divider.v".
    Register <a1<10>> equivalent to <a1<0>> has been removed
    Register <a1<11>> equivalent to <a1<0>> has been removed
    Register <a1<12>> equivalent to <a1<0>> has been removed
    Register <a1<13>> equivalent to <a1<0>> has been removed
    Register <a1<14>> equivalent to <a1<0>> has been removed
    Register <a1<15>> equivalent to <a1<0>> has been removed
    Register <a1<1>> equivalent to <a1<0>> has been removed
    Register <a1<2>> equivalent to <a1<0>> has been removed
    Register <a1<3>> equivalent to <a1<0>> has been removed
    Register <a1<4>> equivalent to <a1<0>> has been removed
    Register <a1<5>> equivalent to <a1<0>> has been removed
    Register <a1<6>> equivalent to <a1<0>> has been removed
    Register <a1<7>> equivalent to <a1<0>> has been removed
    Register <a1<8>> equivalent to <a1<0>> has been removed
    Register <a1<9>> equivalent to <a1<0>> has been removed
    Register <p1> equivalent to <b1> has been removed
    Register <Rem> equivalent to <Quo> has been removed
WARNING:Xst:2109 - Contents of latch <a1<0>> never changes during circuit operation. The latch is removed and the signal is tied to value 0.
WARNING:Xst:2109 - Contents of latch <b1> never changes during circuit operation. The latch is removed and the signal is tied to value 0000000000000000.
WARNING:Xst:2109 - Contents of latch <index> never changes during circuit operation. The latch is removed and the signal is tied to value 00000.
WARNING:Xst:2109 - Contents of latch <next_state> never changes during circuit operation. The latch is removed and the signal is tied to value 00000000.
WARNING:Xst:2109 - Contents of latch <Quo> never changes during circuit operation. The latch is removed and the signal is tied to value 0000000000000000.
Unit <divider> synthesized.


Synthesizing Unit <clock_wizard>.
    Related source file is "clock_wizard.v".
Unit <clock_wizard> synthesized.


Synthesizing Unit <mux_data_spi>.
    Related source file is "../rtl/mux_data_spi.v".
WARNING:Xst:646 - Signal <m0_scl_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <mux_data_spi> synthesized.


Synthesizing Unit <fpga_spi>.
    Related source file is "../rtl/fpga_spi.v".
    Found 16-bit register for signal <FPGA_SSLOWDELAY>.
    Found 16-bit register for signal <FPGA_SSHIGHDELAY>.
    Found 16-bit register for signal <FPGA_INTCLOCK>.
    Found 16-bit register for signal <FPGA_OFFSETVALUE>.
    Found 16-bit register for signal <FPGA_MAXSATVALUE>.
    Found 16-bit register for signal <FPGA_COUNTBASE>.
    Found 1-bit register for signal <fpga_miso>.
    Found 16-bit register for signal <FPGA_LAMPENABLE>.
    Found 16-bit register for signal <FPGA_STRBCOUNT>.
    Found 1-bit 17-to-1 multiplexer for signal <$varindex0000> created at line 147.
    Found 5-bit down counter for signal <cnt_shift_data>.
    Found 5-bit comparator greatequal for signal <cnt_shift_data$cmp_ge0000> created at line 144.
    Found 5-bit comparator lessequal for signal <cnt_shift_data$cmp_le0000> created at line 144.
    Found 5-bit up counter for signal <cnt_spi>.
    Found 8-bit register for signal <fpga_addr>.
    Found 24-bit register for signal <receive_data>.
    Found 1-bit register for signal <Rx_Done>.
    Found 17-bit register for signal <transmit_data>.
    Found 1-bit register for signal <wr_or_rd>.
    Summary:
	inferred   2 Counter(s).
	inferred 180 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <fpga_spi> synthesized.


Synthesizing Unit <ilx511b>.
    Related source file is "../rtl/ilx511b.v".
WARNING:Xst:646 - Signal <falling_edge_fifo_rest> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <flag_sel_clok>.
    Found 1-bit register for signal <ilx511b_clk>.
    Found 1-bit register for signal <ilx511b_rog>.
    Found 16-bit up counter for signal <cnt_1khz>.
    Found 16-bit up counter for signal <cnt_clk_delay_after_rise_rog>.
    Found 8-bit up counter for signal <cnt_delay_rog_to_low>.
    Found 16-bit up counter for signal <cnt_intclk>.
    Found 16-bit up counter for signal <cnt_make_smp_clk>.
    Found 16-bit up counter for signal <cnt_rog_low>.
    Found 16-bit up counter for signal <cnt_smp>.
    Found 1-bit register for signal <en_delay_clk>.
    Found 1-bit register for signal <en_delay_rog_to_low>.
    Found 1-bit register for signal <en_intclk>.
    Found 1-bit register for signal <en_rog_from_end_rog_low1>.
    Found 1-bit register for signal <flag_en_smp_data>.
    Found 1-bit register for signal <flag_end_rog_low1>.
    Found 1-bit register for signal <flag_end_rog_low2>.
    Found 16-bit comparator equal for signal <flag_sel_clok$cmp_eq0000> created at line 295.
    Found 1-bit register for signal <flag_smp_data>.
    Found 1-bit register for signal <flag_start_clok_from_end_rog_low1>.
    Found 1-bit register for signal <flag_start_ctr_rog>.
    Found 1-bit register for signal <flag_start_rog_low1>.
    Found 1-bit register for signal <flag_start_rog_low2>.
    Found 1-bit register for signal <integ_done>.
    Found 16-bit comparator not equal for signal <integ_done$cmp_ne0000> created at line 101.
    Summary:
	inferred   7 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <ilx511b> synthesized.


Synthesizing Unit <ad7621>.
    Related source file is "../rtl/ad7621.v".
WARNING:Xst:646 - Signal <ad7621_do_ff2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ad7621_do_ff1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <ad7621_fifo_do>.
    Found 1-bit register for signal <ad7621_convst>.
    Found 1-bit register for signal <ad7621_flag_fifo_do>.
    Found 16-bit comparator greater for signal <ad7621_fifo_do$cmp_gt0000> created at line 86.
    Found 16-bit comparator less for signal <ad7621_fifo_do$cmp_lt0000> created at line 86.
    Found 16-bit subtractor for signal <ad7621_fifo_do$sub0000> created at line 88.
    Found 16-bit comparator greatequal for signal <ad7621_flag_fifo_do$cmp_ge0000> created at line 86.
    Found 16-bit comparator lessequal for signal <ad7621_flag_fifo_do$cmp_le0000> created at line 86.
    Found 1-bit register for signal <ad7621_start_ff1>.
    Found 1-bit register for signal <ad7621_start_ff2>.
    Found 16-bit up counter for signal <cnt_rd_pixel>.
    Summary:
	inferred   1 Counter(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <ad7621> synthesized.


Synthesizing Unit <fifo_spi>.
    Related source file is "../rtl/fifo_spi.v".
WARNING:Xst:647 - Input <sys_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flag_fifo_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <data_tranfer>.
    Found 1-bit register for signal <flag_fifo_data_ff>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <fifo_spi> synthesized.


Synthesizing Unit <top_embed>.
    Related source file is "../rtl/top_embed.v".
WARNING:Xst:646 - Signal <sel_ccd_clk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cnt_ff> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <pixel_ready>.
    Found 11-bit comparator greatequal for signal <pixel_ready$cmp_ge0000> created at line 190.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <top_embed> synthesized.

WARNING:Xst:524 - All outputs of the instance <falling_edge_fifo_instant> of the block <detect_falling_edge> are unconnected in block <ilx511b>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit subtractor                                     : 1
# Counters                                             : 12
 16-bit up counter                                     : 7
 18-bit up counter                                     : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 67
 1-bit register                                        : 54
 16-bit register                                       : 10
 17-bit register                                       : 1
 24-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 9
 11-bit comparator greatequal                          : 1
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 1-bit 17-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../ipcore/fifo_ccd.ngc>.
Loading core <fifo_ccd> for timing and area information for instance <fifo_ccd_instance>.
WARNING:Xst:1290 - Hierarchical block <div_instance> is unconnected in block <ad7621_instance>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <fpga_addr_0> in Unit <fpga_spi_instance> is equivalent to the following FF/Latch, which will be removed : <fpga_addr_1> 
WARNING:Xst:1293 - FF/Latch <transmit_data_0> has a constant value of 0 in block <fpga_spi_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fpga_addr_0> has a constant value of 0 in block <fpga_spi_instance>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit subtractor                                     : 1
# Counters                                             : 12
 16-bit up counter                                     : 7
 18-bit up counter                                     : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 263
 Flip-Flops                                            : 263
# Comparators                                          : 9
 11-bit comparator greatequal                          : 1
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 1-bit 17-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch sel_ccd_clk hinder the constant cleaning in the block make_22500pulse.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <transmit_data_0> has a constant value of 0 in block <fpga_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fpga_addr_0> has a constant value of 0 in block <fpga_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fpga_addr_1> has a constant value of 0 in block <fpga_spi>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <fpga_clk_rise_edge_instance/d_i_ff1> in Unit <fpga_spi> is equivalent to the following FF/Latch, which will be removed : <fpga_clk_fall_edge_instance/d_i_ff1> 
INFO:Xst:2261 - The FF/Latch <fpga_clk_rise_edge_instance/d_i_ff2> in Unit <fpga_spi> is equivalent to the following FF/Latch, which will be removed : <fpga_clk_fall_edge_instance/d_i_ff2> 
INFO:Xst:2261 - The FF/Latch <fpga_clk_rise_edge_instance/d_i_ff3> in Unit <fpga_spi> is equivalent to the following FF/Latch, which will be removed : <fpga_clk_fall_edge_instance/d_i_ff3> 

Optimizing unit <top_embed> ...

Optimizing unit <make_22500pulse> ...

Optimizing unit <fpga_spi> ...

Optimizing unit <ilx511b> ...

Optimizing unit <ad7621> ...

Optimizing unit <fifo_spi> ...
WARNING:Xst:2677 - Node <make_pulse_instance/cnt_pulse_17> of sequential type is unconnected in block <top_embed>.
WARNING:Xst:2677 - Node <make_pulse_instance/cnt_pulse_16> of sequential type is unconnected in block <top_embed>.
WARNING:Xst:2677 - Node <make_pulse_instance/cnt_pulse_15> of sequential type is unconnected in block <top_embed>.
WARNING:Xst:2677 - Node <make_pulse_instance/cnt_pulse_14> of sequential type is unconnected in block <top_embed>.
WARNING:Xst:2677 - Node <make_pulse_instance/cnt_pulse_13> of sequential type is unconnected in block <top_embed>.
WARNING:Xst:2677 - Node <make_pulse_instance/cnt_pulse_12> of sequential type is unconnected in block <top_embed>.
WARNING:Xst:2677 - Node <make_pulse_instance/cnt_pulse_11> of sequential type is unconnected in block <top_embed>.
WARNING:Xst:2677 - Node <make_pulse_instance/cnt_pulse_10> of sequential type is unconnected in block <top_embed>.
WARNING:Xst:2677 - Node <make_pulse_instance/cnt_pulse_9> of sequential type is unconnected in block <top_embed>.
WARNING:Xst:2677 - Node <make_pulse_instance/cnt_pulse_8> of sequential type is unconnected in block <top_embed>.
WARNING:Xst:2677 - Node <make_pulse_instance/cnt_pulse_7> of sequential type is unconnected in block <top_embed>.
WARNING:Xst:2677 - Node <make_pulse_instance/cnt_pulse_6> of sequential type is unconnected in block <top_embed>.
WARNING:Xst:2677 - Node <make_pulse_instance/cnt_pulse_5> of sequential type is unconnected in block <top_embed>.
WARNING:Xst:2677 - Node <make_pulse_instance/cnt_pulse_4> of sequential type is unconnected in block <top_embed>.
WARNING:Xst:2677 - Node <make_pulse_instance/cnt_pulse_3> of sequential type is unconnected in block <top_embed>.
WARNING:Xst:2677 - Node <make_pulse_instance/cnt_pulse_2> of sequential type is unconnected in block <top_embed>.
WARNING:Xst:2677 - Node <make_pulse_instance/cnt_pulse_1> of sequential type is unconnected in block <top_embed>.
WARNING:Xst:2677 - Node <make_pulse_instance/cnt_pulse_0> of sequential type is unconnected in block <top_embed>.
WARNING:Xst:2677 - Node <make_pulse_instance/sel_ccd_clk> of sequential type is unconnected in block <top_embed>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <rise_edge_acqui_src_instant/d_i_ff1> in Unit <top_embed> is equivalent to the following FF/Latch, which will be removed : <ilx_instance/rising_edge_fifo_instant/d_i_ff1> 
INFO:Xst:2261 - The FF/Latch <rise_edge_acqui_src_instant/d_i_ff2> in Unit <top_embed> is equivalent to the following FF/Latch, which will be removed : <ilx_instance/rising_edge_fifo_instant/d_i_ff2> 
INFO:Xst:2261 - The FF/Latch <rise_edge_acqui_src_instant/d_i_ff3> in Unit <top_embed> is equivalent to the following FF/Latch, which will be removed : <ilx_instance/rising_edge_fifo_instant/d_i_ff3> 
Found area constraint ratio of 100 (+ 5) on block top_embed, actual ratio is 49.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <fifo_ccd_instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo_ccd_instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fifo_ccd_instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <fifo_ccd_instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo_ccd_instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fifo_ccd_instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
FlipFlop fpga_spi_instance/fpga_addr_2 has been replicated 1 time(s)
FlipFlop fpga_spi_instance/fpga_addr_4 has been replicated 2 time(s)
FlipFlop fpga_spi_instance/fpga_addr_5 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <top_embed> :
	Found 2-bit shift register for signal <fpga_spi_instance/fpga_clk_rise_edge_instance/d_i_ff2>.
	Found 2-bit shift register for signal <fpga_spi_instance/fpga_cs_rise_edge_instance/d_i_ff2>.
	Found 3-bit shift register for signal <fpga_spi_instance/receive_data_18>.
	Found 2-bit shift register for signal <ad7621_instance/falling_edge_fifo_instant/d_i_ff2>.
	Found 2-bit shift register for signal <ad7621_instance/ad7621_start_ff2>.
	Found 2-bit shift register for signal <fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2>.
	Found 2-bit shift register for signal <fifo_spi_instance/rise_edge_fifo_clk_instant/d_i_ff2>.
Unit <top_embed> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 379
 Flip-Flops                                            : 379
# Shift Registers                                      : 7
 2-bit shift register                                  : 6
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_embed.ngr
Top Level Output File Name         : top_embed
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 38

Cell Usage :
# BELS                             : 933
#      GND                         : 2
#      INV                         : 18
#      LUT1                        : 137
#      LUT2                        : 48
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 56
#      LUT3_D                      : 3
#      LUT3_L                      : 2
#      LUT4                        : 224
#      LUT4_D                      : 3
#      LUT4_L                      : 17
#      MUXCY                       : 205
#      MUXF5                       : 41
#      MUXF6                       : 2
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 169
# FlipFlops/Latches                : 458
#      FD                          : 20
#      FDC                         : 1
#      FDCE                        : 53
#      FDE                         : 73
#      FDP                         : 10
#      FDPE                        : 4
#      FDR                         : 58
#      FDRE                        : 211
#      FDS                         : 1
#      FDSE                        : 27
# RAMS                             : 2
#      RAMB16BWE                   : 2
# Shift Registers                  : 7
#      SRL16                       : 6
#      SRL16E                      : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 38
#      IBUF                        : 26
#      IBUFG                       : 1
#      IOBUF                       : 1
#      OBUF                        : 10
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50avq100-4 

 Number of Slices:                      366  out of    704    51%  
 Number of Slice Flip Flops:            458  out of   1408    32%  
 Number of 4 input LUTs:                518  out of   1408    36%  
    Number used as logic:               511
    Number used as Shift registers:       7
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of     68    55%  
 Number of BRAMs:                         2  out of      3    66%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                | Load  |
-----------------------------------+--------------------------------------+-------+
sys_clk                            | clk_wizard_instance/DCM_SP_INST:CLK2X| 270   |
sys_clk                            | clk_wizard_instance/DCM_SP_INST:CLKFX| 197   |
-----------------------------------+--------------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                     | Buffer(FF name)                                                                                                   | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0) | 35    |
fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)          | 22    |
_or0001(_or00011:O)                                                                                                                                                | NONE(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                             | 6     |
fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                             | 2     |
fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)| 2     |
fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                             | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 22.638ns (Maximum Frequency: 44.173MHz)
   Minimum input arrival time before clock: 6.234ns
   Maximum output required time after clock: 6.742ns
   Maximum combinational path delay: 7.213ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk'
  Clock period: 22.638ns (frequency: 44.173MHz)
  Total number of paths / destination ports: 8116 / 1022
-------------------------------------------------------------------------
Delay:               5.660ns (Levels of Logic = 4)
  Source:            fpga_spi_instance/fpga_addr_3 (FF)
  Destination:       fpga_spi_instance/transmit_data_16 (FF)
  Source Clock:      sys_clk rising 4.0X
  Destination Clock: sys_clk rising 4.0X

  Data Path: fpga_spi_instance/fpga_addr_3 to fpga_spi_instance/transmit_data_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.591   0.740  fpga_spi_instance/fpga_addr_3 (fpga_spi_instance/fpga_addr_3)
     LUT3:I2->O           30   0.648   1.405  fpga_spi_instance/transmit_data_mux0000<0>211 (fpga_spi_instance/N52)
     LUT4:I0->O            1   0.648   0.000  fpga_spi_instance/transmit_data_mux0000<9>4_F (N107)
     MUXF5:I0->O           1   0.276   0.452  fpga_spi_instance/transmit_data_mux0000<9>4 (fpga_spi_instance/transmit_data_mux0000<9>4)
     LUT4:I2->O            1   0.648   0.000  fpga_spi_instance/transmit_data_mux0000<9>47 (fpga_spi_instance/transmit_data_mux0000<9>)
     FDE:D                     0.252          fpga_spi_instance/transmit_data_7
    ----------------------------------------
    Total                      5.660ns (3.063ns logic, 2.597ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk'
  Total number of paths / destination ports: 653 / 370
-------------------------------------------------------------------------
Offset:              6.234ns (Levels of Logic = 3)
  Source:            xreset (PAD)
  Destination:       ilx_instance/cnt_rog_low_15 (FF)
  Destination Clock: sys_clk rising 2.0X

  Data Path: xreset to ilx_instance/cnt_rog_low_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           147   0.849   1.379  xreset_IBUF (xreset_IBUF)
     LUT3:I1->O            6   0.643   0.812  ilx_instance/flag_start_rog_low1_or00001 (ilx_instance/flag_start_rog_low1_or0000)
     LUT4:I0->O           16   0.648   1.034  ilx_instance/cnt_rog_low_or0000 (ilx_instance/cnt_rog_low_or0000)
     FDR:R                     0.869          ilx_instance/cnt_rog_low_0
    ----------------------------------------
    Total                      6.234ns (3.009ns logic, 3.225ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              6.742ns (Levels of Logic = 2)
  Source:            ilx_instance/flag_sel_clok (FF)
  Destination:       ilx511b_clk (PAD)
  Source Clock:      sys_clk rising 2.0X

  Data Path: ilx_instance/flag_sel_clok to ilx511b_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.563  ilx_instance/flag_sel_clok (ilx_instance/flag_sel_clok)
     LUT3:I0->O            1   0.648   0.420  ilx511b_clk1 (ilx511b_clk_OBUF)
     OBUF:I->O                 4.520          ilx511b_clk_OBUF (ilx511b_clk)
    ----------------------------------------
    Total                      6.742ns (5.759ns logic, 0.983ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Delay:               7.213ns (Levels of Logic = 3)
  Source:            fpga_cs (PAD)
  Destination:       spi_miso (PAD)

  Data Path: fpga_cs to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.849   0.776  fpga_cs_IBUF (fpga_cs_IBUF)
     LUT4:I0->O            1   0.648   0.420  mux_spi_instance/m0_scl_o1 (mux_spi_instance/m0_scl_o)
     IOBUF:I->IO               4.520          mux_spi_instance/scl_iobuf_0 (spi_miso)
    ----------------------------------------
    Total                      7.213ns (6.017ns logic, 1.196ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 4.91 secs
 
--> 


Total memory usage is 532804 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   44 (   0 filtered)
Number of infos    :   15 (   0 filtered)

