Two-stage delayed synchronous RAM